

```
//comment\n code
```

```
001111111 1 0000
```

Where to start

Three files are provided to you for this assignment:

- `fsm.vhd`: You will implement your FSM in this file. Do not change the port map (entity).
- `fsm_tb.vhd`: You will implement a complete testbench for your fsm in this file.
- `fsm_tb.tcl`: You don't have to edit this file. It is a script to compile and run your testbench.

To compile, open ModelSim and change the directory (File, Change Directory) to the one containing those three files. In the Transcript section (ModelSim console), run the following command.

```
source fsm_tb.tcl
```

You would need to change the default resolution to 100 ps using:

https://www.doulos.com/knowhow/fpga/clock_circuit_simulation/

If you don't have compilation errors, you should see the waves appear in the Wave section and your test results in the Transcript section.

Grading

Two aspects of your deliverable will be evaluated: (a) the correctness of your implementation, as evaluated by our testbench, and (b) the completeness of your testbench, with respect to test coverage.

In this case of this deliverable, test coverage is determined by the fraction of finite state machine transitions that have been tested.

Hand In Procedure

Hand in, via MyCourses, in a single ZIP file:

- `fsm.vhd`
- `fsm_tb.vhd`