# r2cLEMENCy

Build plugins to support the cLEMENCy architecture

MaskRay September 9, 2017

r2con 2017

#### whoami


- MaskRay (宋方睿 Sòng Fāng-ruì)
- https://maskray.me Twitter @HaskRay
- Software Engineer, San Francisco Bay Area, California, US
- Member of Tea Deliverers (CTF team)
- DEF CON 21~25 CTF Finals (21~23 blue-lotus, 24 b1o0p, 25 Tea-Deliverers)
- Sadly my RE skill has not improved much over the years...

#### **Tea Deliverers**

- Tea Deliverers = blue-lotus + Nu1L + 110066 + Chaitin Tech
- Chinese

https://maskray.me/blog/2017-08-01-defcon-25-ctf

#### **DEF CON 25 CTF Finals**



Curtain call of 5-year organizer Legitimate Business Syndicate

# **cLEMENCy**

- Architecture developed by Lightning
- 1 'byte' (nyte) = 9 bits
- 32 27-bit registers + 1 flags register (Zero, Carry, Overflow, Sign+others)
- ST=r29 (stack register), RA=r30 (link register), PC=r31, r28 (frame register)
- middle-endian
- https://github.com/legitbs/cLEMENCy
- https://blog.legitbs.net/2017/07/ def-con-ctf-2017-final-scores-and-data.html

# cLEMENCy manual



#### clemency-emu


```
% cLEMENCy/cLEMENCy-emu/clemency-emu-debug -d 0 hello.bin
> t # step
R00: 0000000 R01: 0000019 R02: 0000002
                                            RO3: 0000007
R04: 0000000 R05: 0000000
                             R06: 0000000
                                            R07: 0000000
R08: 0000000 R09: 0000000 R10: 0000000
                                            R11: 0000000
R12: 0000000 R13: 0000000
                             R14: 0000000
                                            R15: 0000000
R16: 0000000 R17: 0000000
                             R18: 0000000
                                            R19: 0000000
R20: 0000000 R21: 0000000
                             R22: 0000000
                                            R23: 0000000
R24: 0000000 R25: 0000000
                             R26: 0000000
                                            R27: 0000000
R28: 0000000
               ST: 0000000
                              RA: 0000000
                                             PC: 0000006
FI.: 0000000
0000006:
                              5200780
                                                    R00, R01, E
                                             SMD
> db 2 3
        # hexdump
0000002: 040 001 000
> 11 0 2 # disassemble
0000000:
                              2b0402000002b8
                                             ldt
                                                    R01, [R00 + 0x57, 3]
0000006:
                              5200780
                                                    R00, R01, E
                                             gmp
```

#### Instructions

- 2,3,4,6 nytes
- AD r0, r1, r2 # ADd
- ADCI r0, r1, -4 # ADd Immediate with Carry
- M-suffixed instructions: adjacent registers as a pair
- DVSM r3, r27, r31 # r3:r4 = (r27<<27 | r28) /
  (r31<<27 | r0)</pre>
- LD[SWT] # LoaD 1/2/3 nytes, middle-endian
- ST[SWT] # STore 1/2/3 nytes, middle-endian

#### Middle-endian

Word of 2 nytes: a[1] << 9 | a[0]



Tri-word of 3 nytes: a[1] << 27 | a[2] << 18 | a[0]



8

# **Instruction decoding**

Instructions consist of 3-nyte groups, with permutation in each group Opcode in high bits

2 nytes	low	0	1	high				
3 nytes	low	2	0	1	high			
4 nytes	low	3	2	0	1	high		
6 nytes	low	5	3	4	2	0	1	high

# Memory mappings


```
[0000000,4000000) Main Program Memory
[4000000,400001e) Clock IO
[4010000,4011000) Flag IO # Capture the Flag!
[5000000,5002000) Data Received
[5002000,5002003) Data Received Size
[5010000,5012000) Data Sent
[5012000,5012003) Data Sent Size
[5100000,5104000) NFO file
[7ffff00,7ffff1c) Interrupt Pointers
[7ffff80,8000000) Processor Identification and Features
```

left-closed right-open intervals are convenient

# radare2 plugins

- https://github.com/MaskRay/r2cLEMENCy
- io\_9bit.so: IO
- core\_clcy.so: custom commands
- bin\_clcy.so: loader
- asm\_clcy.so: (dis)assembler
- anal\_clcy.so: instruction semantics and emulation
- parse\_clcy.so: C-like pseudo disassembler and asm.varsub
- More plugin types in core/libs.c:r\_core\_loadlibs\_init
- language, filesystem, debugger, debugger breakpoint, egg

# 1 nyte = 9 bits



Expand 1 nyte to 16-bit unsigned short

# r\_io\_plugin\_clcy

```
RIOPlugin r_io_plugin_clcy = {
    .name = "clcy",
    .desc = "cLEMENCy io",
    .license = "LGPL3",
    .check = _check,
    .close = _close,
    .extend = _extend,
    .lseek = _lseek,
    .open = _open,
    .read = _read,
    .write = _write,
};
```

# io\_clcy

- .open: file  $\rightarrow$  9-bit units  $\rightarrow$  16-bit units (2 bytes)
- len = len\_bytes\*8/9; buf = malloc(len\*2);
- One address unit has 2 bytes
  io->addrbytes = 2; // RIO::addrbytes
- len argument in read/write still refers to bytes, not 16-bit
- Make sure buffers used by read()/write() are aware of RIO::addrbytes
- .close:  $16\text{-bit} \rightarrow 9\text{-bit} \rightarrow \text{file}$

### RIO::addrbytes

```
// A buffer of length RCore::blocksize (default: 256) contains
// blocksize/addrbytes (256/2=128) address units

// Before (every address unit is 1 byte):
while (idx < len) {
   r_anal_op (anal, &op, addr + idx, buf + idx,
        len - idx);

// After (buf access is aware of RIO::addrbytes):
while (addrbytes * idx < len) {
   r_anal_op (anal, &op, addr + idx, buf + addrbytes * idx,
        len - addrbytes * idx);</pre>
```

## Call path of a user command

- r\_core\_prompt\_exec
- r\_core\_cmd
- r\_core\_subst(;,repeat,comment)
- r\_core\_subst\_i
- r\_core\_subst\_i(@,backquotes,double quotes,grep,pipe,redirection)
- r\_cmd\_call
- RCorePlugin::call / builtin commands (RCore.cmds.cmd['p'])

# r\_core\_plugin\_clcy

```
RCorePlugin r_core_plugin_clcy = {
  .name = "clcv",
  .desc = "cLEMENCy core",
  .license = "LGPL3",
  .call = r_cmd_clcy,
};
static int r cmd clcy(struct r core t *core, const char *input) {
  if (input[0] == '_') {
    . . .
    case 'x': hexdump_9byte (core, input, 1); break; // " px"
    case 'w': hexdump_18word (core, input, 1); break; // "_pw"
    case 't': hexdump_27tri (core, input, 1); break; // " pt"
    . . .
    return true:
  return false:
```

- Create sections according to cLEMENCy memory mappings
- .add=true, .name="Main", .paddr=0, .size=sz,
- .vsize=0x4000000, .srwx=R\_IO\_READ|R\_IO\_EXEC
- Simple IO Layer creates two RIOMap
- file map [0, size) + null map [size, vsize)

```
[Main_Program_Memory:0x00000000]> om

10 fd: 3 +0x00000000 0x000000000 - 0x00006b67 -r-x fmap.Main_Program_Memory

9 fd: 12 +0x00000000 0x000006b68 - 0x03fffffff -r-x mmap.Main_Program_Memory

8 fd: 11 +0x00000000 0x00000000 - 0x0000001d -rw- mmap.Clock_IO

7 fd: 10 +0x00000000 0x04010000 - 0x04010fff -r-- mmap.Flag_IO

6 fd: 9 +0x00000000 0x05000000 - 0x05001fff -rw- mmap.Data_Received

5 fd: 8 +0x00000000 0x05000000 - 0x05002001 -rw- mmap.Data_Received_Size

4 fd: 7 +0x00000000 0x05010000 - 0x05011fff -rw- mmap.Data_Sent

3 fd: 6 +0x00000000 0x05012000 - 0x05012001 -rw- mmap.Data_Sent_Size

#2 fd: 5 +0x00000000 0x05f100000 - 0x05f13fff -r-x mmap.NFO

1 fd: 4 +0x00000000 0x07ffff00 - 0x07ffff1b -rw- mmap.Interrupt_Pointers
```

Main Program Memory has both file map (fmap.) and null map (mmap.)

# r\_bin\_plugin\_clcy

```
RBinPlugin r_bin_plugin_clcy = {
  .name = "clcv",
  .desc = "cLEMENCy bin plugin",
  .license = "LGPL3",
  .baddr = baddr,
  .check_bytes = _check_bytes,
  .create = create,
  .destroy = _destroy,
  .info = _info,
  .load = _load,
  .minstrlen = 0,
  .patch_relocs = _patch_relocs,
  .sections = _sections,
};
```

• How to initialize NFO?

- How to initialize NFO?
- .patch\_relocs

- How to initialize NFO?
- .patch\_relocs
- Patch relocations in ELF/bFLT/CGC (Cyber Grand Challenge), especially useful for ET\_REL

- How to initialize NFO?
- .patch\_relocs
- Patch relocations in ELF/bFLT/CGC (Cyber Grand Challenge), especially useful for ET\_REL
- Abuse it: create and initialize a malloc:// map

# bin\_clcy \_patch\_relocs

```
static RList *_patch_relocs(RBin *b) {
    ...
    RIOSection sec = {.name = "NFO", .size = n_buf * 2, .vsize = 0x4000,
        .flags = R_IO_READ | R_IO_EXEC};
    (void)r_io_create_mem_map (b->iob.io, &sec, NFO_VADDR, false);
    (void)r_io_write_at (b->iob.io, NFO_VADDR, (const ut8 *)buf, len * 2);
    ...
}
```

### asm\_clcy

- IDA Pro processor in the game, processor\_t.{ana,out}
- disassembler
- assembler
- https://github.com/pwning/defcon25-public by Plaid Parliament of Pwning
- X macros

# r\_asm\_plugin\_clcy

```
static RAsmPlugin r_asm_plugin_clcy = {
    .name = "clcy",
    .desc = "cLEMENCy asm",
    .arch = "clcy",
    .license = "LGPL3",
    .bits = 64, // in accordance with r_anal_plugin_clcy
    .disassemble = _disassemble,
    .assemble = _assemble,
};
```

## asm\_clcy struct inst\_t

```
typedef struct {
  ut64 code, opcode;
  int id, size;
  ut32 pc, funct;
  st32 imm;
  ut16 cc, reg_count;
  ut8 adj_rb, arith_signed, is_imm, mem_flags, rA, rB, rC, rw, uf;
} inst_t;
```

# asm\_clcy disassembler

```
// Group instructions by forms
do {
  FORMAT( R ) // assume this is an R-form instruction
  // If funct == 0b00000000 & arith signed == 0 & is imm == 0
  // This is ad --> break
  INS_3( ad, 0b0000000, funct, 0, arith_signed, 0, is_imm, 0 )
  // Tru adc
  INS_3( adc, 0b0100000, funct, 0, arith_signed, 0, is_imm, 0 )
  // Try others
  . . .
  FORMAT( R_IMM ) // assume this is an R IMM-form instruction
  INS 2( adci, 0b0100000, arith signed, 0, is imm, 1)
  . . .
} while (0);
\#define\ FORMAT(fmt)\ ok = decode\ \#\#fmt\ \dots
#define INS 1(x, opc, f1, v1) if (inst.opcode==opc \& inst.f1==v1) \dots
#define INS_2(x,opc,f1,v1,f2,v2) if (inst.opcode==opc & inst.f1==v1 & \
  inst.f2==v2) \dots
```

```
00001> e asm.describe =1
0000]> pdf
030048018001
 400120008000
 000000000a00
7f002101de01
```

Descriptions: asm/d/clcy.sdb

# asm\_clcy assembler

- "wa ldt r1, [r0+0x57, 7]; ad. r0,r1,r1"
- Recursive descent parser:
  parse\_{imm,rA,rB,rC,uf,comma,space,...}
- Reuse X macros in disassembler

Suggest using a recursive descent parser in command parsing

# asm\_clcy assemble\_BIN\_R\_IMM

```
#define FIELD(name, offset, count) / ((ut64)inst->name << \
 bit size-count-offset)
#define FORM BIN R IMM \
 FIELD(opcode, 0, 8) \
 FIELD(rA. 8. 5)
 FIELD(imm, 13, 14)
static int assemble BIN R IMM(inst t *inst, const char **src) {
 int bit size = 27:
 if (parse_space (inst, src)) return 1; // parse error
 if (parse_rA (inst, src)) return 1;
 if (parse_comma (inst, src)) return -1;
 if (parse_imm_st (inst, src, 14)) return 2;
 inst->imm &= (1 << 14) - 1:
 if (parse end (src)) return 2;
 inst->size = 3; // 3 nytes
 inst->code = 0 FORM_BIN_R_IMM; // assemble all components
 return 0:
```

```
1] % r2 -e asm.parser=clcy -e asm.midflags=1
-- "a collection of garbage" -- an r2 pro us
[0x000000000] > e io.cache=1
[0x00000000]> pi 1
ldt r1, [r0+0x57, 3]
[0x00000000]> "wa ldt r1, [r0+0x37,5]"
Written 12 bytes (ldt r1, [r0+0x37,5]) = wx 4
[0x00000000]> pi 1
ldt r1, [r0+0x37, 5]
[0x00000000]>
```

### anal\_clcy

- IDA Pro processor in the game, processor\_t.emu
- Differentiate JMP/CALL/MOV/PUSH/RET/SWI/..., whether COND, IND, MEM, REG,... are used
- R\_ANAL\_OP\_TYPE\_{JMP,COND,RCALL,RJMP,CRET,...}
- include/r\_anal.h anal/p/anal\_gb.c
- Stack pointer delta (arguments, local variables), add\_stkpnt
- ESIL translator

#### **ESIL**

- Evaluable Strings Intermedate Language
- anal/esil.c
- Stack-oriented, Forth, DWARF expressions
- mh r0, 0xffdf: 0x3ff,r0,&,10,65503,<<,|,r0,=</pre>
- Decent support for 32/64 bits, needing work for 8/16 bits
- What if 27-bit/54-bit (register pair) + middle-endian?

## anal\_clcy ESIL

- Just set RAnal::bits to 64 and define custom commands (r\_anal\_esil\_set\_op)
- binop: another argument for variants (carry/multi reg/imm/ signedness/update flags) + instruction family (add/sub/...)
- addcm. r3,r2,r0: "r0,r2,r3,'.cm+,binop"
- '.cm+
- ' no special, arbitrary character borrowed from Lisp
- update flags
- c with carry
- + add

### clcy\_custom\_binop

```
r anal esil set op (esil, "binop", clcy custom binop);
static int clcy_custom_binop(RAnalEsil *esil) {
  bool carry = false, uf = false, mf;
  char *op = r_anal_esil_pop (esil), *op1 = op + 1,
    *rA = r_anal_esil_pop (esil), *rB = r_anal_esil_pop (esil),
    *rC = r_anal_esil_pop (esil);
  . . .
  if (*op1 == '.') uf = true, op1++; // .: update flags
  if (*op1 == 'c') carry = true, op1++; // c: carry
  if (*op1 == 'm') ... // m: multi req
  switch (*op1) {
  case '+': a = b + c; if (carry && read_fl (esil) & 2) a++; ...
  case '-': ...
  if (uf) { /* update Carry/Overflow/Sign/Zero flags */ }
```


## Local variables/arguments detection

- Analysis engine detects with patterns like 0x..,st,+
- We have custom load/store commands to emulate LD[STW], ST[STW]
- No-op 0x34,st,+,POP to appease analysis engine

## **RAnalPlugin**

```
static RAnalPlugin r_anal_plugin_clcy = {
  .name = "clcv",
  .desc = "cLEMENCy analysis",
  .license = "LGPL3",
  .arch = "clcy",
  .bits = 64, // we use 64-bit integers in esil to emulate 27-bit and 54-bit
  .esil_init = esil_clcy_init,
  .esil fini = esil clcv fini,
  .esil_intr = esil_clcy_intr,
  .esil = true,
  .op = \&clcy_op,
  .set_reg_profile = set_reg_profile,
};
```





#### parse\_clcy

- Bad name
  https://github.com/radare/radare2/issues/4317
- How to substitue variables for BP/SP offsets: asm.varsub
- How to generate C-like pseudo disassembly: pdc

## r\_parse\_plugin\_clcy

```
static int _parse(RParse *p, const char *src, char *dst);
static bool _varsub(RParse *p, RAnalFunction *f, ut64 addr,
   int oplen, char *src, char *dst, int len);

RParsePlugin r_parse_plugin_clcy = {
   .name = "clcy",
   .desc = "cLEMENCy",
   .parse = _parse,
   .varsub = _varsub,
};
```

#### parse\_clcy \_parse

```
static int _parse(RParse *p, const char *src, char *dst) {
 RCore *core = p->user;
 RAsmOp op;
 int len:
 // `assemble` could be saved if we had access to metadata of previous
 // call to `assemble`
 if ((len = assemble (core->assembler->pc, &op, src)) > 0 &&
      disassemble (core->assembler->pc, &op, op.buf, len, true) > 0) {
    strcpy (dst, op.buf_asm);
 } else {
    strcpy (dst, src);
 return true:
```

#### pdc

```
[Main_Program_Memory:0x000000000]> pdc
INTERRUPT 0x08
function fcn.00000000 () {
   loc 0x0:
      ldt r1, [r0+0x57, 3] //section 0 va=0x
'a"
      smp r0, r1, RE
                               //0 = unknown ()
      r0 = r0 + r1
  \sim r4 = 0x400
                               //"2"
      r5 = r0 * r4
                               //0 = unknown ()
      smp r5, r2, RW
      r0 = r0 + r2
      r5 = r0 * r4
      smp r5, r3, RW
                               //0 = unknown ()
      r0 = r0 + r3
      r0 = r0 + 0x1
      r2 = 0xffde
      r2 = r2 - r0
      r5 = r0 * r4
                               //0 = unknown ()
      smp r5, r2, RW
      r0 = 0
```

#### parse\_clcy \_varsub

```
static bool _varsub(RParse *p, RAnalFunction *f, ut64 addr, int oplen,
    char *src, char *dst, int len) {
  . . .
  // Stack register variable st+%#x
  r_list_foreach (bpargs, iter, var) {
    if (var->delta >= 0) {
      sub = r_str_newf ("[st+%#x", var->delta);
    } else {
      sub = r_str_newf ("[st-%#x", -var->delta);
    // replace sub with var->name
  . . .
```

```
ain Program Memory:0x00006194]> pdf
          : var int local 40bh @ r28-0x40b
          : var int local 408h @ r28-0x408
                                         sttd r28. [st+0x0. 3]
          0x0000619a
                                         sttd r8, [st+0x0, 3]
          0x000061af
                                         stt r9, [r28 - local 408h, 1]
          0x000061b2
                          00012401b400
                                         stt r9, [r28 - local 40bh, 1]
          0x000061c7
          0x000061ca
          0x000061cd
          0x000061d0
                                         car fcn.000060d9
          0x000061d7
```

See local\_\* variables. 0 offset is not handled currently

# debug\_clcy

Left as exercise.

https://github.com/MaskRay/r2cLEMENCy

Questions?