




# Three-wire PT100 RTD measurement circuit with low-side reference and two IDAC current sources

Joseph Wu

| Power Supplies |      |             |
|----------------|------|-------------|
| AVDD           | AVSS | DVDD, IOVDD |
| 3.3V           | 0V   | 3.3V        |

# **Design Description**

This cookbook design describes a temperature measurement for a three-wire RTD using the ADS124S08. This design uses two matched IDAC excitation currents for lead-resistance cancellation. This topology creates a ratiometric measurement for a PT100 type RTD with a temperature measurement range from –200°C to 850°C. Included in this design are ADC register settings and pseudo code is provided to configure and read from the device. This circuit can be used in applications such as *analog input modules* for PLCs, *lab instrumentation*, and *factory automation*. For more information about making precision ADC measurements with a variety of RTD wiring configurations, see *A Basic Guide to RTD Measurements*.





#### **Design Notes**

- Use supply decoupling capacitors for both the analog and digital supplies. AVDD must be decoupled with at least a 330-nF capacitor to AVSS. DVDD and IOVDD (when not connected to DVDD) must be decoupled with at least a 0.1-μF capacitor to DGND. See the ADS124S0x Low-Power, Low-Noise, Highly Integrated, 6- and 12-Channel, 4-kSPS, 24-Bit, Delta-Sigma ADC with PGA and Voltage Reference data sheet for details on power supply recommendations.
- 2. Do not route the excitation currents through input filter resistors, using the same pin as an ADC input and as the output for an IDAC current source. Excitation currents reacting with series resistance adds error to the measurement.
- 3. A 1-µF capacitor is required between REFOUT and REFCOM to enable the internal reference for the IDAC current.
- 4. Use a precision reference resistor with high accuracy and low drift. Because the measurement is ratiometric, accuracy is dependent on the error of this reference resistor. A 0.01% resistor contributes a gain error similar to that as the ADC.
- 5. When possible, use C0G (NPO) ceramic capacitors for input filtering. The dielectric used in these capacitors provides the most stable electrical properties over voltage, frequency, and temperature changes.
- 6. Input filtering for the ADC inputs and the reference inputs are selected using standard capacitor values and 1% resistor values. An example design and analysis of these filters is found in RTD Ratiometric Measurements and Filtering Using the ADS1148 and ADS1248 Family of Devices.
- 7. This design shows connections to four input pins of the ADC multiplexer. Remaining analog inputs may be used for RTD, *thermocouple*, or other measurements.
- 8. Because of lead-resistance cancellation, the three-wire measurement offers more accuracy than comparable *two-wire RTD measurements*. For measurements with other RTD wiring configurations, see *A Basic Guide to RTD Measurements*.

#### **Component Selection**

1. Identify the range of operation for the RTD.

As an example, a PT100 RTD has a range of approximately  $20\Omega$  to  $400\Omega$  if the temperature measurement range is from  $-200^{\circ}$ C to  $850^{\circ}$ C. The reference resistor must be larger than the maximum RTD value. The reference resistance and PGA gain determines the positive full scale range of the measurement.

2. Use two matched IDAC current sources to cancel the lead-resistance error.

Two matched IDAC current sources are used for lead-resistance cancellation. Assuming the resistances of lead 1 and lead 2 are the same, and the currents of IDAC1 and IDAC2 are the same, then the lead-resistance error may be cancelled. Cancellation can be shown through the measured voltages at AIN1 and AIN2.

IDAC1 drives current into the RTD through lead 1. IDAC2 drives a matched current into lead 2. The voltage at AlN1 is calculated with the following equation.

$$V_{AIN1} = I_{IDAC1} \bullet (R_{LEAD1} + R_{RTD}) + (I_{IDAC1} + I_{IDAC2}) \bullet (R_{LEAD3} + R_{REF})$$

At the same time, voltage at AIN2 is also calculated.

$$V_{AIN2} = I_{IDAC2} \bullet R_{LEAD2} + (I_{IDAC1} + I_{IDAC2}) \bullet (R_{LEAD3} + R_{REF})$$

The measurement of the ADC is the difference between AIN1 and AIN2, which is the subtraction of the first two equations to get the following.

$$V_{AIN1} - V_{AIN2} = [I_{IDAC1} \bullet (R_{LEAD1} + R_{RTD}) + (I_{IDAC1} + I_{IDAC2}) \bullet (R_{LEAD3} + R_{REF})] - [I_{IDAC2} \bullet R_{LEAD2} + (I_{IDAC1} + I_{IDAC2}) \bullet (R_{LEAD3} + R_{REF})]$$

The R<sub>LEAD3</sub> and R<sub>REF</sub> terms drop out.

$$V_{AIN1} - V_{AIN2} = I_{IDAC1} \cdot (R_{LEAD1} + R_{RTD}) - I_{IDAC2} \cdot R_{LEAD2}$$

So if  $R_{LEAD1}$  and  $R_{LEAD2}$  are equal and  $I_{IDAC1}$  and  $I_{IDAC2}$  are equal (to become  $I_{IDAC}$ ), then the lead resistance errors cancel.

$$V_{AIN1} - V_{AIN2} = I_{IDAC} \bullet R_{RTD}$$



www.ti.com

3. Determine values for the IDAC excitation currents and reference resistor.

The excitation current source in this design is selected to be 1mA. This maximizes the value of the RTD voltage while keeping the self-heating of the RTD low. The typical range of RTD self-heating coefficients is 2.5mW/°C for small, thin-film elements and 65mW/°C for larger, wire-wound elements. With 1-mA excitation at the maximum RTD resistance value, the power dissipation in the RTD is less than 0.4mW and keeps the measurement errors from self-heating to less than 0.01°C.

After selecting the IDAC current magnitude, set  $R_{REF} = 820\Omega$ . Using two matched 1-mA excitation currents sets the reference at 1.64V and the maximum RTD voltage is 400mV. The reference voltage acts as a level shift to place the input measurement to near mid-supply, putting the measurement in the PGA input operating range. With these values, the PGA gain can be set to 4 so that the maximum RTD voltage is near the positive full scale range without exceeding it.

The reference resistor,  $R_{REF}$  must be a precision resistor with high accuracy and low drift. Any error in  $R_{REF}$  reflects the same error in the RTD measurement. The REFP0 and REFN0 pins are shown connecting to the  $R_{REF}$  resistor as a Kelvin connection to get the best measurement of the reference voltage. This eliminates any series resistance as an error from the reference resistance measurement.

Using the maximum RTD resistance, the ADC input voltages are calculated in the following equations. The small lead resistances can be ignored for this calculation.

```
\begin{split} V_{AIN1} &= (I_{IDAC1} \bullet R_{RTD}) + [(I_{IDAC1} + I_{IDAC2}) \bullet R_{REF}] = (1mA \bullet 400\Omega) + (2mA \bullet 820\Omega) = 2.04V \\ V_{AIN2} &= (I_{IDAC1} + I_{IDAC2}) \bullet R_{REF} = 2mA \bullet 820\Omega = 1.64V \\ V_{INMAX} &= 1mA \bullet 400\Omega = 400mV \end{split}
```

4. Verify that the design is within the range of operation of the ADC.

First, verify that V<sub>AIN1</sub> and V<sub>AIN2</sub> are within the input range of the PGA given that the gain is 4 and that AVDD is 3.3V and AVSS is 0V. As shown in the *ADS124S0x Low-Power, Low-Noise, Highly Integrated, 6- and 12-Channel, 4-kSPS, 24-Bit, Delta-Sigma ADC with PGA and Voltage Reference* data sheet, the absolute input voltage must satisfy the following:

$$\begin{aligned} & \text{AVSS} + 0.15\text{V} + [|V_{\text{INMAX}}| \bullet (\text{Gain} - 1) \ / \ 2] < V_{\text{AIN1}}, \ V_{\text{AIN2}} < \text{AVDD} - 0.15\text{V} - [|V_{\text{INMAX}}| \ (\text{Gain} - 1) \ / \ 2] \\ & 0\text{V} + 0.15\text{V} + [|V_{\text{INMAX}}| \bullet (\text{Gain} - 1) \ / \ 2] < V_{\text{AIN1}}, \ V_{\text{AIN2}} < 3.3\text{V} - 0.15\text{V} - [|V_{\text{INMAX}}| \ (\text{Gain} - 1) \ / \ 2] \\ & 0.75\text{V} < V_{\text{AIN1}}, \ V_{\text{AIN2}} < 2.55\text{V} \end{aligned}$$

Because the maximum and minimum input voltages seen at AIN1 and AIN2 (2.04V and 1.64V) are between 0.75V and 2.55V, the inputs are in the PGA operating range.

Second, verify that the voltage seen at the IDAC output is within the current source compliance voltage. The IDAC1 pin is AIN0 which has the same voltage as AIN1. At the maximum voltage,  $V_{\text{AIN0}}$  is 2.04V. As shown in the Electrical Characteristics table in the *ADS124S0x Low-Power, Low-Noise, Highly Integrated, 6- and 12-Channel, 4-kSPS, 24-Bit, Delta-Sigma ADC with PGA and Voltage Reference* data sheet, the output voltage of the IDAC pin must be between AVSS and AVDD - 0.6V for an IDAC current of 1mA. In this example, with AVDD = 3.3V, the IDAC output must be:

$$\begin{aligned} & \text{AVSS} < \text{V}_{\text{AIN0}} = \text{V}_{\text{AIN1}} < \text{AVDD} - 0.6\text{V} \\ & \text{0V} < \text{V}_{\text{AIN0}} < 2.7\text{V} \end{aligned}$$

With the previous result, the output compliance of the IDAC1 is satisfied. Because the IDAC2 pin is always at a lower voltage than the IDAC1 voltage, both current sources are in the compliance range.

Select values for the differential and common-mode input filtering for the ADC inputs and reference inputs.

This design includes differential and common-mode input RC filtering. The bandwidth of the differential input filtering is set to be at least 10 × higher than the data rate of the ADC. The common-mode capacitors are selected to be 1/10 of the value the differential capacitor. Because of capacitor selection, the bandwidth of common-mode input filtering is approximately 20 × higher than the differential input filtering. While series filter resistors offer some amount of input protection, keep the input resistors lower than  $10k\Omega$ , to allow for proper input sampling for the ADC.

With input filtering, differential signals are attenuated at a lower frequency than the common-mode signals, which are significantly rejected by the PGA of the device. Mismatches in common-mode capacitors cause an asymmetric noise attenuation, appearing as a differential input noise. With a lower bandwidth for differential signals, the effects from the mismatch of input common-mode capacitors be reduced. Input filtering for the ADC inputs and reference inputs are designed for the same bandwidth.



In this design, the data rate is chosen to be 20SPS using the low-latency filter of the ADS124S08. This filtering provides a low noise measurement with single-cycle settling and the ability to reject 50-Hz and 60-Hz line noise. For the ADC input filtering, the bandwidth frequency for the differential and common-mode filtering is approximated in the following equations.

$$\begin{split} f_{\text{IN\_DIFF}} &= 1 \ / \ [2 \bullet \pi \bullet C_{\text{IN\_DIFF}} \ (R_{\text{RTD}} + 2 \bullet R_{\text{IN}})] \\ f_{\text{IN CM}} &= 1 \ / \ [2 \bullet \pi \bullet C_{\text{IN CM}} \ (R_{\text{RTD}} + R_{\text{IN}} + R_{\text{REF}})] \end{split}$$

For the ADC input filtering,  $R_{\text{IN}} = 4.99 \text{k}\Omega$ ,  $C_{\text{IN\_DIFF}} = 47 \text{nF}$ , and  $C_{\text{IN\_CM}} = 4.7 \text{nF}$ . This sets the differential filter bandwidth to 330Hz and the common-mode filter bandwidth to 5.6kHz.

Similarly, the bandwidth for the reference input filtering is approximated in the following equations.

$$\begin{split} f_{\text{REF\_DIFF}} &= 1 \: / \: [2 \bullet \pi \bullet C_{\text{REF\_DIFF}} \bullet (R_{\text{REF}} + 2 \bullet R_{\text{IN\_REF}})] \\ f_{\text{REF\_CM}} &= 1 \: / \: [2 \bullet \pi \bullet C_{\text{REF\_CM}} \bullet (R_{\text{REF}} + R_{\text{IN\_REF}})] \end{split}$$

For the reference input filtering,  $R_{\text{IN\_REF}} = 4.75 \text{k}\Omega$ ,  $C_{\text{REF\_DIFF}} = 47 \text{nF}$ , and  $C_{\text{REF\_CM}} = 4.7 \text{nF}$ . This sets the differential filter bandwidth to 330Hz and the common-mode filter bandwidth to 6.1kHz. Matching the ADC input and reference input filtering may not be possible. However, keeping the bandwidths close may reduce noise in the measurement.

For an in-depth analysis of component selection for input filtering, see *RTD Ratiometric Measurements* and *Filtering Using the ADS1148 and ADS1248 Family of Devices*.

6. If IDAC current mismatch error is significant, use two measurements to chop the error (optional).

One of the original assumptions in the lead-resistance cancellation is that IDAC1 and IDAC2 match. If the two IDAC currents do not match, the mismatch causes an error that appears as gain error. The voltage across the RTD comes from the current of IDAC1, while the voltage across the reference resistor comes from the current of IDAC1 + IDAC2. For the ADS124S08, the typical IDAC current mismatch for a 1-mA IDAC current is 0.07%. This mismatch error leads to a gain error of 0.35% in the measurement. To remove this current mismatch error, the IDAC excitation currents may be chopped. This involves taking two measurements with the IDAC currents swapped.

For chopping, first take a measurement with IDAC1 set to AIN0 and IDAC2 set to AIN3. Then set IDAC1 to AIN3 and IDAC2 to AIN0, swapping the current sources, and take a second measurement. In the first case, IDAC1 drives the RTD, in the second case IDAC2 drives the RTD. In both cases, the sum of IDAC1 and IDAC2 drive the reference resistor. By averaging the two chopped cases, the mismatch error is removed from the measurement. For a more detailed analysis of chopping see the IDAC Current Chopping section of the *A Basic Guide to RTD Measurements* application report.

#### **Measurement Conversion**

RTD measurements are typically ratiometric measurements. Using a ratiometric measurement, the ADC output code does not need to be converted to a voltage. This means that the output code gives a measurement only as a ratio of the value of the reference resistor and does not require a precise value for the excitation current. The only requirement is that the current through the RTD and reference resistor are the same.

Equations for the measurement conversion are shown for a 24-bit ADC (without IDAC current chopping):

Output Code = 
$$2^{23} \cdot \text{Gain} \cdot (V_{RTD} / V_{REF}) = 2^{23} \cdot \text{Gain} \cdot (I_{IDAC1} \cdot R_{RTD}) / [(I_{IDAC1} + I_{IDAC2}) \cdot R_{REF}]$$

If  $I_{IDAC1}$  is equal to  $I_{IDAC2}$  then the IDAC current terms drop out.

Output Code = 
$$2^{23} \cdot \text{Gain} \cdot (I_{\text{IDAC}} \cdot R_{\text{RTD}}) / (2 \cdot I_{\text{IDAC}} \cdot R_{\text{REF}}) = 2^{22} \cdot \text{Gain} \cdot (R_{\text{RTD}} / R_{\text{REF}})$$
  
 $R_{\text{RTD}} = R_{\text{RFF}} \cdot [\text{Output Code} / (\text{Gain} \cdot 2^{22})]$ 

The ADC converts the measurement to the RTD equivalent resistance. Because of non-linearity in the RTD response, the conversion of the resistance to temperature requires an calculation from equation or lookup table. For more information about the conversion of RTD resistance to temperature, see *A Basic Guide to RTD Measurements*.

www.ti.com

# **Register Settings**

# Configuration Register Settings for a Three-Wire PT100 RTD Measurement with Low-Side Reference and Two IDAC Current Sources Using the ADS124S08

| Register<br>Address | Register Name | Setting | Description  |
|---------------------|---------------|---------|--|
| 02h                 | INPMUX        | 12h     | Select AIN <sub>P</sub> = AIN1 and AIN <sub>N</sub> = AIN2   |
| 03h                 | PGA           | 0Ah     | PGA enabled, Gain = 4  |
| 04h                 | DATARATE      | 14h     | Continuous conversion mode, low-latency filter, 20-SPS data rate   |
| 05h                 | REF           | 02h     | Positive and negative reference buffers enabled, REFP0 and REFN0 reference inputs selected, internal reference always on |
| 06h                 | IDACMAG       | 07h     | IDAC magnitude set to 1mA  |
| 07h                 | IDACMUX       | 30h     | IDAC1 set to AIN0, IDAC2 set to AIN3   |
| 08h                 | VBIAS         | 00h     | VBIAS not used for any input   |
| 09h                 | SYS           | 10h     | Normal mode of operation   |
| 07h <sup>(1)</sup>  | IDACMUX       | 03h     | IDAC1 set to AIN3, IDAC2 set to AIN0   |

This second IDACMUX setting and conversion is used for chopping IDAC excitation current sources (optional).



#### **Pseudo Code Example**

The following shows a pseudo code sequence with the required steps to set up the device and the microcontroller that interfaces to the ADC to take subsequent readings from the ADS124S0x in continuous conversion mode. The dedicated  $\overline{DRDY}$  pin indicates availability of new conversion data. Pseudo code is shown without the use of the STATUS byte and CRC data verification. ADS124S08 *firmware example code* is available from the ADS124S08 product folder.

```
Configure microcontroller for SPI mode 1 (CPOL = 0, CPHA = 1)
Configure microcontroller GPIO for /DRDY as a falling edge triggered interrupt input
Set CS low;
   Send 06;
               // RESET command to make sure the device is properly reset after power-up
Set CS high;
Set CS low;
              // Configure the device
             // WREG starting at 02h address
   Send 42
         // Write to 6 registers
         // Select AINP = AIN1 and AINN = AIN2
         // PGA enabled, Gain = 8
   14
         // Continuous conversion mode, low-latency filter, 20-SPS data rate
         // Positive and negative reference buffers enabled,
         // REFP1 and REFN1 reference selected, internal reference always on
         // IDAC magnitude set to 1mA
    30;
          // IDAC1 set to AIN0, IDAC2 set to AIN3
Set CS high;
Set CS low;
               // For verification, read back configuration registers
   Send 22
              // RREG starting at 02h address
        // Read from 6 registers
   00 00 00 00 00 00; // Send 6 NOPs for the read
Set CS high;
Set CS low;
   Send 08;
               // Send START command to start converting in continuous conversion mode;
Set CS high;
Loop
    {
                // Configure the device for first chopped measurement
   Set CS low;
       Send 47
                  // WREG starting at 07h address
        00 // Write to 1 register
       30;
             // IDAC1 set to AIN0, IDAC2 set to AIN3
   Set CS high;
    Wait for DRDY to transition low;
    Set CS low;
                  // Send RDATA command
       Send 12
       00 00 00;
                    ^{\prime\prime} Send 3 NOPs (24 SCLKs) to clock out data, Record Measurement 1
   Set CS high;
                 // Configure the device for chopped current sources (optional)
   Set CS low;
                // WREG starting at 07h address
       Send 47
       00 // Write to 1 register
       03;
             // IDAC1 set to AIN3, IDAC2 set to AIN0
   Set CS high;
    Wait for DRDY to transition low;
    Set CS low;
       Send 12
                  // Send RDATA command
                    // Send 3 NOPs (24 SCLKs) to clock out data, Record Measurement 2
       00 00 00;
   Set CS high;
   Average Measurement 1 and Measurement 2;
Set CS low;
   Send OA;
               //STOP command stops conversions and puts the device in standby mode;
Set CS to high;
```

# **RTD Circuit Comparison Table**

| RTD Circuit Topology  | Advantages   | Disadvantages  |
|---|--|--|
| Two-wire RTD, low-side reference                              | Least expensive  | Least accurate, no lead-resistance cancellation  |
| Three-wire RTD, low-side reference, two IDAC current sources  | Allows for lead-resistance cancellation  | Sensitive to IDAC current mismatch, mismatch can be removed by swapping IDAC currents and averaging two measurements |
| Three-wire RTD, low-side reference, one IDAC current source   | Allows for lead-resistance cancellation  | Requires two measurements, first for RTD measurement, second for lead-resistance cancellation                        |
| Three-wire RTD, high-side reference, two IDAC current sources | Allows for lead-resistance cancellation, less sensitive to IDAC mismatch than using low side reference | Requires extra resistor for biasing, added voltage may not be compatible with low supply operation                   |
| Four-wire RTD, low-side reference                             | Most accurate, no lead-resistance error  | Most expensive   |

### **Design Featured Devices**

| Device                   | Key Features   | Link                         | Other Possible<br>Devices |
|--------------------------|--|------------------------------|---------------------------|
| ADS124S08                | 24-Bit, 4kSPS, 12-Ch Delta-Sigma ADC With PGA and Voltage Reference for Precision Sensor Measurement | www.ti.com/product/ADS124S08 | Link to similar devices   |
| ADS114S08 <sup>(1)</sup> | 16-Bit, 4kSPS, 12-Ch Delta-Sigma ADC With PGA and Voltage Reference for Precision Sensor Measurement | www.ti.com/product/ADS114S08 | Link to similar devices   |

<sup>(1)</sup> The ADS114S08 is a 16-bit version of the ADS124S08 and may be used in similar applications.

# **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

#### **Additional Resources**

- Texas Instruments, ADS124S08 Evaluation Module
- Texas Instruments, ADS1x4S08 Evaluation Module User's Guide
- Texas Instruments, ADS1x4S08 Firmware Example Code
- Texas Instruments, A Basic Guide to RTD Measurements
- Texas Instruments, RTD Ratiometric Measurements and Filtering Using the ADS1148 and ADS1248
   Family of Devices

# For direct support from TI Engineers use the E2E community:

e2e.ti.com

# **Revision History**

| Revision | Date      | Change  |
|----------|-----------|---|
| Α        | July 2019 | Made equation changes in the <i>Measurement Conversion</i> section. |

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated