Register file

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
ENTITY register file IS
  PORT (aa,ba,da : IN unsigned(3 DOWNTO 0);
        d
                   : IN std logic vector(7 DOWNTO 0);
            : OUT std logic vector(7 DOWNTO 0);
        rw, clk : IN
                         std logic);
END register file;
ARCHITECTURE behavior OF register file IS
  TYPE mem type IS ARRAY(0 TO 15) OF std logic vector(7 DOWNTO 0);
  SIGNAL reg file : mem type;
BEGIN
                                                       address[3:0]
                                        da[3:0]
  write:PROCESS(clk)
  BEGIN
                                        aa[3:0]
                                                       addr2[3:0]
                                                                q[7:0]
    IF rising edge(clk) THEN
                                        ba[3:0]
                                                       addr3[3:0]
                                                               q2[7:0]
                                                                             a[7:0]
      IF rw='1' THEN
         reg file(to integer(da))<=d;</pre>
                                                       clk
                                                               q3[7:0]
      END IF;
                                         d[7:0]
                                                       data[7:0]
    END IF;
                                                       we
  END PROCESS;
  a <= reg file(to integer(aa));</pre>
  b <= reg file(to integer(ba));</pre>
                                                                            17
END behavior;
```