





```
ARCHITECTURE algorithm OF multiply IS
BEGIN
PROCESS(p1:pp2)
VARIABLE 1: (2:r3 : unsigned(width-1 DOWNTO 0);
VARIABLE 5: unsigned(width-1 DOWNTO 0);
CONSTANT zero: unsigned(width-1 DOWNTO 0):=(OTHERS =>'0');
BEGIN
r1:=opt;
r2:=op2;
- initialize r3 met all 10'
r3:=(OTHERS =>'0');
- repeat add-shift
FOR I IN 1 TO width LOOP
CASE r2(0) IS
WHEN 1' => s:= resize(r3,width+1) + r1;
WHEN OTHERS => S:= resize(r3,width+1);
END CASE;
- shift
3:=s(s'LEFT DOWNTO 1);
r2:=s(0) & r2(r2LEFT DOWNTO 1);
END LOOP;
result <= r3 & r2;
END PROCESS;
END algorithm;


Not as readable as the behavioral description, but the purpose of an algorithm is different!
```














```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE work.control_names.ALL;
USE work.control_names.ALL;
ENTITY datapath IS
GENERIC (width : integer := 4);
PORT (clk : IN std_logic;
rst : IN std_logic;
crl : IN control_bus;
op1, op2 : IN unsigned(width-1 DOWNTO 0);
result : OUT unsigned(2*width-1 DOWNTO 0));
END datapath;
```

