Synthesis of VHDL

Egbert Molenkamp
Department of Electrical Engineering, Mathematics and Computer Science
University of Twente
PO Box 217
7500 AE Enschede
the Netherlands
email: e.molenkamp@utwente.nl



© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, Synthesis of VHDL

1


Contents


- Synthesis Tools
- What is not supported
- What is supported
- Synchronous model
- Combinational model
- Latches
- **⇒** Tri-states



© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, Synthesis of VHDL

Synthesis tools Which subset is supported? How good is it supported? Is your VHDL description input for different synthesis tools? Abstract Level, e.g. multiple waits RTL Level, logic synthesis Study the new features that are supported and read the tips! Realization © 1989-2011 E. Molenkamp, University of Twente, the Netherlands, Synthesis of VHDL 3





Globally the supported subset for synthesis

- **⊃** Not:
 - time: y<= x after 10 ns; wait for 10 ns;
 - files
 - dynamic structures (pointers)
 - initial value of a variable in process declaration
 - Initial value of a signal
- Restricted:
 - recursion of functions/procedures
 - asynchrone designs
 - meaning of types
 - Initial values of variables in subprograms
- Supported:

A lot!!




© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, Synthesis of VHDL

Meaning of types; std_logic, std_ulogic

- Weak signals not supported. Technology dependent. Often interpreted as strong signals. ('H', 'L', 'W')
- Don't care value: '-', also 'X' is often supported.
 - From a synthesis view it is expected that the sequential statement beneath will result in a constant output value.
 - Simulation will probably give unexpected results (with synthesis in mind):
 - *Input="1-1"*, is only true if input has value "1-1". Unless you have written an overloaded function. (An omission in the std_logic_1164 package.)
 - The selection in the case statement can not be overloaded!

```
IF input= "1-1"
THEN output <= '1';
ELSE output <= '0';
END IF;
```



Equal with: IF input="101" OR input="111"



© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, Synthesis of VHDL

7

Supported types and operators

logical types: std_(u)logic, mvl4

relational operators Logical operators concatenation

multi dimensional array

- 1-dimensional array of logical types always
- some 2-dimensional arrays
- others arrays .. ??

```
TYPE lut_type IS ARRAY (0 TO 9) OF bit_vector(6 DOWNTO 0);
CONSTANT lut : lut_type :=
   (0 => "1111110",
        1 => "0000011",
        ...
   );
```



© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, Synthesis of VHDL

Supported types and operators /2 enumeration Most tools use as default a binary code.

Sometimes the default is technology dependent.

Integer types

Relational operators Arithmetic operators

- +, -, ABS *, /, MOD, REM (often) only if
 - right operand a constant and a power of two (for multiplication the right operand often only needs to be a constant), or
 - both operands are constants
 - some tools support * for any integer
 - only a few tools support /, MOD and REM for any integer
- ** (often) only if
 - left operand is 2, or
 - both operands are constants
 - some tools support ** for any integer.

Number of bits depends on the RANGE of the integer

- 2's complement in case of negative numbers, otherwise
- unsigned




© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, Synthesis of VHDL

How would you synthesize this?


```
LIBRARY ieee:
USE ieee.std_logic_1164.ALL;
ENTITY comb IS
PORT (a, b : IN std_logic;
       clk, sel: IN std_logic;
             : OUT std_logic);
       q1
END comb;
ARCHITECTURE behaviour OF comb IS
SIGNAL d: std logic;
BEGIN
d <= a or b when sel='1' else
      a and b;
 PROCESS
 BEGIN
  WAIT UNTIL rising_edge(clk);
 q1 <= d;
 END PROCESS;
END behaviour;
```




© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, Synthesis of VHDL



```
And this?
     LIBRARY ieee;
     USE ieee.std_logic_1164.ALL;
     ENTITY comb1 IS
      PORT (a, b : IN std_logic;
           clk, sel : IN std_logic;
           q1 : OUT std_logic);
     END comb1;
     ARCHITECTURE behaviour OF comb1 IS
     BEGIN
      PROCESS
       VARIABLE d : std_logic;
      BEGIN
       WAIT UNTIL rising_edge(clk);
       IF sel='1' THEN
        d := a or b;
       ELSE
        d := a and b;
       END IF;
       q1 <= d;
      END PROCESS;
      END behaviour;
0
```






```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY comb1 IS
 PORT (a, b : IN std_logic;
        clk, sel : IN std_logic;
        q1
              : OUT std_logic);
END comb1;
ARCHITECTURE behaviour OF comb1 IS
 SIGNAL ai, bi, seli : std_logic;
BEGIN
 PROCESS
 BEGIN
  WAIT UNTIL rising_edge(clk);
  ai <= a; bi <= b; seli <= sel;
 END PROCESS;
 q1 <= ai or bi when seli='1' else
       ai and bi;
END behaviour;
                                © 1989-2011 E. Molenkamp, University of Twente, the Netherlands, Synthesis of VHDL
```


Synchronous systems


- No feedback in combinational part
- Check on setup/hold time by synthesis tool
- Most tools support an explicit process description with:
 - As first statement a wait until clk='1' (or similar descriptions using clk'event)
 - Some tools also support multiple wait statements (state is implicit)
 - Since signals are used to communicate between processes, for each signal assigned to a register is used. Sometimes this register is removed in a optimization phase.
 - Variables are only needed for local use. If a variable is used to remember the previous state a register is used. If the synthesis tool is not sure then a register is used. Always good, but .. hardware overhead. Read the warnings!
- Also a process with a sensitivity list is supported
 - The sensitivity list contains the clock signal and, if any, asynchronous (p)reset signals.




© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, Synthesis of VHDL









Synchronous systems /6

Solution:

- Explicitly assign a value after the wait statement to the variable
- Not all tools need this, but may have problems again with nested control structures
- However for portable descriptions ...

```
PROCESS

VARIABLE var : std_logic;

BEGIN

WAIT UNTIL clk='1';

var := '0'; -- guideline for synthesis tool

IF s='1' THEN


var := i;


q <= var;


END IF;

END PROCESS;

© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, Synthesis of VHDL : 21
```









Combinational logic

Written in VHDL as:

- a concurrent signal assignment statement
- an explicit process; required,not sufficient
 - after keyword process a sensitivity list required
 - all signals read should be in this sensitivity list
 - no 'event, rising_edge, falling_edge is to be used
 - all variables should be assigned to before read








© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, Synthesis of VHDL

25

Combinational logic /2

A combinational circuit

- has 4 inputs with weight 8, 4, 2, and 1. A decimal value (0..10, 11..15 never occurs).
- The output is '1' if input is 0, 1, 3, 5, 6, 7, 9.



O <= in0 + (in2 * in1) + (/in3 * /in2 * /in1)

What if the specification is changed?



© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, Synthesis of VHDL

Combinational logic /3

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
ENTITY combinational IS
PORT (inp : IN unsigned(3 DOWNTO 0);
DP : OUT std_logic);
END combinational;

IEEE's numeric_std

type UNSIGNED is array (NATURAL range <>) of STD_LOGIC; type SIGNED is array (NATURAL range <>) of STD_LOGIC; and conversion function *to_integer*.

Synopsis std_logic_arith

type UNSIGNED is array (NATURAL range <>) of STD_LOGIC; type SIGNED is array (NATURAL range <>) of STD_LOGIC; and conversion function *conv_integer*.



© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, Synthesis of VHDL

27

Combinational logic /4

ARCHITECTURE demo OF combinational IS ix45 inp[3:0] data[3:0] eq[15:0] **BEGIN** decoder_4 PROCESS (inp) RTL schematic **BEGIN** CASE to_integer(inp) IS WHEN 0|1|3|5|6|7|9 => DP <= '1'; ix117 WHEN 2|4|8|10 => DP <= '0'; IV1N0 A OA 410 WHEN OTHERS => DP <= '-';

END PROCES

END PROCESS;

END demo;


The VHDL specification improves readability, is less error prone, and more easily to change. However, the circuit is too large?


Notice that if input is an unconstrained (!) unsigned it is even more flexible!




© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, Synthesis of VHDL

Technology schematic





```
Latches /2
    PROCESS(a,b)
    BEGIN
      CASE std_logic_vector '(a&b) IS
       WHEN "00"
                         => y <= '0'; z <= '1';
       WHEN "01"
                         => y <= '1';
       WHEN OTHERS => y <= '1'; z <= '0';
      END CASE;
     END PROCESS;
                                                   ix39
                                                data[1:0] eq[3:0]
                                                                  ix36
                   Latches are inferred, and you expected a combinational
                   circuit? Probably not in all branches (if statement, case
                   statement) a value is assigned to the variables and signals.
                          © 1989-2011 E. Molenkamp, University of Twente, the Netherlands, Synthesis of VHDL
```



```
Latches /4
 ARCHITECTURE behavior OF funny1 IS
  SIGNAL z : std_logic;
 BEGIN
  PROCESS(a,b)
   SUBTYPE bv2 IS std_logic_vector(1 DOWNTO 0);
  BEGIN
   CASE bv2'(a&b) IS
     WHEN "00"
                    => y <= '0'; z <= '1';
     WHEN "01"
                    => y <= '1'; z <= '-';
     WHEN OTHERS => y <= '1'; z <= '0';
   END CASE;
  END PROCESS;
  x <= '0' WHEN std_logic_vector '(a&b)= "01" ELSE
 END behavior;
                                 © 1989-2011 E. Molenkamp, University of Twente, the Netherlands, Synthesis of VHDL
```

