




functions/procedures (also recursion) FUNCTION bit_wise (a, b : std_logic_vector) RETURN std_logic_vector IS BEGIN ASSERT a'LENGTH=b'LENGTH REPORT "operand length not equal" SEVERITY failure; FOR i IN a'RANGE LOOP res(i) := operation(a(i), b(i)); END LOOP; RETURN res; END bit_wise; Often works ...











assertion based verification maximum:PROCESS(a,b,c) VARIABLE res: integer; BEGIN IF a > b THEN res:= a; ELSE res:= b; END IF; IF res > c THEN res:= c; ELSE res:= res; END IF; o <= res; END IF; o <= res; END PROCESS maximum; POSTPONED ASSERT ((o>=a) AND (o>=b) AND (o>=c)) REPORT "maximum is not "% integer/image(o) SEVERITY error;

assertion based verification

PSL: Property Specification Language (included in VHDL IEEE std. 1076-2004 (fast track) or 2006)

- --PSL default clock is (clk'event and clk='0');
- --PSL **always** ((state=S1) -> **next** ((state=S2) **until** (state=S3))); State transitions from S1 to S2, and stays in S2 until S3
- --PSL always ((state=S1) -> eventually! (state=S2) until (state=S3)); State eventually will go to S2, either directly of through some others states first.

Once it reaches S2, state will stay in S2 until state goes to S3



2