
### Introduction to Assertion Based verification with of PSL

(VHDL flavor)

Bert Molenkamp Jan Kuper

### Implementation Coverage

- Line coverage: is this line executed during simulation?
- Toggle Coverage: is this bit changed from 0 to 1 and 1 to 0?
- Combinational Coverage: are all possible combinations of an expression simulated?
- y <= a and b; -- which percentage of the combination of a and b?</p> FSM coverage: are all states reached and did it traverse all possible paths?




### Why functional verification?

- Disadvantage of the implementation coverage: does not cover the functional intent.
- Survey of Collett International (2000): 74% of all re-spins are caused due to a functional error.
- Assertion Based Verification
  - Assertions capture the designers intent
  - Can specify legal and illegal behavior
- During simulation assertions are verified
- Hardware description languages include PSL (Property Specification Language)
  - SystemVerilog (SystemVerilog Assertions (~PSL) is built-in)
  - In Verilog and VHDL it will be part of the new standard

• 2008 E. Molenkamp, University of Twente, the Netherlands, PSL

### Assertion


- An assertion is a statement about the designers intended
- VHDL already supports assertions.
  - assert (a>=b) report "message" severity note;
  - Use of VHDL assertions becomes complex in case of behavior over time.



```
PROCEDURE verify_protocol (SiGNAL req, ack, clk: IN std_logic; min, max: IN natural) IS
VARIABLE nmb: natural;
BEGIN
ASSERT max >= min REPORT "max is lower than min";
LOOP
WAIT UNTIL rising_edge(clk);
nmb:= 0;
IF req="1" THEN
WHILE nmb <= max-1 LOOP
nmb:=nmb+1;
EXIT WHEN ack="1";
WAIT UNTIL rising_edge(clk);
END LOOP;
IF (nmb <= min)
ELSIF (nmb = min)
ELSIF (nmb = max) AND (ack="0") THEN
REPORT "ack too late";
END IF;
END IF;
END IF;
END IF;
END LOOP;
END verify_protocol;

Questions:
- how to handle a reset?
- how to handle a second request if the first did not receive an acknowledge?
- can max be infinite? (integer HIGH?)


7
```



### Logic

- Proposition logic
  - Not, and, or, implies, iff
- Predicate logic
  - Forall, exists, variables
- Temporal logic
  - Next, Always, Never, Until, ...


© 2008 E. Molenkamp, University of Twente, the Netherlands, PSL




### More variations of next

- a -> next\_event(b) (c)
- a -> next\_event(b)[n] (c)
- a -> next\_event\_a(b)[i to j] (c)
- a -> next\_event\_e(b)[i to j] (c)


© 2008 E. Molenkamp, University of Twente, the Netherlands, PSL




# until and until\_ -- psl no\_req\_overlap: assert always (req -> next (busy until ack)); -- psl req\_overlap: assert always (req -> next (busy until\_ack)); -- If req then busy should be true until ack is true. -- The until\_ requires an overlap between the last busy and ack. -- Note: also a strong version is possible (until!) -- Additional Des Control of The Control of Twente, the Netherlands, PSL 13




# eventually! - psl property protocol is - always (req -> eventually! ack) - psl protocol \_lbl: assert protocol; • Eventually! The request must always be honored with an acknowledge. • But .. two requests can share the same acknowledge! - How to prevent two consecutive requests? • What happens if a request is not honored with an acknowledge (at the end of the simulation run)?





## Weak and strong! next – next! until – until! before – before! eventually! only strong always, never: only weak





### SEREs • A sugared building block of PSL is a SERE (Sequential Extended Regular Expression). A SERE describes a set of sequences of states • A sequence of states, in which req is high on the first cycle, busy on the second, and gnt on the third. {req; busy; gnt}











### SERE; boolean

{req; busy; gnt}

- The strong typing mechanism is relaxed:
  - req, busy and gnt are booleans but also type bit, std\_logic is allowed with
    - '1' is TRUE and '0' is FALSE.
- If req, busy and gnt are of type std\_logic the previous SERE is equal to

{(req='1'); (busy='1'); (gnt='1')}

2008 E. Molenkamp, University of Twente, the Netherlands, PSI

### Synchronous systems

{req; busy; busy; busy; gnt}

- Simulation tools use the SEREs during simulation (assertion based verification).
- What is the difference between:
  - {req; busy; busy; busy; gnt}
  - {req; busy; busy; gnt}
- Therefore @rising\_edge(clk) is added. The first SERE required three consecutive busy signals at the rising edge of clk.

2008 E. Molenkamp, University of Twente, the Netherlands, PSL


### suffix implication operators

- -- SERE\_A |=> SERE\_B
- -- SERE\_A |-> SERE\_B
- if the path starting matches SERE\_A
- then its continuation should match SERE\_B
- |=> overlapping
- |-> non-overlapping

• 2008 E. Molenkamp, University of Twente, the Netherlands, PSL 27

### PSL Sugar Properties - Example1


- -- psl property name\_of\_property is
- -- always ( {req;ack} |=> {start; busy[\*]; end1} )
- -- @rising\_edge(clk);




Note: clk is omitted


from University of Twente the Netherlands DCI


### PSL Sugar Properties – Example1





### PSL Sugar Properties - Example1


































## PSL, cont. -- psl property ack\_follows\_req is -- always (req -> next (ack before req)) -- @rising\_edge(clk); -- psl ack\_follows\_req\_lbl: assert ack\_follows\_req; -- How to prevent two consecutive requests? -- Before -- This requires that after a request first an acknowledge should occur before a new request is applied. -- If the simulation is finished (QuestaSim: quit --sim) this assertion will not respond that a request is still waiting for an acknowledge. But this is taken care of with the assertion on the previous slide (eventually!)


















### until and until\_ -- psl no\_req\_overlap: assert always (req -> next (busy until ack)); -- psl req\_overlap: assert always (req -> next (busy until ack)); -- psl req\_overlap: assert always (req -> next (busy until ack)); -- lf req then busy should be true until ack is true. -- The until\_ requires an overlap between the last busy and ack. -- Note: also a strong version is possible (until!) -- Albandon | Note |




### PSL embedded in VHDL

- This was only a brief introduction to PSL.
- Simulation tools do not yet support all of PSL.
- Try to use it .. you can start with a simple assertion.

• 2008 E. Molenkamp, University of Twente, the Netherlands, PSL 51

## four-phase handshake \*\*Tribanina\*\* \*\*Tribanina\*\*

### A solution ARCHITECTURE .. BEGIN - PSL sequence request IS {not (req or ack); req}; - PSL sequence start\_s IS {req[\*]; req AND ack}; - PSL sequence middle\_s IS {(req AND ack);\*}; - PSL sequence end\_s IS {(not req)[\*]; (not req) and (not ack)}; - PSL property check handshake is - always ((request) |=> {start\_s; middle\_s; end\_s}) @rising\_edge(clk); - PSL assert check\_handshake; But what if an ack occurs when there was not req at all? - psl property illegal\_ack is - never { (not (req or ack));ack } - erising\_edge(clk); - psl assert illegal\_ack; \*\*O2008 E. Molenkamp, University of Twente, the Netherlands, PSL 53



- Next\_event(\_e \_a)
  Simple subset (fichain22.vhd)
  Ended (file28); not yet supported (new in std 1850-2005)
  Async/sync not supported yet (2005)
  forall