VHDL, an Introduction

Egbert Molenkamp
Department of Electrical Engineering, Mathematics and Computer Science
University of Twente
PO Box 217
7500 AE Enschede
the Netherlands
email: e.molenkamp@utwente.nl



© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, VHDL: an Introduction


1

Contents

- Problem
- VHDL, the history
- Properties of VHDL
- Alternative VHDL descriptions of the sr latch
- Test Bench
- VHDL Analysis, Elaboration, and Simulation



© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, VHDL: an Introduction



Why was VHDL developed (1981)?

- Each company uses its own 'language'
 - portability problems.
 - DoD got different descriptions for their VHSIC (Very High Speed Integrated Circuit) program.
- Reusability not easy
- Tools from logical level until realization available, but a lack of high level description tools



© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, VHDL: an Introduction

History van VHDL

- June 1981: Woods Hole Summer Study on Hardware Description Languages Workshop
- Aug. 1983: Start of VHDL project
- Aug. 1985: VHDL version 7.2 (DoD)
- March 1986: IEEE starts standardization
- Dec. 1987: Std. 1076-1987
- June 1990: Preparation reballoting (P1076-1992/A)
- Sept. 1993: Std. 1076-1993
- March 2002: Std. 1076-2002 (major goal: 'bug fix')
- Sept. 2008: Std. 1076-2008
- \Box



© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, VHDL: an Introduction

VHSIC Hardware

Description Language

5

Properties of VHDL

- Hierarchy supported
- Support of different design flows
 - top-down
 - bottom-up
 - mixed
- Technology independent
- Synchrone / asynchrone models
- Different description styles supported
 - finite state machine
 - algorithms
 - boolean equations



© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, VHDL: an Introduction

Properties of VHDL/2

- Second-sourcing easy
 - CAD /CAE Tool independent
- Higher level of abstraction
 - Handling complexity
 - Suitable for behavioral until logical level
 - Synthesis tools for the realization
- Early capture of design faults
- LSI modeling easy, due to 'components', 'functions', 'procedures' and 'packages'



© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, VHDL: an Introduction

7

Properties of VHDL/3

- No restrictions on the size
- 'test benches' in the same language > portable!
- Due to 'generics' backannotation is easy
- Strongly typed language. User defined types possible.



Demanded by the DoD
An IEEE and ANSI standard



© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, VHDL: an Introduction

Current use of VHDL

- Modelling
- Design flow
 - Designer writes VHDL
 - Intermediate format (VHDL automatically generated)


Synthesis, the mapping to hardware, is **not** part of the VHDL standard.



© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, VHDL: an Introduction

9


schematic capture





What is the behavior of this circuit?





© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, VHDL: an Introduction














Some sequential statements

FOR i IN 0 TO 100 LOOP

y := i * z;

EXIT WHEN y >= 10;

END LOOP;

WAIT UNTIL clk='1';

Wait until rising edge of signal clk


0

END IF;

© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, VHDL: an Introduction

: 17

SR Latch



LIBRARY ieee;

USE ieee.std_logic_1164.ALL;

ENTITY sr_latch IS

PORT (s, r : IN std_ulogic;

q, qn : OUT std_ulogic);


END sr_latch;



© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, VHDL: an Introduction

: 18

Logical levels in VHDL Standard: • In library Std type bit. • In library IEEE type std_ulogic. MVL2 MVL9 TYPE bit IS TYPE std_ulogic IS ('U', -- Uninitialized ('0', -- Forcing 0 'X', -- Forcing Unknown '1' -- Forcing 1 **'0'**, -- Forcing 0); **'1'**, -- Forcing 1 'Z', -- High Impedance 'W', -- Weak Unknown 'L', -- Weak 0 'H', -- Weak 1 -- Don't care © 1989-2011 E. Molenkamp, University of Twente, the Netherlands, VHDL: an Introduction



Input/output modes

IN only reading of port is allowed

OUT only writing to port is allowed

INOUT reading of and writing to the port is allowed

 BUFFER, LINKAGE Not part of this course

Do not use mode inout if it is not a bidirectional port



© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, VHDL: an Introduction

Tip for component declaration:

- Copy corresponding entity declaration

21

SR Latch, structure; (netlist)

ARCHITECTURE structure OF sr_latch IS

COMPONENT nor2 IS .

PORT (a,b : IN std_ulogic;

y : OUT std_ulogic);

END COMPONENT;

SIGNAL qi, qni : std_ulogic;

BEGIN

n1: nor2 PORT MAP(r,qni,qi);


n2: nor2 PORT MAP(s,qi,qni);

q <= qi;

qn <= qni;


END structure;







© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, VHDL: an Introduction



Description styles for architectures

Structure

- Component declarations
- Component instantiations

A "netlist" description! Error sensitive Use with care

Data flow

Concurrent signal assignment statements

Parallelism of hardware

Behaviour

Process description


Sequential description of the behaviour Simple!



Mixture allowed

© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, VHDL: an Introduction

VHDL Analysis Analysis - Compilation without code generation: Input: design file containing one or more design units Output: one library unit per design unit Libraries: Resource Libraries: Std, IEEE, ... Resource Libraries: Std, IEEE, ... A single working library: Work



```
Test Bench /2

ARCHITECTURE structure OF test_bench IS

COMPONENT sr_latch IS

PORT (s, r : IN std_ulogic;
 q, qn : OUT std_ulogic);

END COMPONENT;

COMPONENT test_set IS

PORT (set, reset : OUT std_ulogic := '0');

END COMPONENT;

SIGNAL si, ri : std_ulogic;


BEGIN

latch:sr_latch PORT MAP(si,ri,q,qn);

testb:test_set PORT MAP(si,ri);

END structure;

© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, VHDL: an Introduction 27
```



```
Test Bench /3
   LIBRARY ieee;
   USE ieee.std_logic_1164.ALL;
   ENTITY test_set IS
    PORT (set, reset : OUT std_ulogic := '0');
   END test_set;
                               ARCHITECTURE TestSet1 OF test_set IS
                                SIGNAL rs : std_ulogic_vector(1 DOWNTO 0) := "00";
                                rs <= "01" AFTER 50 ns,
                                      "00" AFTER 100 ns,
                                      "10" AFTER 150 ns,
                                      "00" AFTER 200 ns;
                                reset <= rs(1);
                                set <= rs(0);
                               END TestSet1;
                                   © 1989-2011 E. Molenkamp, University of Twente, the Netherlands, VHDL: an Introduction
```

Test Bench /4

Still problems left:


- Which architecture is tested?
- Manual verification of the simulation results is error prone.


content of library WORK <entity> (<architecture>)

- sr_latch (dataflow)
- sr_latch (structure)
- sr_latch (behaviour)
- test_bench (structure)
- test_set (TestSet1)



© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, VHDL: an Introduction






Delta delay


Delta delay makes:


- Order independent descriptions possible
- Ensures that a circuit is stable before time advances
 - Any number of deltas < 1 fs
 - Delta delayed oscillators possible
 No progress in time, hence also waveform display does not show any progress
 - Most tools can set an upper limit on the number deltas





1989-2011 E. Molenkamp, University of Twente, the Netherlands, VHDL: an Introduction











Remember this!

Assignments to

- variables:
 - := as assignment operator
 - always immediately
- signals
 - <= as assignment operator
 - at least after a delta delay



© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, VHDL: an Introduction

39

Simulation cycle /3

Which behavior is exactly the same?

(The signals *inp* and *outp* are the only signals in the port declaration of the entity. Other signals are declared locally.)

A:PROCESS (inp)
VARIABLE v : bit;

BEGIN

v := inp;

outp <= v;

END PROCESS;

D: outp <= inp;

B:PROCESS (inp)

BEGIN

s <= inp;

outp <= s;

END PROCESS;

E:PROCESS (inp)

VARIABLE v: bit;

BEGIN

outp <= v;

v :=inp;

END PROCESS;

C:PROCESS (inp,s)

BEGIN

outp <= s;

s <= inp;

END PROCESS;

F:PROCESS (inp,s)

BEGIN

s <= inp;

outp <= s;

END PROCESS;



© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, VHDL: an Introduction

Summary: VHDL is Concurrent and Sequential

- Statements in architecture are concurrently executed
 - The ordering in the design file is not important.
 - Concurrent statements communicate via signals.
 - Signals are declared at process level (not in a process).
 - An assignment to a signal will at least update the value of that signal <u>after</u> one delta delay.
 - Communication is also possible via shared variables (Std. 1076-1993). But not portable anymore!
- A process is internally executed sequentially
 - Variables may only be declared in sequential part, e.g. in the declaration region of a process.
 - An assignment to a variable always immediately updates the value.



© 1989-2011 E. Molenkamp, University of Twente, the Netherlands, VHDL: an Introduction