```
always @(posedge clk or negedge reset)
'timescale 1ns / 1ps
                                                                              begin
module led(
                                                                                  if(!reset)
                                                                                    begin
    clk,
                                                                                       state <= 1'd0;
    reset,
                                                                                     end
                                                                                  else if( counter == 32'd0 )
    led
                                                                                    begin
);
                                                                                     state <= 1'd1;
                                                                                    end
input clk;
                                                                                  else
input reset;
                                                                                    begin
                                                                                     state <= 1'd0;
output [7:0] led;
                                                                                    end
reg [7:0] led;
reg [31:0] counter;
                                                                            always @(posedge clk or negedge reset)
reg [1:0] state;
                                                                                  if(!reset)
                                                                                    begin
                                                                                       led <= 8'b1111_1111;
always @(posedge clk or negedge reset)
                                                                                    end
    begin
                                                                                    begin
        if(!reset)
                                                                                       if(state == 1'd1)
             begin
                                                                                       begin
                                                                                           if(led == 8'b1111_1111)
                 counter \leq 32'd0;
                                                                                             led <= 8'b0000_0001;
             end
        else if ( counter == 32'd10000000) //change T
                                                                                           else if(led == 8'b1000 0000)
                                                                                           begin
             begin
                                                                                              led <= 8'b0000_0001;
                 counter <= 32'd0:
                                                                                           else
             end
                                                                                           begin
        else
                                                                                              led <= led << 1'b1;
                                                                                           end
             begin
                                                                                       end
                 counter \le counter + 32'd1;
                                                                                     end
                                                                              end
             end
         end
                                                                            endmodule
                   -dict {PACKAGE PIN P17 IOSTANDARD LVCMOS33} [get ports clk]
  set property
  set property
                   -dict {PACKAGE PIN P15 IOSTANDARD LVCMOS33} [get ports reset]
                   -dict {PACKAGE PIN F6 IOSTANDARD LVCMOS33} [get ports {led[0]}]
  set property
                   -dict {PACKAGE PIN G4 IOSTANDARD LVCMOS33} [get_ports {led[1]}]
  set property
                   -dict {PACKAGE PIN G3 IOSTANDARD LVCMOS33} [get ports {led[2]}]
  set property
                   -dict {PACKAGE PIN J4 IOSTANDARD LVCMOS33} [get ports {led[3]}]
  set property
                   -dict {PACKAGE PIN H4 IOSTANDARD LVCMOS33} [get ports {led[4]}]
  set property
                   -dict {PACKAGE PIN J3 IOSTANDARD LVCMOS33} [get ports {led[5]}]
  set property
                   -dict {PACKAGE PIN J2 IOSTANDARD LVCMOS33} [get ports {led[6]}]
  set property
  set property
                   -dict {PACKAGE PIN K2 IOSTANDARD LVCMOS33} [get ports {led[7]}]
                                      `timescale 1ns/1ns
                                      module sim_dev1();
                                      parameter T=1000;
                                      reg clk;
                                      reg reset;
                                      wire [7:0] led8;
                                      initial
                                      begin
                                      clk=1'b0;
                                      reset=1'b0;
                                      \#(T+1) reset=1'b1;
                                      end
                                      always #(T/2) clk=~clk;
                                      led u1(.clk(clk), .reset(reset), .led(led8));
                                      endmodule
```

```
'timescale 1ns / 1ps
module JK(clk,Reset,Set,J,K,Q);
input clk;
input Reset;
                                                     `timescale 1ns / 1ps
input Set;
                                                    module JK sim();
input J;
                                                    reg Reset, Set, clk;
input K;
                                                    wire Q;
output Q;
                                                    reg J, K;
reg q;
                                                     JK u(clk, Reset, Set, J, K, Q);
always@(posedge clk)
     if(!Reset)
                                                    initial
          begin
                                                            begin
               q \le 1'b0;
          end
                                                            Reset = 0;
     else if(!Set)
                                                            Set = 0;
          begin
                                                            clk = 1;
               q \le 1'b1;
          end
                                                            J = 0;
    else
                                                            K = 0:
          begin
               case({J,K})
                                                            #80 \text{ Reset} = 1;
                    2'b00 : q \le q;
                                                            #40 \text{ Set} = 1;
                    2'b01 : q \le 0;
                    2'b10: q \le 1;
                                                            end
                    default : q \le q;
                                                    always \#20\{J, K\} = \{J, K\} + 1;
               endcase
           end
                                                    always #10 \text{ clk} = \sim \text{clk};
      assign Q=q;
                                                    endmodule
endmodule
             'timescale 1ns / 1ps
                                                           'timescale 1ns / 1ps
             module counter 12(reset,set,clk,Y);
                                                           module sim dev1();
             input reset;
             input set;
                                                           reg reset, set, clk;
             input clk;
                                                           wire [3:0]Y;
             output [3:0]Y;
             wire j1,j2,j3,j4,k1,k2,k3,k4;
                                                           initial
                                                                 begin
             assign j1 = 1;
             assign k1 = 1;
                                                                        reset = 0;
             assign j2 = Y[0];
                                                                        set = 0:
             assign k2 = Y[0];
             assign j3 = (\sim Y[3])&Y[1]&Y[0];
                                                                        clk = 1;
             assign k3 = Y[0]&Y[1];
                                                                        #40 \text{ set} = 1;
             assign j4 = Y[0]&Y[1]&Y[2];
                                                                        #40 \text{ reset} = 1;
             assign k4 = Y[0]&Y[1];
             JK 0 u1 (clk,reset,set,j1,k1,Y[0]);
                                                                 end
             JK_0 u2 (clk,reset,set,j2,k2,Y[1]);
                                                           always#20 clk = \simclk;
             JK_0 u3 (clk,reset,set,j3,k3,Y[2]);
             JK_0 u4 (clk,reset,set,j4,k4,Y[3]);
                                                           counter 12 u(reset,set,clk,Y);
                                                           endmodule
             endmodule
```