# **Testbench writing**

Speaker: Lin Yi-Hsien

#### **Outline**

- Design Under Test
- Initialization part
- Clock part
- Timing Control part
- File IO part
- Input Data part
- Output Data part

# **Design Under Test**

You should include the module you want to test in the testbench.


```
testbench
module testbench;
                                                          design
reg clock, reset, data;
                                          clock ->> clk
wire result;
                                          reset ->> rst
                                                                       result
design u_design(
                                           data→> in
  .clk(clock),
  .rst(reset),
  .in(data),
  .out(result)
                                     Input of DUT: use reg for applying stimulus
);
                                     Output of DUT: use wire to capture signals
```

#### **Initialization part**

```
`timescale 1 ns/10 ps
`define CYCLE 10
module HDR tb;
  req clk, rst n,
  reg enable i;
  reg [11:0] data i;
  wire ready o;
  wire enable o;
  wire end o;
  wire [15:0] data o;
  integer idx, max idx;
```

```
HDR func top (
     .clk(clk),
     .rst n(rst n),
     .enable i(enable i),
     .data i (data i),
     .ready o(ready o),
     .enable o(enable o),
     .end o(end o),
     .data o(data o)
  );
initial begin
   enable i = 1'b0;
   data i = 12'b0;
   idx = 0;
   \max idx = 85440;
end
endmodule
```

# **Initialization part**



#### **Timescale**

#### ■ `timescale 1 ns/10 ps

- which is declared as `timescale time\_unit base/precision base
- time\_unit is the amount of time a delay of #1 represents. The time unit must be 1, 10, or 100.
- base is the time base for each unit, ranging from seconds to femtoseconds, and must be: s, ms, us, ns, ps or fs
- precision and base represent how many decimal points of precision to use relative to the time units.

## **Clock part**

```
`timescale 1 ns/10 ps
`define CYCLE 10

[Initialization part]

initial begin
   clk = 0;
end

always #(`CYCLE/2) clk = ~clk;
```

### Wave dump part

```
timescale 1 ns/10 ps
define CYCLE 10
[Initialization part]
[Clock part]
initial begin
   `ifdef FSDB
   $fsdbDumpfile("HDR func.fsdb");
   $fsdbDumpvars();
   `endif
   `ifdef VCD
   $dumpfile("HDR func.vcd");
   $dumpvars();
   `endif
end
```

>> ncverilog testbench.v HDR\_func.v +define+FSDB +access+r
>> ncverilog testbench.v HDR\_func.v +define+VCD +access+r

>> ncverilog testbench.v HDR\_func.v +define++FSDB+VCD +access+r




# Wave dump part

- Value Change Dump (VCD) format
  - Indigenously supported by most simulators
- Using ASCII text for waveform recording, extremely huge file size
- Fast Signal Database (FSDB) format
  - Defined by SpringSoft Verdi debugging system
  - More compact format, small file size

```
//for memory array dump
$fsdbDumpvars(0, top, "+mda");
```

### Time control part

```
`timescale 1 ns/10 ps
`define CYCLE 10
[Initialization part]
[Clock part]
[Wave Dump part]
initial begin
   rst n = 1'b0;
   #12 rst n = 1'b1;
   \#(CYCLE) rst n = 1'b0;
end
```



#### File IO part

```
`timescale 1 ns/10 ps
define CYCLE 10
[Initialization part]
[Clock part]
[Wave Dump part]
[Time control part]
reg [11:0] HDRlog [0:85439];
integer i, outfile;
initial begin
   //Input file
   for (i=0; i<85440; i=i+1) begin
      HDRlog[i] = 12'b0;
   end
   $readmemh("log hdr hex.txt", HDRlog);
   //Open output file
   outfile = $fopen("out log hdr.txt");
end
```

## File IO part

- Verilog support two methods to load data into a reg array
- Read binary data:
- \$readmemb("filename", reg array name);
- Read hexadecimal data
- \$readmemh("filename", reg\_array\_name);

0101	2A
1110	15
1101	06
1010	21
0100	16
	• • • •

### Input data part

```
`timescale 1 ns/10 ps
`define CYCLE 10
[Initialization part]
[Clock part]
[Wave Dump part]
[Time control part]
[File IO part]
always@ (negedge clk)
begin
   if(ready o===1 && idx<max idx) begin</pre>
      enable i = 1'b1;
      data i = HDRlog[idx];
      idx = idx +1;
   end
   else begin
     enable i = 1'b0;
     data i = 12'b0;
   end
end
```

#### Output data part

```
`timescale 1 ns/10 ps
`define CYCLE 10
[Initialization part]
[Clock part]
[Wave Dump part]
[Time control part]
[File IO part]
[Input Data part]
always@ (negedge clk)
begin
   if (enable o)
      $fdisplay(outfile, "%h", data o);
   if (end o) begin
      #(`CYCLE)
      $finish;
   end
end
```

#### Complete module

- Add a Time-Out Condition
- Because termination condition may never be reached when design is not correct.

```
`timescale 1 ns/10 ps
define CYCLE 10
`define TIME OUT CYCLE 10000
[Initialization part]
[Clock part]
[Wave Dump part]
[Time control part]
[File IO part]
[Input Data part]
[Output Data part]
initial #(`CYCLE*`TIME OUT CYCLE)
$finish;
```

