

STM32F722xx STM32F723xx

Arm® Cortex®-M7 32b MCU+FPU, 462DMIPS, up to 512KB Flash /256+16+4KB RAM, USB OTG HS/FS, 18 TIMs, 3 ADCs, 21 com IF


Datasheet - production data

Features

Core: Arm[®] 32-bit Cortex[®]-M7 CPU with FPU, adaptive real-time accelerator (ART Accelerator[™]) and L1-cache: 8 Kbytes of data cache and 8 Kbytes of instruction cache, allowing 0-wait state execution from embedded Flash memory and external memories, frequency up to 216 MHz, MPU, 462 DMIPS/2.14 DMIPS/MHz (Dhrystone 2.1) and DSP instructions.

Memories

- Up to 512 Kbytes of Flash memory with protection mechanisms (read and write protections, proprietary code readout protection (PCROP))
- 528 bytes of OTP memory
- SRAM: 256 Kbytes (including 64 Kbytes of data TCM RAM for critical real-time data) + 16 Kbytes of instruction TCM RAM (for critical real-time routines) + 4 Kbytes of backup SRAM (available in the lowest power modes)
- Flexible external memory controller with up to 32-bit data bus: SRAM, PSRAM, SDRAM/LPSDR SDRAM, NOR/NAND memories
- Dual mode Quad-SPI
- Clock, reset and supply management
 - 1.7 V to 3.6 V application supply and I/Os
 - POR, PDR, PVD and BOR
 - Dedicated USB power
 - 4-to-26 MHz crystal oscillator
 - Internal 16 MHz factory-trimmed RC (1% accuracy)
 - 32 kHz oscillator for RTC with calibration
 - Internal 32 kHz RC with calibration
- Low-power
 - Sleep, Stop and Standby modes



- V_{BAT} supply for RTC, 32×32 bit backup registers + 4 Kbytes of backup SRAM
- 3×12-bit, 2.4 MSPS ADC: up to 24 channels and 7.2 MSPS in triple interleaved mode
- 2×12-bit D/A converters
- Up to 18 timers: up to thirteen 16-bit (1x low-power 16-bit timer available in Stop mode) and two 32-bit timers, each with up to 4 IC/OC/PWMs or pulse counter and quadrature (incremental) encoder inputs. All 15 timers running up to 216 MHz. 2x watchdogs, SysTick timer
- General-purpose DMA: 16-stream DMA controller with FIFOs and burst support
- Debug mode
 - SWD & JTAG interfaces
 - Cortex[®]-M7 Trace Macrocell™
- Up to 140 I/O ports with interrupt capability
 - Up to 136 fast I/Os up to 108 MHz
 - Up to 138 5 V-tolerant I/Os
- Up to 21 communication interfaces
 - Up to 3× I²C interfaces (SMBus/PMBus)
 - Up to 4 USARTs/4 UARTs (27 Mbit/s, ISO7816 interface, LIN, IrDA, modem control)
 - Up to 5 SPIs (up to 54 Mbit/s), 3 with muxed simplex I²Ss for audio class accuracy via internal audio PLL or external clock
 - 2 x SAIs (serial audio interface)

- 1 x CAN (2.0B active)
- 2 x SDMMCs
- Advanced connectivity
 - USB 2.0 full-speed device/host/OTG controller with on-chip PHY
 - USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and on-chip Hi-speed PHY or ULPI depending on the part number
- True random number generator
- CRC calculation unit
- RTC: subsecond accuracy, hardware calendar
- 96-bit unique ID

Table 1. Device summary

Reference	Part number
STM32F722xx	STM32F722IE, STM32F722ZE, STM32F722VE, STM32F722RE, STM32F722IC, STM32F722ZC, STM32F722VC, STM32F722RC
STM32F723xx	STM32F723IE, STM32F723ZE, STM32F723VE, STM32F723IC, STM32F723ZC

Contents

1	Intro	duction 13
2	Desc	ription
	2.1	Full compatibility throughout the family
	2.2	STM32F723xx versus STM32F722xx LQFP144/LQFP176 packages: 19
3	Func	tional overview
	3.1	Arm [®] Cortex [®] -M7 with FPU
	3.2	Memory protection unit
	3.3	Embedded Flash memory
	3.4	CRC (cyclic redundancy check) calculation unit
	3.5	Embedded SRAM
	3.6	AXI-AHB bus matrix
	3.7	DMA controller (DMA)
	3.8	Flexible memory controller (FMC)
	3.9	Quad-SPI memory interface (QUADSPI)
	3.10	Nested vectored interrupt controller (NVIC)
	3.11	External interrupt/event controller (EXTI)
	3.12	Clocks and startup
	3.13	Boot modes
	3.14	Power supply schemes
	3.15	Power supply supervisor
		3.15.1 Internal reset ON
		3.15.2 Internal reset OFF
	3.16	Voltage regulator
		3.16.1 Regulator ON
		3.16.2 Regulator OFF
		3.16.3 Regulator ON/OFF and internal reset ON/OFF availability
	3.17	Real-time clock (RTC), backup SRAM and backup registers
	3.18	Low-power modes
	3.19	V _{BAT} operation
	3.20	Timers and watchdogs

		3.20.1	Advanced-control timers (TIM1, TIM8)	. 39
		3.20.2	General-purpose timers (TIMx)	. 39
		3.20.3	Basic timers TIM6 and TIM7	. 39
		3.20.4	Low-power timer (LPTIM1)	
		3.20.5	Independent watchdog	
		3.20.6	Window watchdog	
		3.20.7	SysTick timer	
	3.21	Inter-ir	ntegrated circuit interface (I ² C)	41
	3.22	Univer	sal synchronous/asynchronous receiver transmitters (USART)	42
	3.23	Serial	peripheral interface (SPI)/inter- integrated sound interfaces (I2S) .	43
	3.24	Serial	audio interface (SAI)	43
	3.25	Audio	PLL (PLLI2S)	44
	3.26	Audio	PLL (PLLSAI)	44
	3.27	SD/SD	NO/MMC card host interface (SDMMC)	44
	3.28	Contro	ıller area network (bxCAN)	44
	3.29	Univer	sal serial bus on-the-go full-speed (OTG_FS)	45
	3.30	Univer	sal serial bus on-the-go high-speed (OTG_HS)	45
	3.31	Rando	m number generator (RNG)	46
	3.32	Genera	al-purpose input/outputs (GPIOs)	46
	3.33	Analog	g-to-digital converters (ADCs)	46
	3.34	Tempe	erature sensor	47
	3.35	Digital-	-to-analog converter (DAC)	47
	3.36	Serial	wire JTAG debug port (SWJ-DP)	47
	3.37	Embed	dded Trace Macrocell™	48
4	Pino	uts and	pin description	49
5	Mem	ory ma	pping	98
6	Elect	rical ch	naracteristics	99
	6.1	Param	eter conditions	99
		6.1.1	Minimum and maximum values	
		6.1.2	Typical values	
		6.1.3	Typical curves	. 99
		6.1.4	Loading capacitor	. 99



	6.1.5	Pin input voltage	99
	6.1.6	Power supply scheme	. 100
	6.1.7	Current consumption measurement	. 102
6.2	Absolut	te maximum ratings	. 102
6.3	Operati	ing conditions	. 104
	6.3.1	General operating conditions	. 104
	6.3.2	VCAP1/VCAP2 external capacitor	. 106
	6.3.3	Operating conditions at power-up / power-down (regulator ON)	. 107
	6.3.4	Operating conditions at power-up / power-down (regulator OFF)	. 107
	6.3.5	Reset and power control block characteristics	. 107
	6.3.6	Over-drive switching characteristics	. 109
	6.3.7	Supply current characteristics	. 109
	6.3.8	Wakeup time from low-power modes	. 127
	6.3.9	External clock source characteristics	. 128
	6.3.10	Internal clock source characteristics	. 133
	6.3.11	PLL characteristics	. 134
	6.3.12	PLL spread spectrum clock generation (SSCG) characteristics	. 137
	6.3.13	USB OTG HS PHY PLLs characteristics (on STM32F723xx devices)	139
	6.3.14	USB OTG HS PHY regulator characteristics (on STM32F723xx devices)	. 139
	6.3.15	USB HS PHY external resistor characteristics (on STM32F723xx devices)	. 140
	6.3.16	Memory characteristics	. 140
	6.3.17	EMC characteristics	. 142
	6.3.18	Absolute maximum ratings (electrical sensitivity)	. 143
	6.3.19	I/O current injection characteristics	. 144
	6.3.20	I/O port characteristics	. 145
	6.3.21	NRST pin characteristics	. 151
	6.3.22	TIM timer characteristics	. 152
	6.3.23	RTC characteristics	. 152
	6.3.24	12-bit ADC characteristics	. 152
	6.3.25	Temperature sensor characteristics	. 158
	6.3.26	V _{BAT} monitoring characteristics	. 158
	6.3.27	Reference voltage	. 158
	6.3.28	DAC electrical characteristics	. 159
	6.3.29	Communications interfaces	. 161
	6.3.30	FMC characteristics	174



		6.3.31	Quad-SPI interface characteristics	. 194
		6.3.32	SD/SDIO MMC card host interface (SDMMC) characteristics	. 196
7	Packa	age info	rmation	199
	7.1	LQFP64	– 10 x 10 mm, low-profile quad flat package information	199
	7.2	LQFP10	0, 14 x 14 mm low-profile quad flat package information	202
	7.3	LQFP14	4, 20 x 20 mm low-profile quad flat package information	205
	7.4	LQFP17	6 24 x 24 mm low-profile quad flat package information	208
	7.5	UFBGA	144 package information	212
	7.6		176+25, 10 x 10, 0.65 mm ultra thin-pitch ball grid	215
	7.7	WLCSP	100 - 0.4 mm pitch wafer level chip scale package information	218
	7.8	Therma	characteristics	222
8	Order	ing info	ormation	223
Appendix	A R	ecomme	endations when using internal reset OFF	224
	A.1	Operatir	ng conditions	224
Revision	histor	y		225



List of tables

Table 1.	Device summary	2
Table 2.	STM32F722xx and STM32F723xx features and peripheral counts	
Table 3.	Voltage regulator configuration mode versus device operating mode	
Table 4.	Regulator ON/OFF and internal reset ON/OFF availability	
Table 5.	Voltage regulator modes in stop mode	
Table 6.	Timer feature comparison	
Table 7.	I2C implementation	
Table 8.	USART implementation	
Table 9.	Legend/abbreviations used in the pinout table	
Table 10.	STM32F722xx and STM32F723xx pin and ball definition	
Table 11.	FMC pin definition	
Table 12.	STM32F722xx and STM32F723xx alternate function mapping	
Table 13.	Voltage characteristics	
Table 14.	Current characteristics	
Table 15.	Thermal characteristics	
Table 16.	General operating conditions	
Table 17.	Limitations depending on the operating power supply range	
Table 18.	VCAP1/VCAP2 operating conditions	
Table 19.	VCAP1 operating conditions in the LQFP64 package	
Table 20.	Operating conditions at power-up / power-down (regulator ON)	
Table 21.	Operating conditions at power-up / power-down (regulator OFF)	
Table 22.	reset and power control block characteristics	
Table 23.	Over-drive switching characteristics	
Table 24.	Typical and maximum current consumption in Run mode, code with data processing	
	running from ITCM RAM, regulator ON	. 110
Table 25.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory (ART ON except prefetch / L1-cache ON)	
	or SRAM on AXI (L1-cache ON), regulator ON	. 111
Table 26.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory or SRAM on AXI (L1-cache disabled), regulator ON	. 112
Table 27.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory on ITCM interface (ART disabled), regulator ON	. 113
Table 28.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory (ART ON except prefetch / L1-cache ON)	
	or SRAM on AXI (L1-cache ON), regulator OFF	. 114
Table 29.	Typical and maximum current consumption in Sleep mode, regulator ON	. 115
Table 30.	Typical and maximum current consumption in Sleep mode, regulator OFF	. 115
Table 31.	Typical and maximum current consumptions in Stop mode	. 116
Table 32.	Typical and maximum current consumptions in Standby mode	. 117
Table 33.	Typical and maximum current consumptions in V _{BAT} mode	. 118
Table 34.	Switching output I/O current consumption	. 122
Table 35.	Peripheral current consumption	
Table 36.	USB OTG HS and USB OTG PHY HS current consumption	. 127
Table 37.	Low-power mode wakeup timings	. 127
Table 38.	High-speed external user clock characteristics	
Table 39.	Low-speed external user clock characteristics	
Table 40.	HSE 4-26 MHz oscillator characteristics	
Table 41.	LSE oscillator characteristics (f _{I SF} = 32.768 kHz)	. 131



Table 42.	HSI oscillator characteristics	133
Table 43.	LSI oscillator characteristics	134
Table 44.	Main PLL characteristics	134
Table 45.	PLLI2S characteristics	135
Table 46.	PLLISAI characteristics	136
Table 47.	SSCG parameters constraint	137
Table 48.	USB OTG HS PLL1 characteristics	139
Table 49.	USB OTG HS PLL2 characteristics	139
Table 50.	USB OTG HS PHY regulator characteristics	
Table 51.	USB HS PHY external resistor characteristics (on STM32F723xx devices)	140
Table 52.	Flash memory characteristics	
Table 53.	Flash memory programming	140
Table 54.	Flash memory programming with VPP	141
Table 55.	Flash memory endurance and data retention	141
Table 56.	EMS characteristics	142
Table 57.	EMI characteristics	143
Table 58.	ESD absolute maximum ratings	143
Table 59.	Electrical sensitivities	144
Table 60.	I/O current injection susceptibility	
Table 61.	I/O static characteristics	
Table 62.	Output voltage characteristics	148
Table 63.	I/O AC characteristics	149
Table 64.	NRST pin characteristics	151
Table 65.	TIMx characteristics	152
Table 66.	RTC characteristics	152
Table 67.	ADC characteristics	152
Table 68.	ADC static accuracy at f _{ADC} = 18 MHz	154
Table 69.	ADC static accuracy at f _{ADC} = 30 MHz	154
Table 70.	ADC static accuracy at f _{ADC} = 36 MHz	155
Table 71.	ADC dynamic accuracy at f _{ADC} = 18 MHz - limited test conditions	
Table 72.	ADC dynamic accuracy at f _{ADC} = 36 MHz - limited test conditions	
Table 73.	Temperature sensor characteristics	
Table 74.	Temperature sensor calibration values	
Table 75.	V _{BAT} monitoring characteristics	158
Table 76.	internal reference voltage	
Table 77.	Internal reference voltage calibration values	
Table 78.	DAC characteristics	
Table 79.	Minimum I2CCLK frequency in all I2C modes	162
Table 80.	I2C analog filter characteristics	
Table 81.	SPI dynamic characteristics	
Table 82.	I ² S dynamic characteristics	
Table 83.	SAI characteristics	
Table 84.	USB OTG full speed startup time	
Table 85.	USB OTG full speed DC electrical characteristics	
Table 86.	USB OTG full speed electrical characteristics	
Table 87.	USB HS DC electrical characteristics	
Table 88.	USB HS clock timing parameters	
Table 89.	Dynamic characteristics: USB ULPI	
Table 90.	USB OTG high speed DC electrical characteristics	
Table 91.	USB OTG high speed electrical characteristics	
Table 92.	USB FS PHY BCD electrical characteristics	
Tahla 03	Asynchronous non-multipleyed SRAM/PSRAM/NOR read timings	176



Table 94.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings	176
Table 95.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	177
Table 96.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings	178
Table 97.	Asynchronous multiplexed PSRAM/NOR read timings	179
Table 98.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings	179
Table 99.	Asynchronous multiplexed PSRAM/NOR write timings	180
Table 100.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings	181
Table 101.	Synchronous multiplexed NOR/PSRAM read timings	183
Table 102.	Synchronous multiplexed PSRAM write timings	185
Table 103.	Synchronous non-multiplexed NOR/PSRAM read timings	186
Table 104.	Synchronous non-multiplexed PSRAM write timings	188
Table 105.	Switching characteristics for NAND Flash read cycles	190
Table 106.	Switching characteristics for NAND Flash write cycles	190
Table 107.	SDRAM read timings	192
Table 108.	LPSDR SDRAM read timings	192
Table 109.	SDRAM write timings	
Table 110.	LPSDR SDRAM write timings	
Table 111.	Quad-SPI characteristics in SDR mode	194
Table 112.	Quad-SPI characteristics in DDR mode	195
Table 113.	Dynamic characteristics: SD / MMC characteristics, VDD=2.7V to 3.6V	197
Table 114.	Dynamic characteristics: eMMC characteristics, VDD=1.71V to 1.9V	
Table 115.	LQFP64 – 10 x 10 mm, low-profile quad flat package mechanical data	199
Table 116.	LQPF100, 14 x 14 mm 100-pin low-profile quad flat package mechanical data	202
Table 117.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package	
	mechanical data	205
Table 118.	LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package	
	mechanical data	208
Table 119.	UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid	
	array package mechanical data	
Table 120.	UFBGA144 recommended PCB design rules (0.50 mm pitch BGA)	213
Table 121.	UFBGA176+25, 10 × 10 × 0.65 mm ultra thin fine-pitch ball grid array	
	package mechanical data	
Table 122.	UFBGA176+25 recommended PCB design rules (0.65 mm pitch BGA)	216
Table 123.	WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale	
	package mechanical data	
Table 124.	WLCSP100 recommended PCB design rules (0.4 mm pitch)	
Table 125.	Package thermal characteristics	
Table 126.	Ordering information scheme	
Table 127.	Limitations depending on the operating power supply range	
Table 128.	Document revision history	225



DS11853 Rev 4 9/226

List of figures

Figure 1.	Compatible board design for LQFP100 package	17
Figure 2.	Compatible board design for LQFP64 package	18
Figure 3.	Compatible board design for LQFP144 package	19
Figure 4.	Compatible board design for LQFP176 package	19
Figure 5.	STM32F722xx and STM32F723xx block diagram	20
Figure 6.	STM32F722xx and STM32F723xx AXI-AHB bus matrix architecture ⁽¹⁾	23
Figure 7.	VDDUSB connected to VDD power supply	
Figure 8.	VDDUSB connected to external power supply	28
Figure 9.	Power supply supervisor interconnection with internal reset OFF	30
Figure 10.	PDR_ON control with internal reset OFF	
Figure 11.	Regulator OFF	
Figure 12.	Startup in regulator OFF: slow V _{DD} slope	
J	- power-down reset risen after V _{CAP 1} /V _{CAP 2} stabilization	34
Figure 13.	Startup in regulator OFF mode: fast V _{DD} slope	
J	- power-down reset risen before V _{CAP_1} /V _{CAP_2} stabilization	34
Figure 14.	STM32F722xx LQFP64 pinout	49
Figure 15.	STM32F722xx LQFP100 pinout	
Figure 16.	STM32F723xx WLCSP100 ballout (with OTG PHY HS)	
Figure 17.	STM32F722xx LQFP144 pinout	
Figure 18.	STM32F723xx LQFP144 pinout	
Figure 19.	STM32F723xx UFBGA144 ballout (with OTG PHY HS)	
Figure 20.	STM32F722xx LQFP176 pinout	
Figure 21.	STM32F723xx LQFP176 pinout	
Figure 22.	STM32F723xx UFBGA176 ballout	
Figure 23.	STM32F723xx UFBGA176 ballout (with OTG PHY HS)	
Figure 24.	Pin loading conditions	
Figure 25.	Pin input voltage	
Figure 26.	STM32F722xx power supply scheme	
Figure 27.	STM32F723xx power supply scheme	
Figure 28.	Current consumption measurement scheme	
Figure 29.	External capacitor C _{EXT}	
Figure 30.	Typical V _{BAT} current consumption (RTC ON/BKP SRAM OFF and	
J	LSE in low drive mode)	119
Figure 31.	Typical V _{BAT} current consumption (RTC ON/BKP SRAM OFF and	
J	LSE in medium low drive mode)	119
Figure 32.	Typical V _{BAT} current consumption (RTC ON/BKP SRAM OFF and	
J	LSE in medium high drive mode)	120
Figure 33.	Typical V _{BAT} current consumption (RTC ON/BKP SRAM OFF and	
J	LSE in high drive mode)	120
Figure 34.	Typical V _{BAT} current consumption (RTC ON/BKP SRAM OFF and	
J	LSE in high medium drive mode)	121
Figure 35.	High-speed external clock source AC timing diagram	
Figure 36.	Low-speed external clock source AC timing diagram	
Figure 37.	Typical application with an 8 MHz crystal	
Figure 38.	Typical application with a 32.768 kHz crystal	
Figure 39.	ACCHSI versus temperature	
Figure 40.	LSI deviation versus temperature	
Figure 41	PLL output clock waveforms in center spread mode	



Figure 42.	PLL output clock waveforms in down spread mode	138
Figure 43.	FT I/O input characteristics	
Figure 44.	I/O AC characteristics definition	
Figure 45.	Recommended NRST pin protection	151
Figure 46.	ADC accuracy characteristics	
Figure 47.	Typical connection diagram using the ADC	156
Figure 48.	Power supply and reference decoupling (V _{REF+} not connected to V _{DDA})	157
Figure 49.	Power supply and reference decoupling (V _{REF+} connected to V _{DDA})	157
Figure 50.	12-bit buffered /non-buffered DAC	161
Figure 51.	SPI timing diagram - slave mode and CPHA = 0	164
Figure 52.	SPI timing diagram - slave mode and CPHA = 1	165
Figure 53.	SPI timing diagram - master mode	165
Figure 54.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	167
Figure 55.	I ² S master timing diagram (Philips protocol) ⁽¹⁾	167
Figure 56.	SAI master timing waveforms	
Figure 57.	SAI slave timing waveforms	
Figure 58.	USB OTG full speed timings: definition of data signal rise and fall time	
Figure 59.	ULPI timing diagram	
Figure 60.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	
Figure 61.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	
Figure 62.	Asynchronous multiplexed PSRAM/NOR read waveforms	
Figure 63.	Asynchronous multiplexed PSRAM/NOR write waveforms	
Figure 64.	Synchronous multiplexed NOR/PSRAM read timings	
Figure 65.	Synchronous multiplexed PSRAM write timings	
Figure 66.	Synchronous non-multiplexed NOR/PSRAM read timings	
Figure 67.	Synchronous non-multiplexed PSRAM write timings	
Figure 68.	NAND controller waveforms for read access	
Figure 69.	NAND controller waveforms for write access	
Figure 70.	NAND controller waveforms for common memory read access	
Figure 71.	NAND controller waveforms for common memory write access	
Figure 72.	SDRAM read access waveforms (CL = 1)	
Figure 73.	SDRAM write access waveforms	
Figure 74.	Quad-SPI timing diagram - SDR mode	
Figure 75.	Quad-SPI timing diagram - DDR mode	
Figure 76.	SDIO high-speed mode	
Figure 77.	SD default mode	
Figure 78.	LQFP64 – 10 x 10 mm, low-profile quad flat package outline	
Figure 79.	LQFP64 – 10 x 10 mm, low-profile quad flat package recommended footprint	
Figure 80.	LQFP64 – 10 x 10 mm, low-profile quad flat package top view example	
Figure 81.	LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline	
Figure 82.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package	
J	recommended footprint	203
Figure 83.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package	
	top view example	204
Figure 84.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline	
Figure 85.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package	
	recommended footprint	206
Figure 86.	LQFP144, 20 x 20mm, 144-pin low-profile quad flat package	
J	top view example	207
Figure 87.	LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package outline	
Figure 88.	LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package	. = 30
J 2 CO.	recommended footprint	210



Figure 89.	LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package	
	top view example	211
Figure 90.	UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid	
	array package outline	212
Figure 91.	UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid	
	array package recommended footprint	213
Figure 92.	UFBGA144- 144-ball, 7 x 7 mm, 0.50 mm pitch	
-	package top view example	214
Figure 93.	UFBGA176+25, 10 × 10 × 0.65 mm ultra thin fine-pitch ball grid array	
-	package outline	215
Figure 94.	UFBGA176+25, 10 x 10 mm x 0.65 mm, ultra fine-pitch ball grid array	
J	package recommended footprint	216
Figure 95.	UFBGA176+25, 10 × 10 × 0.6 mm ultra thin fine-pitch ball grid array	
J	package top view example	217
Figure 96.	WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale	
J	package outline	218
Figure 97.	WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale	
9	package recommended footprint	220
Figure 98.	WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch	
5 5 00.	top view example	221



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F722xx and STM32F723xx microcontrollers.

This document should be ready in conjunction with the *STM32F72xxx* and *STM32F73xxx* advanced *Arm*[®]-based 32-bit MCUs reference manual (RM0431). The reference manual is available from the STMicroelectronics website www.st.com.

For information on the $Arm^{\&(a)}$ Cortex $^\&$ -M7 core, refer to the Cortex $^\&$ -M7 technical reference manual available from the http://www.arm.com website.





a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



DS11853 Rev 4 13/226

Description 2

The STM32F722xx and STM32F723xx devices are based on the high-performance Arm® Cortex[®]-M7 32-bit RISC core operating at up to 216 MHz frequency. The Cortex[®]-M7 core features a single floating point unit (SFPU) precision which supports Arm® single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances the application security.

The STM32F722xx and STM32F723xx devices incorporate high-speed embedded memories with a Flash memory up to 512 Kbytes, 256 Kbytes of SRAM (including 64 Kbytes of data TCM RAM for critical real-time data), 16 Kbytes of instruction TCM RAM (for critical real-time routines), 4 Kbytes of backup SRAM available in the lowest power modes, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses, a 32-bit multi-AHB bus matrix and a multi layer AXI interconnect supporting internal and external memories access.

All the devices offer three 12-bit ADCs, two DACs, a low-power RTC, thirteen generalpurpose 16-bit timers including two PWM timers for motor control, two general-purpose 32bit timers, a true random number generator (RNG). They also feature standard and advanced communication interfaces.

- Up to three I²Cs
- Five SPIs, three I²Ss in half duplex mode. To achieve the audio class accuracy, the I²S peripherals can be clocked via a dedicated internal audio PLL or via an external clock to allow synchronization.
- Four USARTs plus four UARTs
- An USB OTG full-speed and a USB OTG high-speed with full-speed capability (with the ULPI in the STM32F722xx devices and with the integrated HS PHY in the STM32F723xx devices)
- One CAN
- Two SAI serial audio interfaces
- Two SDMMC host interfaces

Advanced peripherals include two SDMMC interfaces, a flexible memory control (FMC) interface, a Quad-SPI Flash memory interface.

The STM32F722xx and STM32F723xx devices operate in the -40 to +105 °C temperature range from a 1.7 to 3.6 V power supply. Dedicated supply inputs for the USB (OTG FS and OTG HS) and the SDMMC2 (clock, command and 4-bit data) are available on all the packages except LQFP100 and LQFP64 for a greater power supply choice.

The supply voltage can drop to 1.7 V with the use of an external power supply supervisor. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F722xx and STM32F723xx devices offer devices in 7 packages ranging from 64 pins to 176 pins. The set of included peripherals changes with the device chosen.



These features make the STM32F722xx and STM32F723xx microcontrollers suitable for a wide range of applications:

- Motor drive and application control,
- Medical equipment,
- Industrial applications: PLC, inverters, circuit breakers,
- Printers, and scanners,
- Alarm systems, video intercom, and HVAC,
- Home audio appliances,
- · Mobile applications, Internet of Things,
- Wearable devices: smartwatches.

The following table lists the peripherals available on each part number.

Table 2. STM32F722xx and STM32F723xx features and peripheral counts

Peripherals		STM32F72xRx		STM32F72xVx		STM32F72xZx		STM32F72xIx		
Flash memory in Kbytes	Flash memory in Kbytes			256	512	256	512	256	512	
	System	256(176+16+64)								
SRAM in Kbytes	Instruction	16								
	Backup		4							
FMC memory controller	N	lo			Ye	s ⁽¹⁾				
Quad-SPI					Ye	es				
	General-purpose				10	(2)				
Timers	Advanced-control				2	2				
Timers	Basic				2	2				
	Low-power	N	lo				1			
Random number generat	or				Ye	es				
	SPI / I ² S	3/3 (sin	nplex) ⁽³⁾	4/3 (simplex) ⁽³⁾ 5/3 (simplex) ⁽³⁾						
	I ² C	3								
	USART/UART	4/2 4/4								
	USB OTG FS	Yes								
Communication	USB OTG HS ⁽⁴⁾	Yes								
interfaces	USB OTG PHY HS controller (USBPHYC)	No Yes ⁽¹⁰⁾								
	CAN	1								
	SAI	2								
	SDMMC1	Yes								
	SDMMC2	N	lo	Yes ⁽⁵⁾⁽⁶⁾						
GPIOs		5	60				M32F722xx M32F723xx			
12-bit ADC		3								
Number of channels		16 24								
12-bit DAC Number of channels		Yes 2								
Maximum CPU frequency	/	216 MHz ⁽⁷⁾								



DS11853 Rev 4 15/226

Table 2. STM32F722xx and STM32F723xx features and peripheral counts (continued)

Peripherals	STM32F72xRx	STM32F72xVx	STM32F72xZx	STM32F72xlx
Operating voltage	1.7 to 3.6 V ⁽⁸⁾			
Operating temperatures	Ambient temperatures: -40 to +85 °C /-40 to +105 °C			
Operating temperatures	Junction temperature: -40 to + 125 °C			
Package	LQFP64 ⁽⁹⁾	LQFP100 ⁽⁹⁾ WLCSP100 ⁽¹⁰⁾	LQFP144 UFBGA144 ⁽¹⁰⁾	UFBGA176 LQFP176


- For the LQFP100 package, only FMC Bank1 is available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select.
- 2. On the STM32F723xx device packages, except the 176-pin ones, the TIM12 is not available, so there are 9 general-purpose timers.
- 3. The SPI1, SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I²S audio mode
- 4. USB OTG HS with the ULPI on the STM32F722xx devices and with integrated HS PHY on the STM32F723xx devices.
- The SDMMC2 supports a dedicated power rail for clock, command and data 0..4 lines, feature available starting from 144 pin package.
- 6. The SDMMC2 is not available on the STM32F723Vx devices.
- 7. 216 MHz maximum frequency for 40°C to + 85°C ambient temperature range (200 MHz maximum frequency for 40°C to + 105°C ambient temperature range).
- 8. V_{DD}/V_{DDA} minimum value of 1.7 V is obtained when the internal reset is OFF (refer to Section 3.15.2: Internal reset OFF).
- 9. Available only on the STM32F722xx devices.
- 10. Available only on the STM32F723xx devices.

2.1 Full compatibility throughout the family

The STM32F722xx devices are fully pin-to-pin, compatible with the STM32F7x5xx, STM32F7x6xx, STM32F7x7xx devices.

The STM32F722xx devices are fully pin-to-pin, compatible with the STM32F4xxxx devices, allowing the user to try different peripherals, and reaching higher performances (higher frequency) for a greater degree of freedom during the development cycle.

Figure 1 and Figure 2 give compatible board designs between the STM32F722xx and STM32F4xx families.






Figure 2. Compatible board design for LQFP64 package

The STM32F722xx LQFP144, UFBGA176 and LQFP176 packages are fully pin to pin compatible with the STM32F4xx devices.

577

2.2 STM32F723xx versus STM32F722xx LQFP144/LQFP176 packages:

Figure 3. Compatible board design for LQFP144 package




Figure 4. Compatible board design for LQFP176 package




Figure 5 shows the general block diagram of the device family.

DS11853 Rev 4 19/226




Figure 5. STM32F722xx and STM32F723xx block diagram

57

The timers connected to APB2 are clocked from TIMxCLK up to 216 MHz, while the timers connected to APB1 are clocked from TIMxCLK either up to 108 MHz or 216 MHz depending on TIMPRE bit configuration in the RCC_DCKCFGR register.

2. Available only on the STM32F723xx devices.

3 Functional overview

3.1 Arm[®] Cortex[®]-M7 with FPU

The Arm[®] Cortex[®]-M7 with FPU processor is the latest generation of Arm processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and low interrupt latency.

The Cortex®-M7 processor is a highly efficient high-performance featuring:

- Six-stage dual-issue pipeline
- Dynamic branch prediction
- Harvard caches (8 Kbytes of I-cache and 8 Kbytes of D-cache)
- 64-bit AXI4 interface
- 64-bit ITCM interface
- 2x32-bit DTCM interfaces

The processor supports the following memory interfaces:

- Tightly Coupled Memory (TCM) interface.
- Harvard instruction and data caches and AXI master (AXIM) interface.
- Dedicated low-latency AHB-Lite peripheral (AHBP) interface.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

It supports single precision FPU (floating point unit), speeds up software development by using metalanguage development tools, while avoiding saturation.

Figure 5 shows the general block diagram of the STM32F722xx and STM32F723xx family.

Note: Cortex[®]-M7 with FPU core is binary compatible with the Cortex[®]-M4 core.

3.2 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

577

DS11853 Rev 4 21/226

3.3 Embedded Flash memory

The STM32F722xx and STM32F723xx devices embed a Flash memory of up to 512 Kbytes available for storing programs and data.

The flexible protections can be configured thanks to option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels are available:
 - Level 0: no readout protection
 - Level 1: No access (read, erase, program) to the Flash memory or backup SRAM can be performed while the debug feature is connected or while booting from RAM or system memory bootloader
 - Level 2: debug/chip read protection disabled.
- Write protection (WRP): the protected area is protected against erasing and programming.
- Proprietary code readout protection (PCROP): Flash memory user sectors (0 to 7) can be protected against D-bus read accesses by using the proprietary readout protection (PCROP). The protected area is execute-only.

3.4 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.5 Embedded SRAM

All the devices feature:

- System SRAM up to 256 Kbytes:
 - SRAM1 on AHB bus Matrix: 176 Kbytes
 - SRAM2 on AHB bus Matrix: 16 Kbytes
 - DTCM-RAM on TCM interface (Tighly Coupled Memory interface): 64 Kbytes for critical real-time data.
- Instruction RAM (ITCM-RAM) 16 Kbytes:
 - It is mapped on TCM interface and reserved only for CPU Execution/Instruction useful for critical real-time routines.

The Data TCM RAM is accessible by the GP-DMAs and peripheral DMAs through the specific AHB slave of the CPU. The instruction TCM RAM is reserved only for CPU. It is accessed at CPU clock speed with 0 wait states.

4 Kbytes of backup SRAM

This area is accessible only from the CPU. Its content is protected against possible unwanted write accesses, and is retained in Standby or VBAT mode.




3.6 AXI-AHB bus matrix

The STM32F722xx and STM32F723xx system architecture is based on 2 sub-systems:

- An AXI to multi AHB bridge converting AXI4 protocol to AHB-Lite protocol:
 - 3x AXI to 32-bit AHB bridges connected to AHB bus matrix
 - 1x AXI to 64-bit AHB bridge connected to the embedded Flash memory
- A multi-AHB Bus-Matrix
 - The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs, USB HS) and the slaves (Flash memory, RAM, FMC, Quad-SPI, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.

Figure 6. STM32F722xx and STM32F723xx AXI-AHB bus matrix architecture⁽¹⁾



1. The above figure has large wires for 64-bits bus and thin wires for 32-bits bus.

57

DS11853 Rev 4 23/226

3.7 DMA controller (DMA)

The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 streams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They feature dedicated FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).

The two DMA controllers support a circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code.

Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. The configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals:

- SPI and I²S
- I²C
- USART
- General-purpose, basic and advanced-control timers TIMx
- DAC
- SDMMC
- ADC
- SAI
- Quad-SPI

3.8 Flexible memory controller (FMC)

The Flexible memory controller (FMC) includes three memory controllers:

- The NOR/PSRAM memory controller
- The NAND/memory controller
- The Synchronous DRAM (SDRAM/Mobile LPSDR SDRAM) controller

The main features of the FMC controller are the following:

- Interface with static-memory mapped devices including:
 - Static random access memory (SRAM)
 - NOR Flash memory/OneNAND Flash memory
 - PSRAM (4 memory banks)
 - NAND Flash memory with ECC hardware to check up to 8 Kbytes of data
- Interface with synchronous DRAM (SDRAM/Mobile LPSDR SDRAM) memories
- 8-, 16-, 32-bit data bus width
- Independent Chip Select control for each memory bank
- Independent configuration for each memory bank
- Write FIFO
- Read FIFO for SDRAM controller
- The maximum FMC_CLK/FMC_SDCLK frequency for synchronous accesses is HCLK/2

LCD parallel interface

The FMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

3.9 Quad-SPI memory interface (QUADSPI)

All the devices embed a Quad-SPI memory interface, which is a specialized communication interface targetting Single, Dual or Quad-SPI Flash memories. It can work in:

- Direct mode through registers
- External Flash status register polling mode
- Memory mapped mode.

Up to 256 Mbytes of external Flash are memory mapped, supporting 8, 16 and 32-bit access. The code execution is supported.

The opcode and the frame format are fully programmable. The communication can be either in Single Data Rate or Dual Data Rate.

577

DS11853 Rev 4

25/226

3.10 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 110 maskable interrupt channels plus the 16 interrupt lines of the Cortex[®]-M7 with FPU core.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with a minimum interrupt latency.

3.11 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 24 edge-detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 140 GPIOs in the STM32F722xx devices (138 GPIOs in the STM32F723xx devices) can be connected to the 16 external interrupt lines.

3.12 Clocks and startup

On reset the 16 MHz internal HSI RC oscillator is selected as the default CPU clock. The 16 MHz internal RC oscillator is factory-trimmed to offer 1% accuracy. The application can then select as system clock either the RC oscillator or an external 4-26 MHz clock source. This clock can be monitored for failure. If a failure is detected, the system automatically switches back to the internal RC oscillator and a software interrupt is generated (if enabled). This clock source is input to a PLL thus allowing to increase the frequency up to 216 MHz. Similarly, a full interrupt management of the PLL clock entry is available when necessary (for example if an indirectly used external oscillator fails).

Several prescalers allow the configuration of the two AHB buses, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the two AHB buses is 216 MHz while the maximum frequency of the high-speed APB domains is 108 MHz. The maximum allowed frequency of the low-speed APB domain is 54 MHz.

The devices embed two dedicated PLLs (PLLI2S and PLLSAI) which allow to achieve audio class performance. In this case, the I²S and SAI master clock can generate all standard sampling frequencies from 8 kHz to 192 kHz.

The STM32F723xx devices embed two PLLs inside the PHY HS controller: PLL1 and PLL2. The PLL1 allows to output 60 MHz used as an input for PLL2 which itself allows to generate the 480 Mbps in the USB OTG High Speed mode.

The PLL1 has as input HSE clock.



3.13 Boot modes

At startup, the boot memory space is selected by the BOOT pin and BOOT_ADDx option bytes, allowing to program any boot memory address from 0x0000 0000 to 0x3FFF FFFF which includes:

- All Flash address space mapped on ITCM or AXIM interface
- All RAM address space: ITCM, DTCM RAMs and SRAMs mapped on AXIM interface
- The System memory bootloader

The boot loader is located in system memory. It is used to reprogram the Flash memory through a serial interface.

3.14 Power supply schemes

- V_{DD} = 1.7 to 3.6 V: external power supply for I/Os and the internal regulator (when enabled), provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 1.7 to 3.6 V: external analog power supplies for ADC, DAC, Reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

Note:


The V_{DD}/V_{DDA} minimum value of 1.7 V is obtained when the internal reset is OFF (refer to Section 3.15.2: Internal reset OFF). Refer to Table 3: Voltage regulator configuration mode versus device operating mode to identify the packages supporting this option.


- The V_{DDSDMMC} can be connected either to V_{DD} or an external independent power supply (1.8 to 3.6V) for the SDMMC2 pins (clock, command, and 4-bit data). For example, when the device is powered at 1.8V, an independent power supply 2.7V can be connected to V_{DDSDMMC}. When the V_{DDSDMMC} is connected to a separated power supply, it is independent from V_{DD} or V_{DDA} but it must be the last supply to be provided and the first to disappear. The following conditions V_{DDSDMMC} must be respected:
 - During the power-on phase ($V_{DD} < V_{DD_MIN}$), $V_{DDSDMMC}$ should be always lower than V_{DD}
 - During the power-down phase ($V_{DD} < V_{DD_MIN}$), $V_{DDSDMMC}$ should be always lower than V_{DD}
 - The V_{DDSDMMC} rising and falling time rate specifications must be respected
 - In the operating mode phase, V_{DDSDMMC} could be lower or higher than V_{DD}:
 All associated GPIOs powered by V_{DDSDMMC} are operating between
 V_{DDSDMMC MIN} and V_{DDSDMMC MAX}.
- The V_{DDUSB} can be connected either to V_{DD} or an external independent power supply (3.0 to 3.6V) for USB transceivers (refer to *Figure 7* and *Figure 8*). For example, when the device is powered at 1.8V, an independent power supply 3.3V can be connected to the V_{DDUSB}. When the V_{DDUSB} is connected to a separated power supply, it is independent from V_{DD} or V_{DDA} but it must be the last supply to be provided and the first to disappear. The following conditions V_{DDUSB} must be respected:
 - During the power-on phase (V_{DD} < V_{DD_MIN}), V_{DDUSB} should be always lower than V_{DD}
 - During the power-down phase (V_{DD} < V_{DD_MIN}), V_{DDUSB} should be always lower than V_{DD}



DS11853 Rev 4 27/226

- The V_{DDUSB} rising and falling time rate specifications must be respected
- In the operating mode phase, V_{DDUSB} could be lower or higher than V_{DD}:
 - If the USB (USB OTG_HS/OTG_FS) is used, the associated GPIOs powered by V_{DDUSB} are operating between $V_{DDUSB\ MIN}$ and $V_{DDUSB\ MAX}.$
 - The V_{DDUSB} supplies both USB transceiver (USB OTG_HS and USB OTG_FS). If only one USB transceiver is used in the application, the GPIOs associated to the other USB transceiver are still supplied by V_{DDUSB} .
 - If the USB (USB OTG_HS/OTG_FS) is not used, the associated GPIOs powered by $V_{DD\,USB}$ are operating between $V_{DD\,MIN}$ and $V_{DD\,MAX}.$





577

On the STM32F7x3xx devices, the USB OTG HS sub-system uses an additional power supply pin:

• The VDD12OTGHS pin is the output of PHY HS regulator (1.2V). An external capacitor of 2.2 μF must be connected on the VDD12OTGHS pin.

3.15 Power supply supervisor

3.15.1 Internal reset ON

On packages embedding the PDR_ON pin, the power supply supervisor is enabled by holding PDR_ON high. On the other packages, the power supply supervisor is always enabled.

The device has an integrated power-on reset (POR)/ power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry. At power-on, POR/PDR is always active and ensures proper operation starting from 1.8 V. After the 1.8 V POR threshold level is reached, the option byte loading process starts, either to confirm or modify default BOR thresholds, or to disable BOR permanently. Three BOR thresholds are available through option bytes. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for an external reset circuit.

The device also features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.15.2 Internal reset OFF

This feature is available only on packages featuring the PDR_ON pin. The internal power-on reset (POR) / power-down reset (PDR) circuitry is disabled through the PDR_ON pin.

An external power supply supervisor should monitor V_{DD} and NRST and should maintain the device in reset mode as long as V_{DD} is below a specified threshold. PDR_ON should be connected to V_{SS} . Refer to Figure 9: Power supply supervisor interconnection with internal reset OFF.






Figure 9. Power supply supervisor interconnection with internal reset OFF

The V_{DD} specified threshold, below which the device must be maintained under reset, is 1.7 V (see *Figure 10*).

A comprehensive set of power-saving mode allows to design low-power applications.

When the internal reset is OFF, the following integrated features are no more supported:

- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled
- The brownout reset (BOR) circuitry must be disabled
- The embedded programmable voltage detector (PVD) is disabled
- V_{BAT} functionality is no more available and V_{BAT} pin should be connected to V_{DD}.

All packages, except for the LQFP100, allow to disable the internal reset through the PDR_ON signal when connected to $V_{\rm SS}$.




Figure 10. PDR_ON control with internal reset OFF

3.16 Voltage regulator

The regulator has four operating modes:

- Regulator ON
 - Main regulator mode (MR)
 - Low power regulator (LPR)
 - Power-down
- Regulator OFF

3.16.1 Regulator ON

On packages embedding the BYPASS_REG pin, the regulator is enabled by holding BYPASS_REG low. On all other packages, the regulator is always enabled.

There are three power modes configured by software when the regulator is ON:

- MR mode used in Run/sleep modes or in Stop modes
 - In Run/Sleep modes

The MR mode is used either in the normal mode (default mode) or the over-drive mode (enabled by software). A different voltage scaling is provided to reach the best compromise between maximum frequency and dynamic power consumption. The over-drive mode allows operating at a higher frequency than the normal mode for a given voltage scaling.

In Stop modes

The MR can be configured in two ways during stop mode:

MR operates in normal mode (default mode of MR in stop mode)

MR operates in under-drive mode (reduced leakage mode).

LPR is used in the Stop modes:

The LP regulator mode is configured by software when entering Stop mode.

Like the MR mode, the LPR can be configured in two ways during stop mode:

- LPR operates in normal mode (default mode when LPR is ON)
- LPR operates in under-drive mode (reduced leakage mode).
- Power-down is used in Standby mode.

The Power-down mode is activated only when entering in Standby mode. The regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption. The contents of the registers and SRAM are lost.

Refer to Table 3 for a summary of voltage regulator modes versus device operating modes.

The V_{CAP_1} and V_{CAP_2} pins must be connected to 2*2.2 μ F, ESR < 2 Ω (or 1*4.7 μ F, ESR between 0.1 Ω and 0.2 Ω if only the V_{CAP_1} pin is provided (on LQFP64 package)).

All the packages have the regulator ON feature.

Voltage regulator configuration	Run mode	Sleep mode	Stop mode	Standby mode
Normal mode	MR	MR	MR or LPR	-
Over-drive mode ⁽²⁾	MR	MR	-	-
Under-drive mode	-	-	MR or LPR	-
Power-down mode	-	-	-	Yes

Table 3. Voltage regulator configuration mode versus device operating mode⁽¹⁾

3.16.2 Regulator OFF

This feature is available only on packages featuring the BYPASS_REG pin. The regulator is disabled by holding BYPASS_REG high. The regulator OFF mode allows to supply externally a V_{12} voltage source through $V_{CAP\ 1}$ and $V_{CAP\ 2}$ pins.

Since the internal voltage scaling is not managed internally, the external voltage value must be aligned with the targeted maximum frequency. The two 2.2 μ F ceramic capacitors should be replaced by two 100 nF decoupling capacitors.

When the regulator is OFF, there is no more internal monitoring on V_{12} . An external power supply supervisor should be used to monitor the V_{12} of the logic power domain. The PA0 pin should be used for this purpose, and act as power-on reset on V_{12} power domain.

In regulator OFF mode, the following features are no more supported:

- PA0 cannot be used as a GPIO pin since it allows to reset a part of the V₁₂ logic power domain which is not reset by the NRST pin.
- As long as PA0 is kept low, the debug mode cannot be used under power-on reset. As a consequence, PA0 and NRST pins must be managed separately if the debug connection under reset or pre-reset is required.
- The over-drive and under-drive modes are not available.
- The Standby mode is not available.

^{1. &#}x27;-' means that the corresponding configuration is not available.

^{2.} The over-drive mode is not available when V_{DD} = 1.7 to 2.1 V.

External V_{CAP_1/2} power supply supervisor Ext. reset controller active when V_{CAP_1/2} < Min V₁₂

PAO NRST

V_{DD}

BYPASS_REG

V_{CAP_1}

V_{CAP_2}

ai18498V3

Figure 11. Regulator OFF

The following conditions must be respected:

- V_{DD} should always be higher than V_{CAP_1} and V_{CAP_2} to avoid current injection between power domains.
- If the time for V_{CAP_1} and V_{CAP_2} to reach V_{12} minimum value is faster than the time for V_{DD} to reach 1.7 V, then PA0 should be kept low to cover both conditions: until V_{CAP_1} and V_{CAP_2} reach V_{12} minimum value and until V_{DD} reaches 1.7 V (see *Figure 12*).
- Otherwise, if the time for V_{CAP_1} and V_{CAP_2} to reach V₁₂ minimum value is slower than the time for V_{DD} to reach 1.7 V, then PA0 could be asserted low externally (see Figure 13).
- If V_{CAP_1} and V_{CAP_2} go below V₁₂ minimum value and V_{DD} is higher than 1.7 V, then a
 reset must be asserted on PA0 pin.

Note: The minimum value of V_{12} depends on the maximum frequency targeted in the application.

Note: On the LQFP64 pin package, the V_{CAP 2} is not available.






Figure 12. Startup in regulator OFF: slow V_{DD} slope - power-down reset risen after $V_{CAP\ 1}/V_{CAP\ 2}$ stabilization

1. This figure is valid whatever the internal reset mode (ON or OFF).





1. This figure is valid whatever the internal reset mode (ON or OFF).

477

3.16.3 Regulator ON/OFF and internal reset ON/OFF availability

Table 4. Regulator ON/OFF and internal reset ON/OFF availability

Package	Regulator ON	Regulator OFF	Internal reset ON	Internal reset OFF
LQFP64, LQFP100	Yes	No	Yes	No
LQFP144	163	NO	Yes	Yes
LQFP176, UFBGA144, UFBGA176	Yes BYPASS_REG set to V _{SS}	Yes BYPASS_REG set to V _{DD}	PDR_ON set to V _{DD}	PDR_ON set to V _{SS}

3.17 Real-time clock (RTC), backup SRAM and backup registers

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy.
- Three anti-tamper detection pins with programmable filter.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to V_{BAT} mode.
- 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable resolution and period.

The RTC and the 32 backup registers are supplied through a switch that takes power either from the V_{DD} supply when present or from the V_{RAT} pin.

The backup registers are 32-bit registers used to store 128 bytes of user application data when VDD power is not present. They are not reset by a system or power reset, or when the device wakes up from Standby mode.

The RTC clock sources can be:

- A 32.768 kHz external crystal (LSE)
- An external resonator or oscillator(LSE)
- The internal low power RC oscillator (LSI, with typical frequency of 32 kHz)
- The high-speed external clock (HSE) divided by 32

The RTC is functional in V_{BAT} mode and in all low-power modes when it is clocked by the LSE. When clocked by the LSI, the RTC is not functional in V_{BAT} mode, but is functional in all low-power modes.



DS11853 Rev 4 35/226

All the RTC events (Alarm, WakeUp Timer, Timestamp or Tamper) can generate an interrupt and wakeup the device from the low-power modes.

3.18 Low-power modes

The devices support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

The Stop mode achieves the lowest power consumption while retaining the contents of SRAM and registers. All clocks in the 1.2 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled.

The voltage regulator can be put either in main regulator mode (MR) or in low-power mode (LPR). Both modes can be configured as follows (see *Table 5: Voltage regulator modes in stop mode*):

- Normal mode (default mode when MR or LPR is enabled)
- Under-drive mode.

The device can be woken up from the Stop mode by any of the EXTI line (the EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm / wakeup / tamper / time stamp events, the USB OTG FS/HS wakeup and the LPTIM1 asynchronous interrupt).

	<u> </u>	•
Voltage regulator configuration	Main regulator (MR)	Low-power regulator (LPR)
Normal mode	MR ON	LPR ON
Under-drive mode	MR in under-drive mode	LPR in under-drive mode

Table 5. Voltage regulator modes in stop mode

Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.2 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, the SRAM and register contents are lost except for registers in the backup domain and the backup SRAM when selected.

The device exits the Standby mode when an external reset (NRST pin), an IWDG reset, a rising or falling edge on one of the 6 WKUP pins (PA0, PA2, PC1, PC13, PI8, PI11), or an RTC alarm / wakeup / tamper /time stamp event occurs.

The Standby mode is not supported when the embedded voltage regulator is bypassed and the 1.2 V domain is controlled by an external power.



3.19 V_{BAT} operation

The V_{BAT} pin allows to power the device V_{BAT} domain from an external battery, an external supercapacitor, or from V_{DD} when no external battery and an external supercapacitor are present.

The V_{BAT} operation is activated when V_{DD} is not present.

The V_{BAT} pin supplies the RTC, the backup registers and the backup SRAM.

Note: When the microcontroller is supplied from V_{BAT} , external interrupts and RTC alarm/events do not exit it from V_{BAT} operation.

When the PDR_ON pin is connected to V_{SS} (Internal Reset OFF), the V_{BAT} functionality is no more available and the V_{BAT} pin should be connected to V_{DD} .

3.20 Timers and watchdogs

The devices include two advanced-control timers, eight general-purpose timers, two basic timers and two watchdog timers.

All timer counters can be frozen in debug mode.

Table 6 compares the features of the advanced-control, general-purpose and basic timers.



DS11853 Rev 4 37/226

Table 6. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complem entary output	Max interface clock (MHz)	Max timer clock (MHz) ⁽¹⁾
Advanced -control	TIM1, TIM8	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	Yes	108	216
	TIM2, TIM5	32-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	54	108/216
	TIM3, TIM4	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	54	108/216
General	TIM9	16-bit	Up	Any integer between 1 and 65536	No	2	No	108	216
purpose	TIM10, TIM11	16-bit	Up	Any integer between 1 and 65536	No	1	No	108	216
	TIM12	16-bit	Up	Any integer between 1 and 65536	No	2	No	54	108/216
	TIM13, TIM14	16-bit	Up	Any integer between 1 and 65536	No	1 No		54	108/216
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No	54	108/216

^{1.} The maximum timer clock is either 108 or 216 MHz depending on TIMPRE bit configuration in the RCC_DCKCFGR register.



3.20.1 Advanced-control timers (TIM1, TIM8)

The advanced-control timers (TIM1, TIM8) can be seen as three-phase PWM generators multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead times. They can also be considered as complete general-purpose timers. Their 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- One-pulse mode output

If configured as standard 16-bit timers, they have the same features as the general-purpose TIMx timers. If configured as 16-bit PWM generators, they have full modulation capability (0-100%).

The advanced-control timer can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

The TIM1 and TIM8 support independent DMA request generation.

3.20.2 General-purpose timers (TIMx)

There are ten synchronizable general-purpose timers embedded in the STM32F722xx and STM32F723xx devices (see *Table 6* for differences).

TIM2, TIM3, TIM4, TIM5

The STM32F722xx and STM32F723xx include 4 full-featured general-purpose timers: TIM2, TIM5, TIM3, and TIM4. The TIM2 and TIM5 timers are based on a 32-bit autoreload up/downcounter and a 16-bit prescaler. The TIM3 and TIM4 timers are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They all feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input capture/output compare/PWMs on the largest packages.

The TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers TIM1 and TIM8 via the Timer Link feature for synchronization or event chaining.

Any of these general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 hall-effect sensors.

• TIM9, TIM10, TIM11, TIM12, TIM13, and TIM14

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10, TIM11, TIM13, and TIM14 feature one independent channel, whereas TIM9 and TIM12 have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.

3.20.3 Basic timers TIM6 and TIM7

These timers are mainly used for the DAC trigger and waveform generation. They can also be used as a generic 16-bit time base.

The TIM6 and TIM7 support independent DMA request generation.



DS11853 Rev 4 39/226

3.20.4 Low-power timer (LPTIM1)

The low-power timer has an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous / one-shot mode
- Selectable software / hardware input trigger
- Selectable clock source:
- Internal clock source: LSE, LSI, HSI or APB clock
- External clock source over LPTIM input (working even with no internal clock source running, used by the Pulse Counter Application)
- · Programmable digital glitch filter
- Encoder mode

3.20.5 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.

3.20.6 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.20.7 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

40/226 DS11853 Rev 4

3.21 Inter-integrated circuit interface (I²C)

The device embeds 3 I²Cs. Refer to *Table 7: I2C implementation* for the features implementation.

The I²C bus interface handles communications between the microcontroller and the serial I²C bus. It controls all I²C bus-specific sequencing, protocol, arbitration and timing.

The I2C peripheral supports:

- I²C-bus specification and user manual rev. 5 compatibility:
 - Slave and master modes, multimaster capability
 - Standard-mode (Sm), with a bitrate up to 100 kbit/s
 - Fast-mode (Fm), with a bitrate up to 400 kbit/s
 - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
 - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
 - Programmable setup and hold times
 - Optional clock stretching
- System Management Bus (SMBus) specification rev 2.0 compatibility:
 - Hardware PEC (Packet Error Checking) generation and verification with ACK control
 - Address resolution protocol (ARP) support
 - SMBus alert
- Power System Management Protocol (PMBusTM) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I²C communication speed to be independent from the PCLK reprogramming.
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 7. I²C implementation

I ² C features ⁽¹⁾	I2C1	I2C2	I2C3
Standard-mode (up to 100 kbit/s)	Х	Х	Х
Fast-mode (up to 400 kbit/s)	Х	Х	Х
Fast-mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	Х	Х	Х
Programmable analog and digital noise filters	Х	Х	Х
SMBus/PMBus hardware support	Х	Х	Х
Independent clock	Х	X	Х

1. X: supported.

3.22 Universal synchronous/asynchronous receiver transmitters (USART)

The device embeds USARTs. Refer to *Table 8: USART implementation* for the features implementation.

The universal synchronous asynchronous receiver transmitter (USART) offers a flexible means of full-duplex data exchange with external equipment requiring an industry standard NRZ asynchronous serial data format.

The USART peripheral supports:

- Full-duplex asynchronous communications
- Configurable oversampling method by 16 or 8 to give flexibility between speed and clock tolerance
- Dual clock domain allowing convenient baud rate programming independent from the PCLK reprogramming
- A common programmable transmit and receive baud rate of up to 27 Mbit/s when USART clock source is system clock frequency (max is 216 MHz) and oversampling by 8 is used.
- Auto baud rate detection
- Programmable data word length (7 or 8 or 9 bits) word length
- Programmable data order with MSB-first or LSB-first shifting
- Progarmmable parity (odd, even, no parity)
- Configurable stop bits (1 or 1.5 or 2 stop bits)
- Synchronous mode and clock output for synchronous communications
- Single-wire half-duplex communications
- Separate signal polarity control for transmission and reception
- Swappable Tx/Rx pin configuration
- Hardware flow control for modem and RS-485 transceiver
- Multiprocessor communications
- LIN master synchronous break send capability and LIN slave break detection capability
- IrDA SIR encoder decoder supporting 3/16 bit duration for normal mode
- Smartcard mode (T=0 and T=1 asynchronous protocols for Smartcards as defined in the ISO/IEC 7816-3 standard)
- Support for Modbus communication

Table 8 summarizes the implementation of all U(S)ARTs instances

Table 8. USART implementation

features ⁽¹⁾	USART1/2/3/6	UART4/5/7/8
Data Length	7, 8 and	l 9 bits
Hardware flow control for modem	Х	Х
Continuous communication using DMA	Х	Х
Multiprocessor communication	Х	Х
Synchronous mode	Х	-

42/226 DS11853 Rev 4



features ⁽¹⁾	USART1/2/3/6	UART4/5/7/8
Smartcard mode	Х	-
Single-wire half-duplex communication	Х	X
IrDA SIR ENDEC block	Х	X
LIN mode	Х	X
Dual clock domain	Х	X
Receiver timeout interrupt	Х	X
Modbus communication	Х	X
Auto baud rate detection	Х	X
Driver Enable	Х	Х

Table 8. USART implementation (continued)

3.23 Serial peripheral interface (SPI)/inter- integrated sound interfaces (I²S)

The devices feature up to five SPIs in slave and master modes in full-duplex and simplex communication modes. SPI1, SPI4, and SPI5 can communicate at up to 50 Mbit/s, SPI2 and SPI3 can communicate at up to 25 Mbit/s. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable from 4 to 16 bits. The SPI interfaces support the NSS pulse mode, TI mode and Hardware CRC calculation. All the SPIs can be served by the DMA controller.

Three standard I²S interfaces (multiplexed with SPI1, SPI2 and SPI3) are available. They can be operated in master or slave mode, in simplex communication modes, and can be configured to operate with a 16-/32-bit resolution as an input or output channel. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I²S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

All I²Sx can be served by the DMA controller.

3.24 Serial audio interface (SAI)

The devices embed two serial audio interfaces.

The serial audio interface is based on two independent audio subblocks which can operate as transmitter or receiver with their FIFO. Many audio protocols are supported by each block: I²S standards, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF output, supporting audio sampling frequencies from 8 kHz up to 192 kHz. Both subblocks can be configured in master or in slave mode.

In master mode, the master clock can be output to the external DAC/CODEC at 256 times of the sampling frequency.

The two sub-blocks can be configured in synchronous mode when full-duplex mode is required.



^{1.} X: supported.

SAI1 and SAI2 can be served by the DMA controller

3.25 **Audio PLL (PLLI2S)**

The devices feature an additional dedicated PLL for audio I²S and SAI applications. It allows to achieve an error-free I²S sampling clock accuracy without compromising on the CPU performance, while using USB peripherals.

The PLLI2S configuration can be modified to manage an I²S/SAI sample rate change without disabling the main PLL (PLL) used for CPU and USB interfaces.

The audio PLL can be programmed with very low error to obtain sampling rates ranging from 8 KHz to 192 KHz.

In addition to the audio PLL, a master clock input pin can be used to synchronize the I²S/SAI flow with an external PLL (or Codec output).

3.26 **Audio PLL (PLLSAI)**

An additional PLL dedicated to audio is used for the SAI1 peripheral in case the PLLI2S is programmed to achieve another audio sampling frequency (49.152 MHz or 11.2896 MHz) and the audio application requires both sampling frequencies simultaneously.

3.27 SD/SDIO/MMC card host interface (SDMMC)

SDMMC host interfaces are available, that support MultiMediaCard System Specification Version 4.2 in three different databus modes: 1-bit (default), 4-bit and 8-bit.

The interface allows data transfer at up to 50 MHz, and is compliant with the SD Memory Card Specification Version 2.0.

The SDMMC Card Specification Version 2.0 is also supported with two different databus modes: 1-bit (default) and 4-bit.

The current version supports only one SD/SDMMC/MMC4.2 card at any one time and a stack of MMC4.1 or previous.

The SDMMC can be served by the DMA controller

3.28 Controller area network (bxCAN)

The CAN is compliant with the 2.0A and B (active) specifications with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. The CAN has three transmit mailboxes, two receive FIFOs with 3 stages and 28 shared scalable filter banks (all of them can be used even if one CAN is used). 256 bytes of SRAM are allocated to the CAN.

44/226 DS11853 Rev 4



3.29 Universal serial bus on-the-go full-speed (OTG_FS)

The device embeds an USB OTG full-speed device/host/OTG peripheral with integrated transceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and with the OTG 2.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The major features are:

- Combined Rx and Tx FIFO size of 1.28 Kbytes with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 1 bidirectional control endpoint + 5 IN endpoints + 5 OUT endpoints
- 12 host channels with periodic OUT support
- Software configurable to OTG1.3 and OTG2.0 modes of operation
- USB 2.0 LPM (Link Power Management) support
- Internal FS OTG PHY support
- HNP/SNP/IP inside (no need for any external resistor)
- BCD support

For the OTG/Host modes, a power switch is needed in case bus-powered devices are connected

3.30 Universal serial bus on-the-go high-speed (OTG_HS)

The device embeds an USB OTG high-speed (up to 480 Mbit/s) device/host/OTG peripheral. The USB OTG HS supports both full-speed and high-speed operations. It integrates the transceivers for full-speed operation (12 Mbit/s).

The STM32F722xx devices feature a UTMI low-pin interface (ULPI) for high-speed operation (480 Mbit/s). When using the USB OTG HS in HS mode, an external PHY device connected to the ULPI is required.

The STM32F723xx devices feature an integrated PHY HS.

The USB OTG HS peripheral is compliant with the USB 2.0 specification and with the OTG 2.0 specification. It has a software-configurable endpoint setting and supports suspend/resume. The USB OTG controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The major features are:

- Combined Rx and Tx FIFO size of 4 Kbytes with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 8 bidirectional endpoints
- 16 host channels with periodic OUT support
- Software configurable to OTG1.3 and OTG2.0 modes of operation
- USB 2.0 LPM (Link Power Management) support
- For the STM32F722xx devices: External HS or HS OTG operation supporting ULPI in SDR mode. The OTG PHY is connected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.
- For the STM32F723xx devices: Internal HS OTG PHY support.



- Internal USB DMA
- HNP/SNP/IP inside (no need for any external resistor)
- For OTG/Host modes, a power switch is needed in case bus-powered devices are connected

Universal Serial Bus controller on-the-go High-Speed PHY controller (USBPHYC) only on STM32F723xx devices.

The USB HS PHY controller:

- Sets the PHYPLL1/2 values for the PHY HS
- Sets the other controls on the PHY HS
- Controls and monitors the USB PHY's LDO

3.31 Random number generator (RNG)

All the devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

3.32 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

The I/O configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.

A Fast I/O handling allows a maximum I/O toggling up to 108 MHz.

3.33 Analog-to-digital converters (ADCs)

Three 12-bit analog-to-digital converters are embedded and each ADC shares up to 16 external channels, performing conversions in the single-shot or scan mode. In the scan mode, an automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold

The ADC can be served by the DMA controller. An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

To synchronize A/D conversion and timers, the ADCs could be triggered by any of TIM1, TIM2, TIM3, TIM4, TIM5, or TIM8 timer.

46/226 DS11853 Rev 4



3.34 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with the temperature. The conversion range is between 1.7 V and 3.6 V. The temperature sensor is internally connected to the same input channel as V_{BAT} , ADC1_IN18, which is used to convert the sensor output voltage into a digital value. When the temperature sensor and V_{BAT} conversion are enabled at the same time, only V_{BAT} conversion is performed.

As the offset of the temperature sensor varies from chip to chip due to process variation, the internal temperature sensor is mainly suitable for applications that detect temperature changes instead of absolute temperatures. If an accurate temperature reading is needed, then an external temperature sensor part should be used.

3.35 Digital-to-analog converter (DAC)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs.

This dual digital Interface supports the following features:

- Two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- External triggers for conversion
- Input voltage reference V_{RFF+}

Eight DAC trigger inputs are used in the device. The DAC channels are triggered through the timer update outputs that are also connected to different DMA streams.

3.36 Serial wire JTAG debug port (SWJ-DP)

The Arm SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

The debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-used as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

3.37 Embedded Trace Macrocell™

The Arm Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F722xx and STM32F723xx device through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using the USB or any other high-speed channel. The real-time instruction and data flow activity can be recorded and then formatted for display on the host computer that runs the debugger software. The TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.






Figure 14. STM32F722xx LQFP64 pinout

1. The above figure shows the package top view.




Figure 15. STM32F722xx LQFP100 pinout



2 6 10 PD1 Α (VDD (vss (PC10) PD5 РВ3 PE3 (BOOT)0 vss (VDD (PA12 (PA15 (PD4 PE6 (CAP PD0 (PB4) (PB7 PE1 С PA10 PA9 PA14 PC11) PD3 (PB5 (PB8 PE2 (VBAT D PB6 (PB9 PA8 PE4 (PD15 PD13 (PE10 PD7 PE0 PE5 PC15 Е PD2 (PC14) PD12 PA5 VDD PD11 PC0 vss PB0 (рсз OTG_NS VDD12 QTGHS G (PB10) PA6 PA0 NRST PH0 Н (PB13) PC4 (PB15) (PB11) PH1 (PB14 (PB12 PC5 (VDD) (PA1 REF (VCAP (PE13 PE7 Κ (VDD (vss (PE14 PE9 PB2 PA7 (vss (VDDA

Figure 16. STM32F723xx WLCSP100 ballout (with OTG PHY HS)

MSv42002V2

1. The above figure shows the package top view.

5

DS11853 Rev 4 51/226

______ 108 | V_{DD} 107 | V_{SS} 106 | V_{CAP_2} 105 | PA13 PE2 🗖 PE3 🗖 2 PE4 🗆 PE5 4 104 PA12 103 PA11 PE6 ☐ 5 VBAT ☐ 6 102 | PA 10 101 | PA 9 100 PA8 PF0 ☐ 10 99 🗅 PC9 98 PC8 PF1 🗖 11 97 PC7 96 PC6 PF5 ☐ 15 V_{SS} ☐ 16 V_{DD} 17 PF6 18 PF7 19 PF8 20 92 | PG7 91 | PG6 LQFP144 90 Þ PG5 89 🗖 PG4 PF9 ☐ 21 88 | PG3 87 | PG2 86 | PD15 PF10 ☐ 22 85 | PD14 84 | V_{DD} 83 | V_{SS} 82 | PD13 81 | PD12 80 | PD11 79 | PD10 PC1 ☐ 27 PC2 ☐ 28 PC2 | 28 PC3 | 29 V_{DD} | 30 V_{SSA} | 31 V_{REF+} | 32 V_{DDA} | 33 PA0 | 34 PA1 | 36 78 | PD9 77 | PD8 76 PB15 75 □PB14 74 □PB13 73 □PB12 PA2 ☐ 36 MS39132V1

Figure 17. STM32F722xx LQFP144 pinout

577

Figure 18. STM32F723xx LQFP144 pinout

PE2 🗖 1 108 abla $abla_{DD}$ 107 V_{SS} 106 V_{CAP_2} PE3 🗆 2 PE4 ☐ 3 PE5 ☐ 4 105 PA13 104 PA12 103 PA11 PE6 □ VBAT ☐ 6 PC13 🗖 7 102 PA10 101 PA9 PC14 🗖 8 PC15 🗖 9 100 PA8 PF0 ☐ 10 99 PC9 PF1 🗖 11 98 PC8 97 PC7 96 PC6 PF2 12 PF3 🗖 13 PF4 🗖 14 95 V_{DDUSB} 94 | V_{SS} 93 | PG8 PF5 🗖 15 V_{SS} ☐ 16 V_{DD} = 17 PF6 = 18 92 | PG5 91 | PG4 PF7 d 19 LQFP144 90 þ PG3 PF8 ☐ 20 with HS PHY 89 | PG2 PF9 ☐ 21 88 PD15 87 | PD14 86 | V_{DD} PF10 ☐ 22 PH0 🗖 23 85 \(\subseteq V_{SS} \) PH1 🗖 24 NRST ☐ 25 84 PD13 PC0 ☐ 26 83 | PD12 82 | PD11 81 | PD10 80 | PD9 PC1 ☐ 27 PC2 ☐ 28 PC3 ☐ 29 V_{DD} ☐ 30 V_{SSA} ☐ 31 79 | PD8 78 □PB15 77 □PB14 76 □VDD12OTGHS V_{REF+} ☐ 32 V_{DDA}□ 33 PA0□ 34 75 OTG_HS_REXT 74 DPB13 73 DPB12 PA1 35 PA2 ☐ 36 MS41014V1

1. The above figure shows the package top view.



Figure 19. STM32F723xx UFBGA144 ballout (with OTG PHY HS)

	1	2	3	4	5	6	7	8	9	10	11	12
Α	PC13	PE3	PE2	PE1	PE0	PB4	PB3	PD6	PD7	PA15	PA14	PA13
В	PC14- OSC32_IN	PE4	PE5	PE6	PB9	PB5	PG15	PG12	PD5	PC11	PC10	PA12
С	PC15- OSC32_OUT	VBAT	PF0	PF1	PB8	PB6	PG14	PG11	PD4	PC12	VDDUSB	PA11
D	PH0 - OSC_IN	vss	VDD	PF2	воото	PB7	PG13	PG10	PD3	PD1	PA10	PA9
E	PH1 - OSC_OUT	PF3	PF4	PF5	PDR_ON	vss	vss	PG9	PD2	PD0	PC9	PA8
F	NRST	PF7	PF6	VDD	VDD	VDD	VDD	VDD	VDD	VDD	PC8	PC7
G	PF10	PF9	PF8	vss	VDD	VDD	VDD	vss	VCAP_2	vss	PG8	PC6
н	PC0	PC1	PC2	PC3	BYPASS_ REG	vss	VCAP_1	PE11	PD11	VDD12OTG HS	OTG_HS _REXT	PG5
J	VSSA	PA0	PA4	PC4	PB2	PG1	PE10	PE12	PD10	PG4	PG3	PG2
ĸ	VREF-	PA1	PA5	PC5	PF13	PG0	PE9	PE13	PD9	PD13	PD14	PD15
L	VREF+	PA2	PA6	PB0	PF12	PF15	PE8	PE14	PD8	PD12	PB14	PB15
М	VDDA	PA3	PA7	PB1	PF11	PF14	PE7	PE15	PB10	PB11	PB12	PB13

57

N O 132 PI1 131 PI0 130 PH15 129 PH14 PE3 ☐ PE4 ☐ PE5 ☐ 2 3 4 5 6 7 PE6 □ 128 □PH13 VBAT | 127 | V_{DD} 126 | V_{SS} 125 | V_{CAP_2} 8 9 10 PC13 □ PA13 124 123 122 □PA10 □PA9 121 120 14 15 vss⊏ 119 □PA8 118 □PC9 117 □PC8 116 □PC7 VDD □ PF0 □ 16 PF1□ 17 PF2□ PF3□ PF4□ 18 19 20 PF5 □ VSS □ VDD □ 21 22 LQFP176 23 109 PG5 108 PG4 PF10 PH0 28 29 30 PH1 □ NRST PC0 31 PC0 = 32 PC1 = 33 PC2 = 34 PC3 = 35 VDD = 36 VSSA□ VREF+□ VDDA□ 37 38 39 PA0 | PA1 | PA2 | PH2 | PH3 | 94 PB14 93 PB13 92 PB12 91 PDD 90 V_{SS} 89 PH12 40 41 42 43 BYPASS MS41015V1

Figure 20. STM32F722xx LQFP176 pinout



UDP17

UD 132 | PI1 131 | PI0 130 | PH15 129 | PH14 128 | PH13 PE3 □ PE4 □ PE5 □ 2 3 4 5 6 7 PE6 □ VBAT □ PI8 □ 128 JPH13
127 JV_{DD}
126 JV_{SS}
125 JV_{CAP_2}
124 JPA13
123 JPA12
122 JPA11 8 9 10 11 PI10 | PI11 | 12 13 14 15 vss⊏ VDD □ PF0 □ 16 17 PF2□ PF3□ 18 19 PF4 □ 20 21 22 PF5 C VSS C VDD C LQFP176 with HS PHY 23 24 PF6⊏ PF7 PF8 25 26 27 PF9□ PF10 = 28 105 | V_{DD} 104 | V_{SS} 103 | PD13 29 30 PH1 □ NRST C 31 □PD12 □PD11 □PD10 102 32 33 101 PC1 □ 100 PC2□ PC3□ 34 □PD9 □PD8 □PB15 99 35 98 VDD □ 36 97 VSSA□ VREF+□ □PB14 □VDD12OTGHS □OTG_HS_REXT 37 96 38 95 VDDA□ 39 PA0□ PA1□ PA2□ 40 □PB13 □PB12 □V_{DD} 93 41 92 42 PH2□ 43 90 □V_{SS} 89 □PH12 PH3 □ BYPASS MS41082V1

Figure 21. STM32F723xx LQFP176 pinout

47/

5 8 9 10 11 12 13 14 PE2 PE1 PE0 PB8 PE3 PB5 РВ3 (PG14) PG13 PB4 PD7 PC12 (PA15) (PA14 PA13 PB9 РВ7 PE6 PB6 PE5 PG15 PG12 PG11 PG10 PC11 PA12 PE4 PD6 PD0 PC10 В VDD SDMMC PI7 PI6 PI5 VDD VBAT PDR_ON VDD VDD PG9 PD5 PD1 PI3 PI2 PA11 С PI8 vss vss vss PD4 PD3 PD2 PH15 PI1 PA10 (PC13 PI9 PI4 VSS (воот) D PF0 PI10 PI11 PH13 (PH14 PI0 PA9 (PC14 Ε vss PH2 vss vss vss vss vss (VCAP2) PC9 PA8 (PC15 VDD VSS PH0 (vss VDD PH3 vss` vss vss vss vss vss VDD PC8 PC7 G PF2 PF1 PH4 vss vss vss VSS vss VDDUS) PG8 PC6 PH1 NRST PF3 PF4 PH5 vss vss vss vss VDD VDD PG7 PG6 PF6 PF5 VDD PF7 vss vss vss VSS (PH12 PG5 PG4 PG3 YPASS REG PF9 PF8 (PH11 (PH10 PD15 PG2 PF10 PB2 PH8 PG1 vss vss (VCAP_)1 PH6 PH9 PD14 PD13 VSSA PC0 PC1 PC2 PC3 М PF13 PG0 VDD VDD VDD PE13 PH7 PD12 PD11 PD10 (VREF-PC4 Ν PA1 PA0 PA4 PF12 PF15 PE8 PE9 PE11 PE14 PB12 PB13 PD9 PD8 PA2 PA6 PA5 PC5 (VREF+ PE10 PE15 PB11 PF14 PE7 PE12 PB10 PB14 PB15 VDDA PA3 PA7 PB1 PB0 PF11 R MS39130V1

Figure 22. STM32F723xx UFBGA176 ballout

5/

DS11853 Rev 4

Figure 23. STM32F723xx UFBGA176 ballout (with OTG PHY HS)




Table 9. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition						
Pin name		specified in brackets below the pin name, the pin function during and after as the actual pin name						
	S	Supply pin						
Pin type	I	Input only pin						
	I/O	Input / output pin						
	FT	5 V tolerant I/O						
	FTf	5V tolerant I/O, I2C Fm+ option.						
I/O structure	TTa	3.3 V tolerant I/O directly connected to ADC						
	В	Dedicated BOOT pin						
	RST	Bidirectional reset pin with weak pull-up resistor						
Notes	Unless otherwise	specified by a note, all I/Os are set as floating inputs during and after reset						
Alternate functions	Functions selected through GPIOx_AFR registers							
Additional functions	Functions directly	selected/enabled through peripheral registers						



59/226

Table 10. STM32F722xx and STM32F723xx pin and ball definition **Pin Number** STM32F722xx STM32F723xx //O structure Pin type Pin name Notes Additional (function after Alternate functions functions reset)(1) UFBGA176 WLCSP100 UFBGA176 UFBGA144 LQFP100 LQFP144 LQFP176 LQFP176 LQFP144 LQFP64 TRACECLK, SPI4 SCK, SAI1 MCLK A, A2 C9 A2 A3 PE2 I/O FT QUADSPI BK1 IO2, FMC A23, EVENTOUT TRACEDO, SAI1 SD B, 2 2 PE3 I/O FT 2 2 Α1 A10 Α1 A2 2 FMC A19, EVENTOUT TRACED1, SPI4 NSS, В1 PE4 FT SAI1_FS_A, FMC_A20, 3 В1 D9 B2 I/O EVENTOUT TRACED2, TIM9 CH1, SPI4 MISO, SAI1 SCK A, B2 E8 B2 B3 PE5 I/O FT FMC A21, EVENTOUT TRACED3, TIM1 BKIN2, TIM9 CH2, SPI4 MOSI, B3 B10 B3 B4 5 PE6 I/O FT 5 SAI1 SD A, SAI2 MCK B, FMC A22, EVENTOUT



C1

6

6

6

C1

C10

C2

6

6

VBAT

S



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

				Pin N	Number STM32F723xx										
	STN	132F7	22xx			STM	32F72	3xx							
LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	WLCSP100	UFBGA176	UFBGA144	LQFP144	LQFP176	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	D2	7	-	D2	-	-	7	PI8	I/O	FT	(2)	EVENTOUT	RTC_TAMP2/ RTC_TS, WKUP5
2	7	7	D1	8	D10	D1	A1	7	8	PC13	I/O	FT	(2)	EVENTOUT	RTC_TAMP1/ RTC_TS/ RTC_OUT, WKUP4
3	8	8	E1	9	E9	E1	B1	8	9	PC14- OSC32_IN(PC1 4)	I/O	FT	(2) (3) (5)	EVENTOUT	OSC32_IN
4	9	9	F1	10	E10	F1	C1	9	10	PC15- OSC32_OUT(P C15)	I/O	FT	(2) (3) (5)	EVENTOUT	OSC32_OUT
-	1	-	D3	11	-	D3	1	-	11	PI9	I/O	FT	1	UART4_RX, CAN1_RX, FMC_D30, EVENTOUT	-
-	-	-	E3	12	-	E3	-	-	12	PI10	I/O	FT	-	FMC_D31, EVENTOUT	-
-	-	ı	E4	13	-	E4	1	ı	13	PI11	I/O	FT	(4)	OTG_HS_ULPI_DIR, EVENTOUT	WKUP6
-	-	ı	F2	14	-	F2	-	-	14	VSS	S	-	-	-	-
-	-	-	F3	15	-	F3	-	-	15	VDD	S	-	-	-	-

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

				Pin N	Number STM32F723xx										
	STN	132F7	22xx			STM	32F72	3xx							
LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	WLCSP100	UFBGA176	UFBGA144	LQFP144	LQFP176	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	1	10	E2	16	-	E2	C3	10	16	PF0	I/O	FTf	-	I2C2_SDA, FMC_A0, EVENTOUT	-
-	1	11	Н3	17	-	НЗ	C4	11	17	PF1	I/O	FTf	-	I2C2_SCL, FMC_A1, EVENTOUT	-
-	-	12	H2	18	-	H2	D4	12	18	PF2	I/O	FT	-	I2C2_SMBA, FMC_A2, EVENTOUT	-
-	-	13	J2	19	-	J2	E2	13	19	PF3	I/O	FT	-	FMC_A3, EVENTOUT	ADC3_IN9
-	-	14	J3	20	-	J3	E3	14	20	PF4	I/O	FT	-	FMC_A4, EVENTOUT	ADC3_IN14
-	-	15	K3	21	-	K3	E4	15	21	PF5	I/O	FT	-	FMC_A5, EVENTOUT	ADC3_IN15
-	10	16	G2	22	F9	G2	D2	16	22	VSS	S	-	-	-	-
-	11	17	G3	23	F10	G3	D3	17	23	VDD	S	-	-	-	-
-	ı	18	K2	24	-	K2	F3	18	24	PF6	I/O	FT	-	TIM10_CH1, SPI5_NSS, SAI1_SD_B, UART7_RX, QUADSPI_BK1_IO3, EVENTOUT	ADC3_IN4
-	-	19	K1	25	-	K1	F2	19	25	PF7	I/O	FT	-	TIM11_CH1, SPI5_SCK, SAI1_MCLK_B, UART7_TX, QUADSPI_BK1_IO2, EVENTOUT	ADC3_IN5





Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

	Pin Number STM32F722xx STM32F723xx						Pin Number STM32F723xx								
	STN	132F7	22xx			STM	32F72	3xx				40			
LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	WLCSP100	UFBGA176	UFBGA144	LQFP144	LQFP176	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	ı	20	L3	26	1	L3	G3	20	26	PF8	I/O	FT	-	SPI5_MISO, SAI1_SCK_B, UART7_RTS, TIM13_CH1, QUADSPI_BK1_IO0, EVENTOUT	ADC3_IN6
-	1	21	L2	27	-	L2	G2	21	27	PF9	I/O	FT	ı	SPI5_MOSI, SAI1_FS_B, UART7_CTS, TIM14_CH1, QUADSPI_BK1_IO1, EVENTOUT	ADC3_IN7
-	-	22	L1	28	-	L1	G1	22	28	PF10	I/O	FT	-	EVENTOUT	ADC3_IN8
5	12	23	G1	29	G10	G1	D1	23	29	PH0-OSC_IN	I/O	FT	(5)	EVENTOUT	OSC_IN
6	13	24	H1	30	H10	H1	E1	24	30	PH1-OSC_OUT	I/O	FT	(5)	EVENTOUT	OSC_OUT
7	14	25	J1	31	G9	J1	F1	25	31	NRST	I/O	RS T	-	-	-
8	15	26	M2	32	F8	M2	H1	26	32	PC0	I/O	FT	(4)	SAI2_FS_B, OTG_HS_ULPI_STP, FMC_SDNWE, EVENTOUT	ADC1_IN10, ADC2_IN10, ADC3_IN10
9	16	27	M3	33	Н9	M3	H2	27	33	PC1	I/O	FT	-	TRACED0, SPI2_MOSI/I2S2_SD, SAI1_SD_A, EVENTOUT	ADC1_IN11, ADC2_IN11, ADC3_IN11, RTC_TAMP3, WKUP3

DS11853 Rev 4

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

				Pin N	lumbe	r									
	STN	132F7	22xx			STM	32F72	3xx							
LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	WLCSP100	UFBGA176	UFBGA144	LQFP144	LQFP176	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
10	17	28	M4	34	J10	M4	Н3	28	34	PC2	I/O	FT	(4)	SPI2_MISO, OTG_HS_ULPI_DIR, FMC_SDNE0, EVENTOUT	ADC1_IN12, ADC2_IN12, ADC3_IN12
11	18	29	M5	35	F7	M5	H4	29	35	PC3	I/O	FT	(4)	SPI2_MOSI/I2S2_SD, OTG_HS_ULPI_NXT, FMC_SDCKE0, EVENTOUT	ADC1_IN13, ADC2_IN13, ADC3_IN13
-	-	30	-	36	J7	-	F10	30	36	VDD	S	-	-	-	-
12	19	31	M1	37	K10	M1	J1	31	37	VSSA	S	-	-	-	-
-	-	-	N1	-	-	N1	K1	ı	-	VREF-	S	-	-	-	-
13	20	32	P1	38	J9	P1	L1	32	38	VREF+	S	-	-	-	-
-	21	33	R1	39	K9	R1	M1	33	39	VDDA	S	-	-	-	-
14	22	34	N3	40	G8	N3	J2	34	40	PA0-WKUP	I/O	FT	(6)	TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, SAI2_SD_B, EVENTOUT	ADC1_IN0, ADC2_IN0, ADC3_IN0, WKUP1





Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

				Pin N	lumbei	٢									
	STN	132F7	22xx			STM	32F72	3xx							
LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	WLCSP100	UFBGA176	UFBGA144	LQFP144	LQFP176	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
15	23	35	N2	41	J8	N2	K2	35	41	PA1	I/O	FT	-	TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCK_B, EVENTOUT	ADC1_IN1, ADC2_IN1, ADC3_IN1
16	24	36	P2	42	Н8	P2	L2	36	42	PA2	I/O	FT	-	TIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX, SAI2_SCK_B, EVENTOUT	ADC1_IN2, ADC2_IN2, ADC3_IN2, WKUP2
-	1	1	F4	43	-	F4	1	-	43	PH2	I/O	FT	-	LPTIM1_IN2, QUADSPI_BK2_IO0, SAI2_SCK_B, FMC_SDCKE0, EVENTOUT	-
-	-	-	G4	44	-	G4	-	-	44	PH3	I/O	FT	-	QUADSPI_BK2_IO1, SAI2_MCK_B, FMC_SDNE0, EVENTOUT	-
-	-	1	H4	45	-	H4	-	-	45	PH4	I/O	FTf	(4)	I2C2_SCL, OTG_HS_ULPI_NXT, EVENTOUT	-
-	-	-	J4	46	-	J4	1	-	46	PH5	I/O	FTf	-	I2C2_SDA, SPI5_NSS, FMC_SDNWE, EVENTOUT	-
17	25	37	R2	47	H7	R2	M2	37	47	PA3	I/O	FT	(4)	TIM2_CH4, TIM5_CH4, TIM9_CH2, USART2_RX, OTG_HS_ULPI_D0, EVENTOUT	ADC1_IN3, ADC2_IN3, ADC3_IN3
18	26	38			K8	1	G4	38	-	VSS	S	-	-		
_	-	-	L4	48	-	L4	H5	-	48	BYPASS_REG	I	FT	-	-	-

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

				Pin N	n Number STM32F723xx										
	STN	132F7	22xx			STM	32F72	3xx				4			
LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	WLCSP100	UFBGA176	UFBGA144	LQFP144	LQFP176	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
19	27	39	K4	49	-	K4	F4	39	49	VDD	S	-	-	-	-
20	28	40	N4	50	G7	N4	J3	40	50	PA4	I/O	ТТа	-	SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, OTG_HS_SOF, EVENTOUT	ADC1_IN4, ADC2_IN4, DAC_OUT1
21	29	41	P4	51	F6	P4	КЗ	41	51	PA5	I/O	ТТа	(4)	TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, OTG_HS_ULPI_CK, EVENTOUT	ADC1_IN5, ADC2_IN5, DAC_OUT2
22	30	42	P3	52	G6	P3	L3	42	52	PA6	I/O	FT	-	TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, TIM13_CH1, EVENTOUT	ADC1_IN6, ADC2_IN6
23	31	43	R3	53	K7	R3	М3	43	53	PA7	I/O	FT	-	TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, FMC_SDNWE, EVENTOUT	ADC1_IN7, ADC2_IN7
24	32	44	N5	54	H6	N5	J4	44	54	PC4	I/O	FT	-	I2S1_MCK, FMC_SDNE0, EVENTOUT	ADC1_IN14, ADC2_IN14
-	33	45	P5	55	J6	P5	K4	45	55	PC5	I/O	FT	-	FMC_SDCKE0, EVENTOUT	ADC1_IN15, ADC2_IN15





Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number															
STM32F722xx					STM32F723xx										
LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	WLCSP100	UFBGA176	UFBGA144	LQFP144	LQFP176	Pin name (function after reset) ⁽¹⁾	Pin type	Pin type I/O structure		Alternate functions	Additional functions
25	34	46	R5	56	F5	R5	L4	46	56	PB0	I/O	FT	(4)	TIM1_CH2N, TIM3_CH3, TIM8_CH2N, UART4_CTS, OTG_HS_ULPI_D1, EVENTOUT	ADC1_IN8, ADC2_IN8
26	35	47	R4	57	G5	R4	M4	47	57	PB1	I/O	FT	(4)	TIM1_CH3N, TIM3_CH4, TIM8_CH3N, OTG_HS_ULPI_D2, EVENTOUT	ADC1_IN9, ADC2_IN9
27	36	48	M6	58	K6	M6	J5	48	58	PB2	I/O	FT	-	SAI1_SD_A, SPI3_MOSI/I2S3_SD, QUADSPI_CLK, EVENTOUT	-
-	1	49	R6	59	1	R6	M5	49	59	PF11	I/O	FT	-	SPI5_MOSI, SAI2_SD_B, FMC_SDNRAS, EVENTOUT	-
-	-	50	P6	60	-	P6	L5	50	60	PF12	I/O	FT	-	FMC_A6, EVENTOUT	-
-	-	51	M8	61	ı	M8	ı	51	61	VSS	S	-	-	-	-
_	-	52	N8	62	-	N8	G5	52	62	VDD	S	-	-	-	-
-	-	53	N6	63	ı	N6	K5	53	63	PF13	I/O	FT	-	FMC_A7, EVENTOUT	-
-	-	54	R7	64	-	R7	M6	54	64	PF14	I/O	FT	-	FMC_A8, EVENTOUT	-
-	-	55	P7	65	-	P7	L6	55	65	PF15	I/O	FT	-	FMC_A9, EVENTOUT	-
-	-	56	N7	66	-	N7	K6	56	66	PG0	I/O	FT	-	FMC_A10, EVENTOUT	-
_	-	57	M7	67	-	M7	J6	57	67	PG1	I/O	FT	-	FMC_A11, EVENTOUT	-

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued) Pin Number STM32F723xx STM32F722xx //O structure Pin type Pin name Notes **Additional** (function after **Alternate functions functions** reset)(1) UFBGA176 WLCSP100 UFBGA176 UFBGA144 LQFP144 LQFP176 LQFP144 LQFP176 LQFP100 LQFP64 TIM1 ETR, UART7 Rx, 37 58 R8 68 R8 M7 58 68 PF7 I/O FT QUADSPI BK2 IO0, FMC D4, J5 **EVENTOUT** TIM1 CH1N, UART7 Tx, QUADSPI BK2 IO1, FMC D5, 38 59 P8 69 H5 P8 L7 59 69 PE8 I/O FT EVENTOUT TIM1 CH1, UART7 RTS, QUADSPI BK2 IO2, FMC D6, 70 P9 PE9 I/O FT 39 60 P9 K5 K7 60 70 **EVENTOUT** 71 71 S 61 M9 М9 H6 61 **VSS** 62 N9 72 N9 G6 62 72 VDD S TIM1 CH2N, UART7 CTS, QUADSPI BK2 IO3, FMC D7, 40 63 R9 73 E4 R9 J7 63 73 PE₁₀ I/O FT **EVENTOUT** TIM1 CH2, SPI4 NSS, SAI2 SD B, FMC D8, 41 64 P10 74 G4 P10 H8 64 74 PE11 I/O FT **EVENTOUT** TIM1 CH3N, SPI4 SCK, SAI2_SCK_B, FMC_D9, 65 R10 75 R10 75 I/O FT 42 H4 J8 65 PE12 **EVENTOUT** TIM1 CH3, SPI4 MISO, SAI2 FS B, FMC D10, 66 N11 76 76 PE13 I/O FT 43 J4 N11 K8 66 **EVENTOUT**

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number															
	STN	132F7	22xx		STM32F723xx										
LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	WLCSP100	UFBGA176	UFBGA144	LQFP144	LQFP176	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	44	67	P11	77	K4	P11	L8	67	77	PE14	I/O	FT	-	TIM1_CH4, SPI4_MOSI, SAI2_MCK_B, FMC_D11,, EVENTOUT	-
-	45	68	R11	78	F4	R11	M8	68	78	PE15	I/O	FT	-	TIM1_BKIN, FMC_D12, EVENTOUT	-
28	46	69	R12	79	G3	R12	M9	69	79	PB10	I/O	FTf	(4)	TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, USART3_TX, OTG_HS_ULPI_D3, EVENTOUT	-
29	47	70	R13	80	НЗ	R13	M10	70	80	PB11	I/O	FTf	(4)	TIM2_CH4, I2C2_SDA, USART3_RX, OTG_HS_ULPI_D4, EVENTOUT	-
30	48	71	M10	81	J3	M10	H7	71	81	VCAP_1	S	-	-	-	-
31	49	-	-	-	K3	-	-	-	-	VSS	S	-	-	-	-
32	50	72	N10	82	K2	N10	G7	72	82	VDD	S	-	-	-	-
-	-	1	M11	83	-	M11	-	1	83	PH6	I/O	FT	-	I2C2_SMBA, SPI5_SCK, TIM12_CH1, FMC_SDNE1, EVENTOUT	-
-	-	-	N12	84	-	N12	-	-	84	PH7	I/O	FTf	-	I2C3_SCL, SPI5_MISO, FMC_SDCKE1, EVENTOUT	-
-	_	1	M12	85	-	M12	-	-	85	PH8	I/O	FTf	-	I2C3_SDA, FMC_D16, EVENTOUT	-

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued) Pin Number STM32F722xx STM32F723xx //O structure Pin type Pin name Notes **Additional** (function after **Alternate functions functions** reset)(1) UFBGA176 WLCSP100 UFBGA176 UFBGA144 LQFP144 LQFP176 LQFP144 LQFP176 LQFP100 LQFP64 I2C3 SMBA, TIM12 CH2, FT 86 M13 86 I/O M13 PH9 FMC D17, EVENTOUT TIM5_CH1, FMC_D18, L13 87 L13 87 PH10 I/O FT EVENTOUT TIM5 CH2, FMC D19, FT 88 L12 PH11 I/O L12 88 EVENTOUT TIM5 CH3, FMC D20, FT K12 89 K12 89 PH12 I/O **EVENTOUT** H12 90 H12 90 VSS S J12 91 S K2 J12 91 VDD TIM1 BKIN, I2C2 SMBA, SPI2 NSS/I2S2 WS, (4) P12 P12 M11 PB12 I/O FT USART3 CK, 33 51 73 92 J2 73 92 OTG HS ULPI D5, OTG HS ID, EVENTOUT TIM1 CH1N, SPI2 SCK/I2S2 CK, FT (4) P13 OTG HS VBUS 52 74 P13 93 M12 93 **PB13** I/O USART3 CTS, OTG HS ULPI D6, EVENTOUT OTG HS REXT G2 J15 H11 75 USB HS OTG PHY calibration resistor

VDD12OTGHS

J14

G1

H10

76

95





Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number															
	STN	132F7	22xx		STM32F723xx										
LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	WLCSP100	UFBGA176	UFBGA144	LQFP144	LQFP176	Pin name (function after reset) ⁽¹⁾	Pin type	Pin type I/O structure	Notes	Alternate functions	Additional functions
35	53	75	R14	94	ı	ı	1	ı	-	PB14	I/O	FT	-	TIM1_CH2N, TIM8_CH2N, SPI2_MISO, USART3_RTS, TIM12_CH1, SDMMC2_D0, OTG_HS_DM, EVENTOUT	-
-	1	ı	-	1	J1	R14	L11	77	96	PB14	I/O	FT	-	OTG_HS_DM	-
36	54	76	R15	95	1	-	1	1	-	PB15	I/O	FT	-	RTC_REFIN, TIM1_CH3N, TIM8_CH3N, SPI2_MOSI/I2S2_SD, TIM12_CH2, SDMMC2_D1, OTG_HS_DP, EVENTOUT	-
-	1	1	ı	1	H1	R15	L12	78	97	PB15	I/O	FT	-	OTG_HS_DP	-
-	55	77	P15	96	-	P15	L9	79	98	PD8	I/O	FT	-	USART3_TX, FMC_D13, EVENTOUT	-
-	56	78	P14	97	-	P14	K9	80	99	PD9	I/O	FT	-	USART3_RX, FMC_D14, EVENTOUT	-
-	57	79	N15	98	-	N15	J9	81	100	PD10	I/O	FT	-	USART3_CK, FMC_D15, EVENTOUT	-

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Number

				Pin N	lumbe	r									
	STN	132F7	22xx		STM32F723xx										
LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	WLCSP100	UFBGA176	UFBGA144	LQFP144	LQFP176	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	58	80	N14	99	F3	N14	Н9	82	101	PD11	I/O	FT	1	USART3_CTS, QUADSPI_BK1_IO0, SAI2_SD_A, FMC_A16/FMC_CLE, EVENTOUT	-
-	59	81	N13	100	F2	N13	L10	83	102	PD12	I/O	FT	1	TIM4_CH1, LPTIM1_IN1, USART3_RTS, QUADSPI_BK1_IO1, SAI2_FS_A, FMC_A17/FMC_ALE, EVENTOUT	-
-	60	82	M15	101	E3	M15	K10	84	103	PD13	I/O	FT	-	TIM4_CH2, LPTIM1_OUT, QUADSPI_BK1_IO3, SAI2_SCK_A, FMC_A18, EVENTOUT	-
-	-	83	-	102	-	-	G8	85	104	VSS	S	-	1	-	-
-	-	84	J13	103	ı	J13	F8	86	105	VDD	S	-	-	-	-
-	61	85	M14	104	F1	M14	K11	87	106	PD14	I/O	FT	-	TIM4_CH3, UART8_CTS, FMC_D0, EVENTOUT	-
-	62	86	L14	105	E2	L14	K12	88	107	PD15	I/O	FT	-	TIM4_CH4, UART8_RTS, FMC_D1, EVENTOUT	-
-	-	87	L15	106	ı	L15	J12	89	108	PG2	I/O	FT	-	FMC_A12, EVENTOUT	-
-	-	88	K15	107	-	K15	J11	90	109	PG3	I/O	FT	-	FMC_A13, EVENTOUT	-





Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

				Pin N	lumbe	r									
	STN	132F7	22xx			STM	32F72	Зхх							
LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	WLCSP100	UFBGA176	UFBGA144	LQFP144	LQFP176	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	1	89	K14	108	-	K14	J10	91	110	PG4	I/O	FT	-	FMC_A14/FMC_BA0, EVENTOUT	-
-	-	90	K13	109	-	K13	H12	92	111	PG5	I/O	FT	-	FMC_A15/FMC_BA1, EVENTOUT	-
-	-	91	J15	110	-	-	-	-	-	PG6	I/O	FT	-	EVENTOUT	-
-	-	92	J14	111	-	-	-	-	-	PG7	I/O	FT	-	USART6_CK, FMC_INT, EVENTOUT	-
-	-	93	H14	112	-	H14	G11	93	112	PG8	I/O	FT	-	USART6_RTS, FMC_SDCLK, EVENTOUT	-
-	-	94	G12	113	-	G12	-	94	113	VSS	S	-	-	-	-
-	-	-	-	-	-	-	F10	-	-	VDD	-	-	-	-	-
-	-	95	H13	114	K1	H13	C11	95	114	VDDUSB	S	-	-	-	-
37	63	96	H15	115	E1	H15	G12	96	115	PC6	I/O	FT	-	TIM3_CH1, TIM8_CH1, I2S2_MCK, USART6_TX, SDMMC2_D6, SDMMC1_D6, EVENTOUT	-
38	64	97	G15	116	D4	G15	F12	97	116	PC7	I/O	FT	-	TIM3_CH2, TIM8_CH2, I2S3_MCK, USART6_RX, SDMMC2_D7, SDMMC1_D7, EVENTOUT	-

Pin Number STM32F722xx STM32F723xx //O structure Pin type Pin name Notes Additional (function after **Alternate functions functions** reset)⁽¹⁾ UFBGA176 UFBGA176 UFBGA144 LQFP176 LQFP144 LQFP176 LQFP100 LQFP144 LQFP64 TRACED1, TIM3 CH3, TIM8 CH3, UART5 RTS, FT 39 65 98 G14 117 D2 G14 F11 98 117 PC8 I/O USART6 CK, SDMMC1 D0, **EVENTOUT** MCO2, TIM3 CH4, TIM8 CH4, 12C3 SDA, 12S CKIN, UART5 CTS, 40 66 99 F14 118 F14 E11 118 PC9 I/O FTf _ D1 QUADSPI BK1 IO0. SDMMC1 D1, EVENTOUT MCO1, TIM1 CH1, TIM8 BKIN2, I2C3 SCL, USART1 CK, 41 67 100 F15 119 D3 F15 E12 100 119 PA8 I/O FTf OTG FS SOF, EVENTOUT TIM1 CH2, I2C3 SMBA, OTG FS VBUS 101 E15 120 E15 D12 101 120 I/O FT SPI2 SCK/I2S2 CK, 42 68 C3 PA9 USART1 TX, EVENTOUT TIM1 CH3, USART1 RX, 102 D15 121 D15 D11 102 I/O FT 43 69 C2 121 PA10 OTG FS ID, EVENTOUT TIM1 CH4, USART1 CTS, C15 122 C15 C12 I/O FT CAN1 RX, OTG FS DM, 70 103 C1 103 122 PA11 **EVENTOUT** TIM1 ETR, USART1 RTS, B15 104 B15 123 B2 B12 104 123 PA12 I/O FT SAI2 FS B, CAN1 TX, OTG_FS_DP, EVENTOUT

PA13(JTMS-

SWDIO)

I/O

FT

JTMS-SWDIO, EVENTOUT

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)



46

72

105

A15

124

В1

A12

105

124

A15



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

				Pin N	lumbe	r									
	STN	132F7	22xx			STM	32F72	3xx							
LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	WLCSP100	UFBGA176	UFBGA144	LQFP144	LQFP176	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	73	106	F13	125	В3	F13	G9	106	125	VCAP_2	S	-	-	-	-
47	74	107	F12	126	A2	F12	G10	107	126	VSS	S	-	-	-	-
48	75	108	G13	127	A1	G13	F9	108	127	VDD	S	-	-	-	-
-	-	-	E12	128	-	E12	-	-	128	PH13	I/O	FT	-	TIM8_CH1N, UART4_TX, CAN1_TX, FMC_D21, EVENTOUT	-
-	1	-	E13	129	-	E13	-	-	129	PH14	I/O	FT	-	TIM8_CH2N, UART4_RX, CAN1_RX, FMC_D22, EVENTOUT	-
-	-	-	D13	130	-	D13	-	-	130	PH15	I/O	FT	-	TIM8_CH3N, FMC_D23, EVENTOUT	-
-	-	-	E14	131	-	E14	-	-	131	PI0	I/O	FT	-	TIM5_CH4, SPI2_NSS/I2S2_WS, FMC_D24, EVENTOUT	-
-	ı	ı	D14	132	1	D14	ı	1	132	PI1	I/O	FT	-	TIM8_BKIN2, SPI2_SCK/I2S2_CK, FMC_D25, EVENTOUT	-
-	ı	ı	C14	133	ı	C14	ı	ı	133	Pl2	I/O	FT	-	TIM8_CH4, SPI2_MISO, FMC_D26, EVENTOUT	-
-	-	-	C13	134	1	C13	-	1	134	PI3	I/O	FT	-	TIM8_ETR, SPI2_MOSI/I2S2_SD, FMC_D27, EVENTOUT	-
-	-	-	D9	135	-	D9	-	-	135	VSS	S	-	-	-	-

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

				Pin N	lumbe	r									
	STN	132F7	22xx			STM	32F72	3хх							
LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	WLCSP100	UFBGA176	UFBGA144	LQFP144	LQFP176	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	ı	i	C9	136	ı	C9	-	-	136	VDD	S	-	-	•	-
49	76	109	A14	137	C4	A14	A11	109	137	PA14(JTCK- SWCLK)	I/O	FT	-	JTCK-SWCLK, EVENTOUT	-
50	77	110	A13	138	B4	A13	A10	110	138	PA15(JTDI)	I/O	FT	-	JTDI, TIM2_CH1/TIM2_ETR, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, UART4_RTS, EVENTOUT	-
51	78	111	B14	139	А3	B14	B11	111	139	PC10	I/O	FT	-	SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, QUADSPI_BK1_IO1, SDMMC1_D2, EVENTOUT	-
52	79	112	B13	140	C5	B13	B10	112	140	PC11	I/O	FT	-	SPI3_MISO, USART3_RX, UART4_RX, QUADSPI_BK2_NCS, SDMMC1_D3, EVENTOUT	-
53	80	113	A12	141	D5	A12	C10	113	141	PC12	I/O	FT	-	TRACED3, SPI3_MOSI/I2S3_SD, USART3_CK, UART5_TX, SDMMC1_CK, EVENTOUT	-
-	81	114	B12	142	B5	B12	E10	114	142	PD0	I/O	FT	-	CAN1_RX, FMC_D2, EVENTOUT	-
-	82	115	C12	143	A4	C12	D10	115	143	PD1	I/O	FT	-	CAN1_TX, FMC_D3, EVENTOUT	-





Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

				Pin N	lumbe	r									
	STN	132F7	22xx			STM	32F72	Зхх				4			
LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	WLCSP100	UFBGA176	UFBGA144	LQFP144	LQFP176	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
54	83	116	D12	144	E5	D12	E9	116	144	PD2	I/O	FT	-	TRACED2, TIM3_ETR, UART5_RX, SDMMC1_CMD, EVENTOUT	-
-	84	117	D11	145	C6	D11	D9	117	145	PD3	I/O	FT	-	SPI2_SCK/I2S2_CK, USART2_CTS, FMC_CLK, EVENTOUT	-
-	85	118	D10	146	В6	D10	C9	118	146	PD4	I/O	FT	-	USART2_RTS, FMC_NOE, EVENTOUT	-
-	86	119	C11	147	A5	C11	В9	119	147	PD5	I/O	FT	-	USART2_TX, FMC_NWE, EVENTOUT	-
-	-	120	D8	148	-	D8	E7	120	148	VSS	S	-	-	-	-
-	-	121	C8	149	-	C8	F7	121	149	VDDSDMMC	S	-	-	-	-
-	87	122	B11	150	D6	B11	A8	122	150	PD6	I/O	FT	-	SPI3_MOSI/I2S3_SD, SAI1_SD_A, USART2_RX, SDMMC2_CK, FMC_NWAIT, EVENTOUT	-
-	88	123	A11	151	E6	A11	A9	123	151	PD7	I/O	FT	-	USART2_CK SDMMC2_CMD, FMC_NE1, EVENTOUT	-
-	-	124	C10	152	-	C10	E8	124	152	PG9	I/O	FT	-	USART6_RX, QUADSPI_BK2_IO2, SAI2_FS_B, SDMMC2_D0, FMC_NE2/FMC_NCE, EVENTOUT	-

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

				Pin N	lumbe	r									
	STN	132F7	22xx			STM	32F72	3xx							
LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	WLCSP100	UFBGA176	UFBGA144	LQFP144	LQFP176	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	125	B10	153	-	B10	D8	125	153	PG10	I/O	FT	-	SAI2_SD_B, SDMMC2_D1, FMC_NE3, EVENTOUT	-
-	-	126	В9	154	1	В9	C8	126	154	PG11	I/O	FT	-	SDMMC2_D2, FMC_INT, EVENTOUT	-
-	-	127	В8	155	-	B8	В8	127	155	PG12	I/O	FT	-	LPTIM1_IN1, USART6_RTS, SDMMC2_D3, FMC_NE4, EVENTOUT	-
-	-	128	A8	156	-	A8	D7	128	156	PG13	I/O	FT	-	TRACED0, LPTIM1_OUT, USART6_CTS, FMC_A24, EVENTOUT	-
-	-	129	A7	157	-	A7	C7	129	157	PG14	I/O	FT	-	TRACED1, LPTIM1_ETR, USART6_TX, QUADSPI_BK2_IO3, FMC_A25, EVENTOUT	-
-	-	130	D7	158	1	D7	-	130	158	VSS	S	-	-	-	-





Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

				Pin N	lumbe	r									
	STN	132F7	22xx			STM	32F72	3xx				4			
LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	WLCSP100	UFBGA176	UFBGA144	LQFP144	LQFP176	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	131	C7	159	1	C7	F6	131	159	VDD	S	-	-	-	-
-	1	132	В7	160	-	В7	В7	132	160	PG15	I/O	FT	-	USART6_CTS, FMC_SDNCAS, EVENTOUT	-
55	89	133	A10	161	A6	A10	A7	133	161	PB3(JTDO/TRA CESWO)	I/O	FT	-	JTDO/TRACESWO, TIM2_CH2, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, SDMMC2_D2, EVENTOUT	-
56	90	134	A9	162	В7	A9	A6	134	162	PB4(NJTRST)	I/O	FT	-	NJTRST, TIM3_CH1, SPI1_MISO, SPI3_MISO, SPI2_NSS/I2S2_WS, SDMMC2_D3, EVENTOUT	-
57	91	135	A6	163	C7	A6	В6	135	163	PB5	I/O	FT	(4)	TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, OTG_HS_ULPI_D7, FMC_SDCKE1, EVENTOUT	-
58	92	136	В6	164	D7	В6	C6	136	164	PB6	I/O	FTf	_	TIM4_CH1, I2C1_SCL, USART1_TX, QUAD SPI_BK1_NCS, FMC_SDNE1, EVENTOUT	-

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

				Pin N	lumbe	r									
	STN	132F7	22xx			STM	32F72	Зхх							
LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	WLCSP100	UFBGA176	UFBGA144	LQFP144	LQFP176	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
59	93	137	B5	165	B8	B5	D6	137	165	PB7	I/O	FTf	-	TIM4_CH2, I2C1_SDA, USART1_RX, FMC_NL, EVENTOUT	-
60	94	138	D6	166	A7	D6	D5	138	166	BOOT	I	В	-	-	VPP
61	95	139	A5	167	C8	A5	C5	139	167	PB8	I/O	FTf	-	TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, SDMMC2_D4, SDMMC1_D4, EVENTOUT	-
62	96	140	B4	168	D8	B4	B5	140	168	PB9	I/O	FTf	-	TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, CAN1_TX, SDMMC2_D5, SDMMC1_D5, EVENTOUT	-
-	97	141	A4	169	E7	A4	A5	141	169	PE0	I/O	FT	-	TIM4_ETR, LPTIM1_ETR, UART8_Rx, SAI2_MCK_A, FMC_NBL0, EVENTOUT	-
-	98	142	А3	170	В9	А3	A4	142	170	PE1	I/O	FT	-	LPTIM1_IN2, UART8_Tx, FMC_NBL1, EVENTOUT	-
63	99	-	D5	-	A8	D5	E6	-	-	VSS	S	-	-	-	-



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

				Pin N	lumbe	r									
	STN	132F7	22xx			STM	32F72	Зхх							
LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	WLCSP100	UFBGA176	UFBGA144	LQFP144	LQFP176	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	143	C6	171	-	C6	E5	143	171	PDR_ON	S	-	-	-	-
64	100	144	C5	172	A9	C5	F5	144	172	VDD	S	-	-	-	-
-	-	-	D4	173	-	D4	ı	-	173	PI4	I/O	FT	-	TIM8_BKIN, SAI2_MCK_A, FMC_NBL2, EVENTOUT	-
-	-	-	C4	174	-	C4	1	-	174	PI5	I/O	FT	-	TIM8_CH1, SAI2_SCK_A, FMC_NBL3, EVENTOUT	-
-	-	-	С3	175	-	C3	ı	-	175	Pl6	I/O	FT	-	TIM8_CH2, SAI2_SD_A, FMC_D28, EVENTOUT	-
-	-	-	C2	176	-	C2	-	-	176	PI7	I/O	FT	-	TIM8_CH3, SAI2_FS_A, FMC_D29, EVENTOUT	-
-	-	-	F6	-	-	F6	-	-	-	VSS	S	-	-	-	-
-	-	-	F7	-	-	F7	-	-	-	VSS	S	-	-	-	-
-	-	-	F8	-	-	F8	-	-	-	VSS	S	-	-	-	-
-	-	-	F9	-	-	F9	-	-	-	VSS	S	-	-	-	-
-	-	-	F10	-	-	F10	-	-	-	VSS	S	-	-	-	-

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

				Pin N	lumbe	r									
	STN	132F7	22xx			STM	32F72	3xx				4)			
LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	WLCSP100	UFBGA176	UFBGA144	LQFP144	LQFP176	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	G6	-	-	G6	ı	-	-	VSS	S	-	-	-	-
-	-	-	G7	-	-	G7	-	-	-	VSS	S	-	-	-	-
-	-	-	G8	-	-	G8	-	-	-	VSS	S	-	-	-	-
-	-	-	G9	-	-	G9	-	-	-	VSS	S	-	-	-	-
-	-	-	G10	-	-	G10	-	-	-	VSS	S	-	-	-	-
-	-	-	H6	-	-	H6	İ	-	-	VSS	S	-	-	-	-
-	-	-	H7	-	-	H7	İ	-	-	VSS	S	-	-	-	-
-	-	-	H8	-	-	H8	İ	-	-	VSS	S	ı	-	-	-
-	-	-	H9	1	-	Н9	İ	-	-	VSS	S	ı	-	-	-
-	-	-	H10	ı	-	H10	İ	-	-	VSS	S	ı	-	-	-
-	-	-	J6	-	-	J6	-	-	-	VSS	S	-	-	-	-
-	-	-	J7	-	-	J7	-	-	-	VSS	S	-	-	-	-
-	-	-	J8	-	-	J8	-	-	-	VSS	S	-	-	-	-
-	-	-	J9	-	-	J9	-	-	-	VSS	S	-	-	-	-
-	-	-	J10	-	-	J10	i	-	-	VSS	S	-	-	-	-
-	-	-	K6	-	-	K6	-	-	-	VSS	S	-	-	-	-
-	-	-	K7	-	-	K7	-	-	-	VSS	S	-	-	-	-
-	-	-	K8	-	-	K8	-	-	-	VSS	S	-	-	-	-





Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

				Pin N	lumbe	r									
	STN	132F7	22xx			STM	32F72	Зхх				4			
LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	WLCSP100	UFBGA176	UFBGA144	LQFP144	LQFP176	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	K9	-	-	K9	-	-	-	VSS	S	-	-	-	-
-	-	-	K10	-	-	K10	-	-	-	VSS	S	-	-	-	-

- 1. Function availability depends on the chosen device.
- 2. PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited:
 - The speed should not exceed 2 MHz with a maximum load of 30 pF.
 - These I/Os must not be used as a current source (e.g. to drive an LED).
- 3. Main function after the first backup domain power-up. Later on, it depends on the contents of the RTC registers even after reset (because these registers are not reset by the main reset).
- 4. ULPI signals not available on the STM32F723xx devices.
- 5. FT = 5 V tolerant except when in analog mode or oscillator mode (for PC14, PC15, PH0 and PH1).
- 6. If the device is in regulator OFF/internal reset ON mode (BYPASS_REG pin is set to VDD), then PA0 is used as an internal reset (active low).

Table 11. FMC pin definition

Pin name	NOR/PSRAM/SR AM	NOR/PSRAM Mux	NAND16	SDRAM
PF0	A0	-	-	A0
PF1	A1	-	-	A1
PF2	A2	-	-	A2
PF3	A3	-	-	A3
PF4	A4	-	-	A4
PF5	A5	-	-	A5
PF12	A6	-	-	A6
PF13	A7	-	-	A7
PF14	A8	-	-	A8
PF15	A9	-	-	A9
PG0	A10	-	-	A10
PG1	A11	-	-	A11
PG2	A12	-	-	A12
PG3	A13	-	-	-
PG4	A14	-	-	BA0
PG5	A15	-	-	BA1
PD11	A16	A16	CLE	-
PD12	A17	A17	ALE	-
PD13	A18	A18	-	-
PE3	A19	A19	-	-
PE4	A20	A20	-	-
PE5	A21	A21	-	-
PE6	A22	A22	-	-
PE2	A23	A23	-	-
PG13	A24	A24	-	-
PG14	A25	A25	-	-
PD14	D0	DA0	D0	D0
PD15	D1	DA1	D1	D1
PD0	D2	DA2	D2	D2
PD1	D3	DA3	D3	D3
PE7	D4	DA4	D4	D4
PE8	D5	DA5	D5	D5
PE9	D6	DA6	D6	D6



Table 11. FMC pin definition (continued)

Pin name	NOR/PSRAM/SR AM	NOR/PSRAM Mux	NAND16	SDRAM
PE10	D7	DA7	D7	D7
PE11	D8	DA8	D8	D8
PE12	D9	DA9	D9	D9
PE13	D10	DA10	D10	D10
PE14	D11	DA11	D11	D11
PE15	D12	DA12	D12	D12
PD8	D13	DA13	D13	D13
PD9	D14	DA14	D14	D14
PD10	D15	DA15	D15	D15
PH8	D16	-	-	D16
PH9	D17	-	-	D17
PH10	D18	-	-	D18
PH11	D19	-	-	D19
PH12	D20	-	-	D20
PH13	D21	-	-	D21
PH14	D22	-	-	D22
PH15	D23	-	-	D23
PI0	D24	-	-	D24
PI1	D25	-	-	D25
PI2	D26	-	-	D26
PI3	D27	-	-	D27
PI6	D28	-	-	D28
PI7	D29	-	-	D29
PI9	D30	-	-	D30
PI10	D31	-	-	D31
PD7	NE1	NE1	-	-
PG9	NE2	NE2	NCE	-
PG10	NE3	NE3	-	-
PG11	-	-	-	-
PG12	NE4	NE4	-	-
PD3	CLK	CLK	-	-
PD4	NOE	NOE	NOE	-
PD5	NWE	NWE	NWE	-
PD6	NWAIT	NWAIT	NWAIT	-



Table 11. FMC pin definition (continued)

Pin name	NOR/PSRAM/SR AM	NOR/PSRAM Mux	NAND16	SDRAM
PB7	NADV	NADV	-	-
PF6	-	-	-	-
PF7	-	-	-	-
PF8	-	-	-	-
PF9	-	-	-	-
PF10	-	-	-	-
PG6	-	-	-	-
PG7	-	-	INT	-
PE0	NBL0	NBL0	-	NBL0
PE1	NBL1	NBL1	-	NBL1
PI4	NBL2	-	-	NBL2
PI5	NBL3	-	-	NBL3
PG8	-	-	-	SDCLK
PC0	-	-	-	SDNWE
PF11	-	-	-	SDNRAS
PG15	-	-	-	SDNCAS
PH2	-	-	-	SDCKE0
PH3	-	-	-	SDNE0
PH6	-	-	-	SDNE1
PH7	-	-	-	SDCKE1
PH5	-	-	-	SDNWE
PC2	-	-	-	SDNE0
PC3	-	-	-	SDCKE0
PB5	-	-	-	SDCKE1
PB6	-	-	-	SDNE1



Table 12. STM32F722xx and STM32F723xx alternate function mapping

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
Po	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/1 1/LPTIM1	I2C1/2/3/U SART1	SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5	SPI2/I2S2/ SPI3/I2S3/ SPI3/I2S3/ SAI1/ UART4	SPI2/I2S2/S PI3/I2S3/US ART1/2/3/UA RT5	SAI2/USART 6/UART4/5/7/ 8/OTG1_FS	CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS	SAI2/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS	SDMMC2	UART7/F MC/SDM MC1/ OTG2_FS	sys
	PA0	-	TIM2_CH1 /TIM2_ET R	TIM5_CH1	TIM8_ETR	-	-	-	USART2_CT S	UART4_TX	-	SAI2_SD_B	-	-	EVEN TOUT
	PA1	-	TIM2_CH2	TIM5_CH2	-	-	-	-	USART2_RT S	UART4_RX	QUADSPI_ BK1_IO3	SAI2_MCK _B	-	-	EVEN TOUT
	PA2	-	TIM2_CH3	TIM5_CH3	TIM9_CH1	-	-	-	USART2_TX	SAI2_SCK_B	-	-	-	-	EVEN TOUT
	PA3	-	TIM2_CH4	TIM5_CH4	TIM9_CH2	-	-	-	USART2_RX	-	-	OTG_HS_U LPI_D0	-	-	EVEN TOUT
	PA4	-	-	-	-	-	SPI1_NSS /I2S1_WS	SPI3_NSS /I2S3_WS	USART2_CK	-	-	-	-	OTG_HS_ SOF	EVEN TOUT
Port A	PA5	-	TIM2_CH1 /TIM2_ET R	-	TIM8_CH1 N	-	SPI1_SCK /I2S1_CK	-	-	-	-	OTG_HS_U LPI_CK	-	-	EVEN TOUT
	PA6	-	TIM1_BKI N	TIM3_CH1	TIM8_BKIN	-	SPI1_MIS O	-	-,	- ,	TIM13_CH1	-	-		EVEN TOUT
	PA7	-	TIM1_CH1 N	TIM3_CH2	TIM8_CH1 N	-	SPI1_MO SI/I2S1_S D	-	-	-	TIM14_CH1	-	-	FMC_SDN WE	EVEN TOUT
	PA8	MCO1	TIM1_CH1	-	TIM8_BKIN	I2C3_SCL	-	-	USART1_CK	-	-	OTG_FS_S OF	-	-	EVEN TOUT
	PA9	-	TIM1_CH2	-	-	I2C3_SMB A	SPI2_SCK /I2S2_CK	-	USART1_TX	-	-		-	-	EVEN TOUT
	PA10	-	TIM1_CH3	-	-	-	-	-	USART1_RX	-	-	OTG_FS_I D	-	-	EVEN TOUT
	PA11	-	TIM1_CH4	-	-	-	-	-	USART1_CT S	-	CAN1_RX	OTG_FS_D M	-	-	EVEN TOUT

Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
Po	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/1 1/LPTIM1	I2C1/2/3/U SART1	SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5	SPI2/I2S2/ SPI3/I2S3/ SPI3/I2S3/ SAI1/ UART4	SPI2/I2S2/S PI3/I2S3/US ART1/2/3/UA RT5	SAI2/USART 6/UART4/5/7/ 8/OTG1_FS	CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS	SAI2/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS	SDMMC2	UART7/F MC/SDM MC1/ OTG2_FS	sys
	PA12	-	TIM1_ETR	-	-	-	-	-	USART1_RT S	SAI2_FS_B	CAN1_TX	OTG_FS_D P	-	-	EVEN TOUT
	PA13	JTMS- SWDIO	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
Port A	PA14	JTCK- SWCLK	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PA15	JTDI	TIM2_CH1 /TIM2_ET R	-	-	-	SPI1_NSS /I2S1_WS	SPI3_NSS /I2S3_WS	-	UART4_RTS	-	-	-	-	EVEN TOUT
	PB0	-	TIM1_CH2 N	TIM3_CH3	TIM8_CH2 N	-	-	-	-	UART4_CTS	-	OTG_HS_U LPI_D1	-	-	EVEN TOUT
	PB1	-	TIM1_CH3 N	TIM3_CH4	TIM8_CH3 N	-	-	-	-	-	-	OTG_HS_U LPI_D2	-	-	EVEN TOUT
	PB2	-	-	-	=	-	-	SAI1_SD_ A	SPI3_MOSI/I 2S3_SD	-	QUADSPI_ CLK	=	-	-	EVEN TOUT
	PB3	JTDO/TR ACESWO	TIM2_CH2	-	-	-	SPI1_SCK /I2S1_CK	SPI3_SCK /I2S3_CK	-	-	-	SDMMC2_ D2	-	-	EVEN TOUT
Port B	PB4	NJTRST	-	TIM3_CH1	-	-	SPI1_MIS O	SPI3_MIS O	SPI2_NSS/I2 S2_WS	-	-	SDMMC2_ D3	-	-	EVEN TOUT
	PB5	-	-	TIM3_CH2	-	I2C1_SMB A	SPI1_MO SI/I2S1_S D	SPI3_MO SI/I2S3_S D	-	-	-	OTG_HS_U LPI_D7	-	FMC_SDC KE1	EVEN TOUT
	PB6	-	-	TIM4_CH1	=	I2C1_SCL	-	-	USART1_TX	=	-	QUADSPI_ BK1_NCS	-	FMC_SDN E1	EVEN TOUT
	PB7	-	-	TIM4_CH2	-	I2C1_SDA	-	-	USART1_RX	-	-	-	-	FMC_NL	EVEN TOUT
	PB8	-	-	TIM4_CH3	TIM10_CH 1	I2C1_SCL	-	-	-	-	CAN1_RX	SDMMC2_ D4	-	SDMMC1 _D4	EVEN TOUT





Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
Po	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/1 1/LPTIM1	I2C1/2/3/U SART1	SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5	SPI2/I2S2/ SPI3/I2S3/ SPI3/I2S3/ SAI1/ UART4	SPI2/I2S2/S PI3/I2S3/US ART1/2/3/UA RT5	SAI2/USART 6/UART4/5/7/ 8/OTG1_FS	CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS	SAI2/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS	SDMMC2	UART7/F MC/SDM MC1/ OTG2_FS	sys
	PB9	-	-	TIM4_CH4	TIM11_CH1	I2C1_SDA	SPI2_NSS /I2S2_WS	-	-	-	CAN1_TX	SDMMC2_ D5	-	SDMMC1 _D5	EVEN TOUT
	PB10	-	TIM2_CH3	-	-	I2C2_SCL	SPI2_SCK /I2S2_CK	-	USART3_TX	-	-	OTG_HS_U LPI_D3	-	-	EVEN TOUT
	PB11	-	TIM2_CH4	-	-	I2C2_SDA	-	-	USART3_RX	-	-	OTG_HS_U LPI_D4	-	-	EVEN TOUT
Port B	PB12		TIM1_BKI N			I2C2_SMB A	SPI2_NSS /I2S2_WS	-,	USART3_CK	-	-,	OTG_HS_U LPI_D5	-	OTG_HS_ ID	EVEN TOUT
	PB13	-	TIM1_CH1 N	-	-	-	SPI2_SCK /I2S2_CK	-	USART3_CT S	-	-	OTG_HS_U LPI_D6	-	-	EVEN TOUT
	PB14	-	TIM1_CH2 N	-	TIM8_CH2 N	-	SPI2_MIS O	-	USART3_RT S	-	TIM12_CH1	SDMMC2_ D0	-	OTG_HS_ DM	EVEN TOUT
	PB15	RTC_REF IN	TIM1_CH3 N	-	TIM8_CH3 N	-	SPI2_MO SI/I2S2_S D	-	-	-	TIM12_CH2	SDMMC2_ D1	-	OTG_HS_ DP	EVEN TOUT
	PC0	-	-	-	-	-	-	-	-	SAI2_FS_B	-	OTG_HS_U LPI_STP	-	FMC_SDN WE	EVEN TOUT
Port C	PC1	TRACED0	-	-	-	-	SPI2_MO SI/I2S2_S D	SAI1_SD_ A	-	-	-	-	-	-	EVEN TOUT
FUILC	PC2	-	-	-	-	-	SPI2_MIS O	-	-	-	-	OTG_HS_U LPI_DIR	-	FMC_SDN E0	EVEN TOUT
	PC3	-	-	-	-	-	SPI2_MO SI/I2S2_S D	-	-	-	-	OTG_HS_U LPI_NXT	-	FMC_SDC KE0	EVEN TOUT

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
Po	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/1 1/LPTIM1	I2C1/2/3/U SART1	SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5	SPI2/I2S2/ SPI3/I2S3/ SPI3/I2S3/ SAI1/ UART4	SPI2/I2S2/S PI3/I2S3/US ART1/2/3/UA RT5	SAI2/USART 6/UART4/5/7/ 8/OTG1_FS	CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS	SAI2/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS	SDMMC2	UART7/F MC/SDM MC1/ OTG2_FS	sys
	PC4	-	-	-	-	-	I2S1_MCK	-	-	-	-	-	-	FMC_SDN E0	EVEN TOUT
	PC5	-	-	-	-	-	-	-	-	-	-	-	-	FMC_SDC KE0	EVEN TOUT
	PC6	-	-	TIM3_CH1	TIM8_CH1	-	I2S2_MCK	-	-	USART6_TX	-	SDMMC2_ D6	-	SDMMC1 _D6	EVEN TOUT
	PC7	-	-	TIM3_CH2	TIM8_CH2	-	-	I2S3_MCK	-	USART6_RX	-	SDMMC2_ D7	-	SDMMC1 _D7	EVEN TOUT
	PC8	TRACED1	-	TIM3_CH3	TIM8_CH3	-	-	-	UART5_RTS	USART6_CK	-	-	-	SDMMC1 _D0	EVEN TOUT
	PC9	MCO2	1	TIM3_CH4	TIM8_CH4	I2C3_SDA	I2S_CKIN	-	UART5_CTS	-	QUADSPI_ BK1_IO0	-	-	SDMMC1 _D1	EVEN TOUT
Port C	PC10	-	-	-	-	-	-	SPI3_SCK /I2S3_CK	USART3_TX	UART4_TX	QUADSPI_ BK1_IO1	-	-	SDMMC1 _D2	EVEN TOUT
	PC11	-	-	-	-	-	-	SPI3_MIS O	USART3_RX	UART4_RX	QUADSPI_ BK2_NCS	-	-	SDMMC1 _D3	EVEN TOUT
	PC12	TRACED3	-	-	-	-	-	SPI3_MO SI/I2S3_S D	USART3_CK	UART5_TX	-	-	-	SDMMC1 _CK	EVEN TOUT
	PC13	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PC14	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PC15	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT





Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
Po	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/1 1/LPTIM1	I2C1/2/3/U SART1	SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5	SPI2/I2S2/ SPI3/I2S3/ SPI3/I2S3/ SAI1/ UART4	SPI2/I2S2/S PI3/I2S3/US ART1/2/3/UA RT5	SAI2/USART 6/UART4/5/7/ 8/OTG1_FS	CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS	SAI2/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS	SDMMC2	UART7/F MC/SDM MC1/ OTG2_FS	sys
	PD0	-	-	-	-	-	-	-	-	-	CAN1_RX	-	-	FMC_D2	EVEN TOUT
	PD1	-	-	-	-	ı	-	ı	1	-	CAN1_TX	-	ı	FMC_D3	EVEN TOUT
	PD2	TRACED2	-	TIM3_ETR	-	-	-	-	-	UART5_RX	-	-	-	SDMMC1 _CMD	EVEN TOUT
	PD3	-	-	-	-	-	SPI2_SCK /I2S2_CK	-	USART2_CT S	-	-	-	-	FMC_CLK	EVEN TOUT
	PD4	-	-	-	-	-	-	-	USART2_RT S	-	-	-	-	FMC_NO E	EVEN TOUT
	PD5	-	-	-	-	-	-	-	USART2_TX	-	-	-	-	FMC_NW E	EVEN TOUT
Port D	PD6	-	-	-	-	-	SPI3_MO SI/I2S3_S D	SAI1_SD_ A	USART2_RX	-	-	-	SDMMC2 _CK	FMC_NW AIT	EVEN TOUT
	PD7	-	-	-	-	-	-	-	USART2_CK	-	-	-	SDMMC2 _CMD	FMC_NE1	EVEN TOUT
	PD8	-	-	-	-	-	-	-	USART3_TX	-	-	-	-	FMC_D13	EVEN TOUT
	PD9	-	-	-	-	-	-	-	USART3_RX	-	-	-	-	FMC_D14	EVEN TOUT
	PD10	-	-	-	-	-	-	-	USART3_CK	-	-	-	-	FMC_D15	EVEN TOUT
	PD11	-	-	-	-	-	-	-	USART3_CT S	-	QUADSPI_ BK1_IO0	SAI2_SD_A	-	FMC_A16/ FMC_CLE	EVEN TOUT
	PD12	-	-	TIM4_CH1	LPTIM1_IN 1	-	-	-	USART3_RT S	-	QUADSPI_ BK1_IO1	SAI2_FS_A	-	FMC_A17/ FMC_ALE	EVEN TOUT
	PD13	-	-	TIM4_CH2	LPTIM1_O UT	-	-	-	-	-	QUADSPI_ BK1_IO3	SAI2_SCK_ A	-	FMC_A18	EVEN TOUT
Port D	PD14	-	-	TIM4_CH3	-	-	-	-	-	UART8_CTS	-	-	-	FMC_D0	EVEN TOUT
FUILD	PD15	-	-	TIM4_CH4	-	-	-	-	-	UART8_RTS	-	-	-	FMC_D1	EVEN TOUT

92/226

			Та	ble 12. S	STM32F72	2xx and	STM32F7	23xx alt	ernate fun	ction mapp	oing (cont	inued)			
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
Po	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/1 1/LPTIM1	I2C1/2/3/U SART1	SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5	SPI2/I2S2/ SPI3/I2S3/ SPI3/I2S3/ SAI1/ UART4	SPI2/I2S2/S PI3/I2S3/US ART1/2/3/UA RT5	SAI2/USART 6/UART4/5/7/ 8/OTG1_FS	CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS	SAI2/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS	SDMMC2	UART7/F MC/SDM MC1/ OTG2_FS	sys
	PE0	-	-	TIM4_ETR	LPTIM1_ET R	-	-	-	-	UART8_Rx	-	SAI2_MCK _A	-	FMC_NBL 0	EVEN TOUT
	PE1	-	-	-	LPTIM1_IN 2	-	-	-	-	UART8_Tx	-	-	-	FMC_NBL 1	EVEN TOUT
	PE2	TRACECL K	-	-	-	-	SPI4_SCK	SAI1_MCL K_A	-	-	QUADSPI_ BK1_IO2	-	-	FMC_A23	EVEN TOUT
	PE3	TRACED0	-	-	-	-	-	SAI1_SD_ B	-	-	-	-	-	FMC_A19	EVEN TOUT
	PE4	TRACED1	-	-	-	-	SPI4_NSS	SAI1_FS_ A	-	-	-	-	-	FMC_A20	EVEN TOUT
	PE5	TRACED2	-	-	TIM9_CH1	-	SPI4_MIS O	SAI1_SCK _A	-	-	-	-	1	FMC_A21	EVEN TOUT
Port E	PE6	TRACED3	TIM1_BKI N2	-	TIM9_CH2	ı	SPI4_MO SI	SAI1_SD_ A	-	-	-	SAI2_MCK _B	ı	FMC_A22	EVEN TOUT
1 011 2	PE7	-	TIM1_ETR	-	-	-	-	-	-	UART7_Rx	-	QUADSPI_ BK2_IO0	-	FMC_D4	EVEN TOUT
	PE8	-	TIM1_CH1 N	-	-	-	-	-	-	UART7_Tx	-	QUADSPI_ BK2_IO1	-	FMC_D5	EVEN TOUT
	PE9	-	TIM1_CH1	-	-	ı	-	-	-	UART7_RTS	-	QUADSPI_ BK2_IO2	ı	FMC_D6	EVEN TOUT
	PE10	-	TIM1_CH2 N	-	-	-	-	-	-	UART7_CTS	-	QUADSPI_ BK2_IO3	-	FMC_D7	EVEN TOUT
	PE11	-	TIM1_CH2	-	-	-	SPI4_NSS	-	-	-	-	SAI2_SD_B	-	FMC_D8	EVEN TOUT
	PE12	-	TIM1_CH3 N	-	-	-	SPI4_SCK	-	-	-	-	SAI2_SCK_ B	-	FMC_D9	EVEN TOUT
	PE13	-	TIM1_CH3	-	-	-	SPI4_MIS O	-	-	-	-	SAI2_FS_B	-	FMC_D10	EVEN TOUT
Port E	PE14	-	TIM1_CH4	-	-	-	SPI4_MO SI	-	-	-	-	SAI2_MCK _B	-	FMC_D11	EVEN TOUT
TOILE	PE15	-	TIM1_BKI N	-	-	-	-	-	-	-	-	-	-	FMC_D12	EVEN TOUT





Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
Po	ort	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/1 1/LPTIM1	I2C1/2/3/U SART1	SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5	SPI2/I2S2/ SPI3/I2S3/ SPI3/I2S3/ SAI1/ UART4	SPI2/I2S2/S PI3/I2S3/US ART1/2/3/UA RT5	SAI2/USART 6/UART4/5/7/ 8/OTG1_FS	CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS	SAI2/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS	SDMMC2	UART7/F MC/SDM MC1/ OTG2_FS	sys
	PF0	-	-	-	-	I2C2_SDA	-	-	-	-	-	-	-	FMC_A0	EVEN TOUT
	PF1	-	-	-	-	I2C2_SCL	-	-	-	-	-	-	-	FMC_A1	EVEN TOUT
	PF2	-	-	-	-	I2C2_SMB A	-	-	-	-	-	-	-	FMC_A2	EVEN TOUT
	PF3	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A3	EVEN TOUT
	PF4	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A4	EVEN TOUT
	PF5	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A5	EVEN TOUT
Port F	PF6	-	-	-	TIM10_CH 1	-	SPI5_NSS	SAI1_SD_ B	-	UART7_Rx	QUADSPI_ BK1_IO3	-	-	-	EVEN TOUT
	PF7	-	-	-	TIM11_CH1	-	SPI5_SCK	SAI1_MCL K_B	-	UART7_Tx	QUADSPI_ BK1_IO2	-	-	-	EVEN TOUT
	PF8	-	-	-	-	-	SPI5_MIS O	SAI1_SCK _B	-	UART7_RTS	TIM13_CH1	QUADSPI_ BK1_IO0	-	-	EVEN TOUT
	PF9	-	-	-	-	-	SPI5_MO SI	SAI1_FS_ B	-	UART7_CTS	TIM14_CH1	QUADSPI_ BK1_IO1	-	-	EVEN TOUT
	PF10	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PF11	-	-	-	-	-	SPI5_MO SI	-	-	-	-	SAI2_SD_B	-	FMC_SDN RAS	EVEN TOUT
	PF12	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A6	EVEN TOUT
	PF13	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A7	EVEN TOUT
Port F	PF14	-	-	-	-	-	-	-	=	-	-	-	-	FMC_A8	EVEN TOUT
	PF15	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A9	EVEN TOUT

DS11853 Rev 4

Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
Po	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/1 1/LPTIM1	I2C1/2/3/U SART1	SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5	SPI2/I2S2/ SPI3/I2S3/ SPI3/I2S3/ SAI1/ UART4	SPI2/I2S2/S PI3/I2S3/US ART1/2/3/UA RT5	SAI2/USART 6/UART4/5/7/ 8/OTG1_FS	CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS	SAI2/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS	SDMMC2	UART7/F MC/SDM MC1/ OTG2_FS	sys
	PG0	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A10	EVEN TOUT
	PG1	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A11	EVEN TOUT
	PG2	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A12	EVEN TOUT
	PG3	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A13	EVEN TOUT
	PG4	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A14/ FMC_BA0	EVEN TOUT
Port G	PG5	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A15/ FMC_BA1	EVEN TOUT
	PG6	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PG7	-	-	-	-	-	-	-	-	USART6_CK	-	-	-	FMC_INT	EVEN TOUT
	PG8	-	-	-	-	-	-	-	-	USART6_RT S	-	-	-	FMC_SDC LK	EVEN TOUT
	PG9	-	-	-	-	-	-	-	-	USART6_RX	QUADSPI_ BK2_IO2	SAI2_FS_B	SDMMC2 _D0	FMC_NE2 /FMC_NC E	EVEN TOUT
	PG10	-	-	-	-	-	-	-	-	-	-	SAI2_SD_B	SDMMC2 _D1	FMC_NE3	EVEN TOUT





Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
Po	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/1 1/LPTIM1	I2C1/2/3/U SART1	SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5	SPI2/I2S2/ SPI3/I2S3/ SPI3/I2S3/ SAI1/ UART4	SPI2/I2S2/S PI3/I2S3/US ART1/2/3/UA RT5	SAI2/USART 6/UART4/5/7/ 8/OTG1_FS	CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS	SAI2/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS	SDMMC2	UART7/F MC/SDM MC1/ OTG2_FS	sys
	PG11	-	-	-	-	-	-	-	-	-	-	SDMMC2_ D2	-	-	EVEN TOUT
	PG12	-	-	-	LPTIM1_IN 1	-	-	-	-	USART6_RT S	-	-	SDMMC2 _D3	FMC_NE4	EVEN TOUT
Port G	PG13	TRACED0	-	-	LPTIM1_O UT	-	-	-	-	USART6_CT S	-	-	-	FMC_A24	EVEN TOUT
	PG14	TRACED1	-	-	LPTIM1_ET R	-	-	-	-	USART6_TX	QUADSPI_ BK2_IO3	-	-	FMC_A25	EVEN TOUT
	PG15	-	-	-	-	-	-	-	-	USART6_CT S	-	-	-	FMC_SDN CAS	EVEN TOUT
	PH0	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PH1	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PH2	-	-	-	LPTIM1_IN 2	-	-	-	-	-	QUADSPI_ BK2_IO0	SAI2_SCK_ B	-	FMC_SDC KE0	EVEN TOUT
Port H	PH3	-	-	ı	-	ı	-	ı	1	ı	QUADSPI_ BK2_IO1	SAI2_MCK _B	ı	FMC_SDN E0	EVEN TOUT
FOITT	PH4	-	-	-	-	I2C2_SCL	-	-	-	-	-	OTG_HS_U LPI_NXT	-	1	EVEN TOUT
	PH5	-	-	-	-	I2C2_SDA	SPI5_NSS	-	-	-	-	-	-	FMC_SDN WE	EVEN TOUT
	PH6	-	-	-	-	I2C2_SMB A	SPI5_SCK	-	-	-	TIM12_CH1	-	-	FMC_SDN E1	EVEN TOUT
	PH7	-	-	-	-	I2C3_SCL	SPI5_MIS O	-	-	-	-	-	-	FMC_SDC KE1	EVEN TOUT

			Та	ble 12. S	STM32F72	22xx and	STM32F7	23xx alt	ernate fun	ction mapp	oing (cont	inued)			
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
Po	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/1 1/LPTIM1	I2C1/2/3/U SART1	SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5	SPI2/I2S2/ SPI3/I2S3/ SPI3/I2S3/ SAI1/ UART4	SPI2/I2S2/S PI3/I2S3/US ART1/2/3/UA RT5	SAI2/USART 6/UART4/5/7/ 8/OTG1_FS	CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS	SAI2/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS	SDMMC2	UART7/F MC/SDM MC1/ OTG2_FS	sys
	PH8	-	-	-	-	I2C3_SDA	-	-	-	-	-	-	-	FMC_D16	EVEN TOUT
	PH9	-	-	-	-	I2C3_SMB A	-	-	-	-	TIM12_CH2	-	-	FMC_D17	EVEN TOUT
	PH10	ı	-	TIM5_CH1	-	-	-	-	-	-	-	-	-	FMC_D18	EVEN TOUT
Port H	PH11	1	-	TIM5_CH2	-	-	-	-	-	-	-	-	-	FMC_D19	EVEN TOUT
FOILTI	PH12	ı	-	TIM5_CH3	-	-	-	-	ı	-	-	-	-	FMC_D20	EVEN TOUT
	PH13	-	-	-	TIM8_CH1 N	-	-	-	-	UART4_TX	CAN1_TX	-	-	FMC_D21	EVEN TOUT
	PH14	-	-	-	TIM8_CH2 N	-	-	-	-	UART4_RX	CAN1_RX	-	-	FMC_D22	EVEN TOUT
	PH15	-	-	-	TIM8_CH3 N	-	-	-	-	-	-	-	-	FMC_D23	EVEN TOUT
	PI0	-	-	TIM5_CH4	-	-	SPI2_NSS /I2S2_WS	-	-	-	-	-	-	FMC_D24	EVEN TOUT
	PI1	-	-	-	TIM8_BKIN 2	-	SPI2_SCK /I2S2_CK	-	-	-	-	-	-	FMC_D25	EVEN TOUT
	PI2	-	-	-	TIM8_CH4	-	SPI2_MIS O	-	-	-	-	-	-	FMC_D26	EVEN TOUT
Port I	PI3	-	-	-	TIM8_ETR	-	SPI2_MO SI/I2S2_S D	-	-	-	-	-	-	FMC_D27	EVEN TOUT
	PI4	-	-	-	TIM8_BKIN	-	-	-	-	-	-	SAI2_MCK _A	-	FMC_NBL	EVEN TOUT
	PI5	-	-	-	TIM8_CH1	-	-	-	-	-	-	SAI2_SCK_ A	-	FMC_NBL	EVEN TOUT
	PI6	-,	-	-	TIM8_CH2	-	-	-	-	-	-	SAI2_SD_A	-	FMC_D28	EVEN TOUT



Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)

	Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)														
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
Po	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/1 1/LPTIM1	I2C1/2/3/U SART1	SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5	SPI2/I2S2/ SPI3/I2S3/ SPI3/I2S3/ SAI1/ UART4	SPI2/I2S2/S PI3/I2S3/US ART1/2/3/UA RT5	SAI2/USART 6/UART4/5/7/ 8/OTG1_FS	CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS	SAI2/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS	SDMMC2	UART7/F MC/SDM MC1/ OTG2_FS	sys
	PI7	ı	-	-	TIM8_CH3	-	-	-	-	-	-	SAI2_FS_A	1	FMC_D29	EVEN TOUT
	PI8	i	-	-	-	-	-	-	ı	-	-	-	ı	ı	EVEN TOUT
	PI9	i	-	-	-	ı	-	-	1	UART4_RX	CAN1_RX	-	1	FMC_D30	EVEN TOUT
	PI10	-	-	-	-	-	-	-	-	-	-	-	-	FMC_D31	EVEN TOUT
Port I	PI11	-	-	-	-	-	-	-	-	-	-	OTG_HS_U LPI_DIR	-	-	EVEN TOUT
	PI12	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PI13	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PI14	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PI15	-	-	-	-	-	-	-	=	-	-	-	-	-	EVEN TOUT

5 Memory mapping

Refer to the product line reference manual for details on the memory mapping as well as the boundary addresses for all peripherals.

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.3 V (for the 1.7 V \leq V_{DD} \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean±2σ).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 24.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 25*.



6.1.6 Power supply scheme

Backup circuitry (OSC32K,RTC, wer switch VBAT = Wakeup logic 1.65 to 3.6V Backup registers, backup RAM) evel shifter Ю GP I/Os Logic V_{DDS}DMMC V_{DDSDMMC} 100 nF PG[9..12], PD[6,7] Ю Logic Kernel logic (CPU, digital 2 × 2.2 µF & RAM) V_{DD} ...11/12 Voltage regulator 12 × 100 nF + 1 × 4.7 μF BYPASS_REG Flash memory V_{DDUSB} V_{DDUSB} OTG FS PHY 100 nF Reset PDR_ON controller V_{DDA} VREF V_{REF+} Analog: RCs, PLI 100 nF 100 nF V_{REF}-ADC V_{SSA} MSv42076V2

Figure 26. STM32F722xx power supply scheme

- The two 2.2 µF ceramic capacitors should be replaced by two 100 nF decoupling capacitors when the voltage regulator is OFF.
- 2. The 4.7 μF ceramic capacitor must be connected to one of the V_{DD} pin.
- 3. $V_{DDA}=V_{DD}$ and $V_{SSA}=V_{SS}$.

577




Figure 27. STM32F723xx power supply scheme

1. The V_{DDUSB} allows supplying the PHY FS in PA11/PA12 and the PHY HS on PB14/PB15.

- 2. The two 2.2 µF ceramic capacitors should be replaced by two 100 nF decoupling capacitors when the voltage regulator is OFF.
- 3. The 4.7 μ F ceramic capacitor must be connected to one of the V_{DD} pin.
- 4. $V_{DDA}=V_{DD}$ and $V_{SSA}=V_{SS}$

Caution:

Each power supply pair (V_{DD}/V_{SS}, V_{DDA}/V_{SSA} ...) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure good operation of the device. It is not recommended to remove filtering capacitors to reduce PCB size or cost. This might cause incorrect operation of the device.

6.1.7 **Current consumption measurement**

IDD_VBAT_VBAT_ I_{DD} V_{DD} V_{DDA} ai14126

Figure 28. Current consumption measurement scheme

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 13: Voltage characteristics*, Table 14: Current characteristics, and Table 15: Thermal characteristics may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. The device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard. Extended mission profiles are available on demand.

Symbol Ratings Min Max Unit External main supply voltage (including V_{DDA}, V_{DD.} $V_{DD}-V_{SS}$ -0.34.0 V_{BAT}, V_{DDUSB} and V_{DDSDMMC}) ⁽¹⁾ Input voltage on FT pins(2) $V_{SS} - 0.3$ V_{DD}+4.0 ٧ $V_{SS} - 0.3$ 4.0 Input voltage on TTa pins V_{IN} $V_{SS} - 0.3$ Input voltage on any other pin 4.0 Input voltage on BOOT pin 9.0 V_{SS}

Table 13. Voltage characteristics

Symbol	Ratings	Min	Max	Unit
$ \Delta V_{DDx} $	Variations between different V_{DD} power pins	-	50	mV
$ V_{SSX} - V_{SS} $	Variations between all the different ground pins ⁽³⁾	-	50	1110
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Sectio Absolute n ratings (ele sensitivity)	naximum ectrical	-

Table 13. Voltage characteristics (continued)

- All main power (V_{DD}, V_{DDA}, V_{DDSDMMC}, V_{DDUSB}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- V_{IN} maximum value must always be respected. Refer to Table 14 for the values of the maximum allowed injected current.
- 3. Include VREF- pin.

Table 14. Current characteristics

Symbol	Ratings	Max.	Unit
Σl _{VDD}	Total current into sum of all V _{DD_x} power lines (source) ⁽¹⁾	300	
Σ I _{VSS}	Total current out of sum of all V _{SS_x} ground lines (sink) ⁽¹⁾	- 300	
Σ I _{VDDUSB}	Total current into V _{DDUSB} power line (source)	25	
Σ I _{VDDSDMMC}	Total current into V _{DDSDMMC} power line (source)	60	
I _{VDD}	Maximum current into each V _{DD_x} power line (source) ⁽¹⁾	100	
I _{VDDSDMMC}	Maximum current into V _{DDSDMMC} power line (source): PG[12:9], PD[7:6]	100	
I _{VSS}	Maximum current out of each V _{SS_x} ground line (sink) ⁽¹⁾	- 100	
,	Output current sunk by any I/O and control pin	25	mA
l _{IO}	Output current sourced by any I/Os and control pin	- 25	
	Total output current sunk by sum of all I/O and control pins (2)	120	
ΣI_{IO}	Total output current sunk by sum of all USB I/Os	25	
	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	- 120	
1	Injected current on FT, FTf, RST and B pins (3)		
I _{INJ(PIN)}	Injected current on TTa pins ⁽⁴⁾	±5	
$\Sigma I_{\text{INJ(PIN)}}^{(4)}$	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	±25	

- All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
- 3. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum
- A positive injection is induced by V_{IN}>V_{DDA} while a negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 13: Voltage characteristics* for the values of the maximum allowed input voltage.
- 5. When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values).



Table 15. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG} Storage temperature range		- 65 to +150	°C
T _J	Maximum junction temperature	125	

6.3 Operating conditions

6.3.1 General operating conditions

Table 16. General operating conditions

Symbol	Parameter	Conditions ⁽¹⁾		Min	Тур	Max	Unit
		Power Scale 3 (VOS[1:0] bits in PWR_CR register = 0x01), ReguON, over-drive OFF	ılator	0	-	144	
			Over- drive OFF	0	-	168	
f _{HCLK}	Internal AHB clock frequency	Regulator ON	Over- drive ON		-	180	
		Power Scale 1 (VOS[1:0] bits in PWR CR register= 0x11),	Over- drive OFF	0	-	180	MHz
		Regulator ON	Over- drive ON		-	216 ⁽²⁾	
f	Internal APB1 clock frequency	Over-drive OFF	0	-	45		
f _{PCLK1}	Internal AFBT Clock frequency	Over-drive ON	0	-	54		
f	Internal APB2 clock frequency	Over-drive OFF	0	-	90		
f _{PCLK2}	Tinternal AFB2 Clock frequency	Over-drive ON		0	-	108	
V_{DD}	Standard operating voltage	-		1.7 ⁽³⁾	-	3.6	
V _{DDA} ⁽⁴⁾⁽⁵⁾	Analog operating voltage (ADC limited to 1.2 M samples)	Must be the same potential as V	(6)	1.7 ⁽³⁾	-	2.4	
V DDA	Analog operating voltage (ADC limited to 2.4 M samples)	Must be the same potential as V _{DD} ⁽⁶⁾		2.4	-	3.6	
.,	USB supply voltage (supply	USB not used	1.7	3.3	3.6	V	
V _{DDUSB}	voltage for PA11,PA12, PB14 and PB15 pins)	USB used		3.0	-	3.6	
V _{BAT}	Backup operating voltage		1.65	-	3.6		
V _{DDSDMMC}	SDMMC2 supply voltage (supply voltage for PG[12:9] and PD6 pins)	It can be different from V _D	D	1.7	-	3.6	

Table 16. General operating conditions (continued)

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
		Power Scale 3 ((VOS[1:0] bits in PWR_CR register = 0x01), 144 MHz HCLK max frequency	1.08	1.14	1.20	
	Regulator ON: 1.2 V internal voltage on V _{CAP_1} /V _{CAP_2} pins	Power Scale 2 ((VOS[1:0] bits in PWR_CR register = 0x10), 168 MHz HCLK max frequency with over-drive OFF or 180 MHz with over-drive ON	1.20	1.26	1.32	
V ₁₂		Power Scale 1 ((VOS[1:0] bits in PWR_CR register = 0x11), 180 MHz HCLK max frequency with over-drive OFF or 216 MHz with over-drive ON	1.26	1.32	1.40	V
	Regulator OFF: 1.2 V external	Max frequency 144 MHz	1.10	1.14	1.20	
	voltage must be supplied from external regulator on	Max frequency 168MHz	1.20	1.26	1.32	
	V _{CAP_1} /V _{CAP_2} pins ⁽⁷⁾	Max frequency 180 MHz	1.26	1.32	1.38	
	Input voltage on RST and FT pins ⁽⁸⁾	2 V ≤V _{DD} ≤3.6 V	- 0.3	-	5.5	
		V _{DD} ≤2 V	- 0.3	-	5.2	
V_{IN}	Input voltage on TTa pins	-	- 0.3	-	V _{DDA} + 0.3	
	Input voltage on BOOT pin	-	0	-	9	
		LQFP64	-	-	881	
		LQFP100	-	-	1117	
	Power dissipation at T _A = 85 °C	WLCSP100	-	-	558	
P_{D}	for suffix 6 or $T_A = 105$ °C for suffix $7^{(9)}$	LQFP144	-	-	1587	mW
	Suffix (19)	LQFP176	-	-	1869	
		UFBGA144	-	-	476	
		UFBGA176	-	-	485	
	Ambient temperature for 6	Maximum power dissipation	- 40	-	85	°C
TA	suffix version	Low power dissipation ⁽¹⁰⁾	- 40	-	105	- °C
IA	Ambient temperature for 7	Maximum power dissipation	- 40	-	105	
	suffix version	Low power dissipation ⁽¹⁰⁾	- 40	-	125	
Tı	Junction temperature range	6 suffix version	- 40	-	105	°C
TJ	Junction temperature range	7 suffix version	- 40	-	125	

- 1. The over-drive mode is not supported at the voltage ranges from 1.7 to 2.1 V.
- 2. 216 MHz maximum frequency for 6 suffix version (200 MHz maximum frequency for 7 suffix version).
- V_{DD}/V_{DDA} minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 3.15.2: Internal reset OFF).
- 4. When the ADC is used, refer to *Table 67: ADC characteristics*.
- 5. If V_{REF+} pin is present, it must respect the following condition: $V_{DDA}-V_{REF+} < 1.2 \text{ V}$.
- It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and power-down operation.



- 7. The over-drive mode is not supported when the internal regulator is OFF.
- 8. To sustain a voltage higher than VDD+0.3, the internal Pull-up and Pull-Down resistors must be disabled
- 9. If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax} .
- 10. In low power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax-

Table 17. Limitations depending on the operating power supply range

Operating power supply range	ADC operation	Maximum Flash memory access frequency with no wait states (f _{Flashmax})	Maximum HCLK frequency vs Flash memory wait states (1)(2)	I/O operation	Possible Flash memory operations
V _{DD} =1.7 to 2.1 V ⁽³⁾	Conversion time up to 1.2 Msps	20 MHz	180 MHz with 8 wait states and over-drive OFF	No I/O compensation	8-bit erase and program operations only
V _{DD} = 2.1 to 2.4 V	Conversion time up to 1.2 Msps	22 MHz	216 MHz with 9 wait states and over-drive ON	No I/O compensation	16-bit erase and program operations
V _{DD} = 2.4 to 2.7 V	Conversion time up to 2.4 Msps	24 MHz	216 MHz with 8 wait states and over-drive ON	I/O compensation works	16-bit erase and program operations
$V_{DD} = 2.7 \text{ to}$ 3.6 $V^{(4)}$	Conversion time up to 2.4 Msps	30 MHz	216 MHz with 7 wait states and over-drive ON	I/O compensation works	32-bit erase and program operations


- Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no wait state is required.
- Thanks to the ART accelerator on ITCM interface and L1-cache on AXI interface, the number of wait states given here
 does not impact the execution speed from Flash memory since the ART accelerator or L1-cache allows to achieve a
 performance equivalent to 0-wait state program execution.
- V_{DD}/V_{DDA} minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 3.15.2: Internal reset OFF).
- The voltage range for USB full speed PHYs can drop down to 2.7 V. However the electrical characteristics of D- and D+ pins will be degraded between 2.7 and 3 V.

6.3.2 VCAP1/VCAP2 external capacitor

Stabilization for the main regulator is achieved by connecting an external capacitor C_{EXT} to the VCAP1/VCAP2 pins. C_{EXT} is specified in *Table 18*.

Note: The VCAP2 pin is not available on the LQFP64 package.

Figure 29. External capacitor C_{EXT}



1. Legend: ESR is the equivalent series resistance.

Table 18. VCAP1/VCAP2 operating conditions⁽¹⁾

Symbol	Parameter	Conditions
CEXT	Capacitance of external capacitor	2.2 μF
ESR	ESR of external capacitor	< 2 Ω

^{1.} When bypassing the voltage regulator, the two 2.2 μ F V_{CAP} capacitors are not required and should be replaced by two 100 nF decoupling capacitors.

Table 19. VCAP1 operating conditions in the LQFP64 package⁽¹⁾

Symbol	Parameter	Conditions
CEXT	Capacitance of external capacitor	4.7 μF
ESR	ESR of external capacitor	between 0.1 Ω and 0.2 Ω

When bypassing the voltage regulator, the 4.7 μF V_{CAP} capacitor is not required and should be replaced by two 100 nF decoupling capacitors.

6.3.3 Operating conditions at power-up / power-down (regulator ON)

Subject to general operating conditions for T_A .

Table 20. Operating conditions at power-up / power-down (regulator ON)

Symbol	Parameter	Min	Max	Unit	
	V _{DD} rise time rate	20	∞	пе//	
^I VDD	V _{DD} fall time rate	20	∞	μs/V	

6.3.4 Operating conditions at power-up / power-down (regulator OFF)

Subject to general operating conditions for T_A.

Table 21. Operating conditions at power-up / power-down (regulator OFF)⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
4	V _{DD} rise time rate	Power-up	20	∞	
t _{VDD}	V _{DD} fall time rate	Power-down	20	∞	μs/V
+	V _{CAP_1} and V _{CAP_2} rise time rate	Power-up	20	∞	μ5/ ν
t _{VCAP}	V _{CAP_1} and V _{CAP_2} fall time rate	Power-down	20	∞	

To reset the internal logic at power-down, a reset must be applied on pin PA0 when V_{DD} reach below 1.08 V.

6.3.5 Reset and power control block characteristics

The parameters given in *Table 22* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 16*.



107/226

Table 22. reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		PLS[2:0]=000 (rising edge)	2.09	2.14	2.19	V
		PLS[2:0]=000 (falling edge)	1.98	2.04	2.08	V
		PLS[2:0]=001 (rising edge)	2.23	2.30	2.37	V
		PLS[2:0]=001 (falling edge)	2.13	2.19	2.25	V
		PLS[2:0]=010 (rising edge)	2.39	2.45	2.51	V
		PLS[2:0]=010 (falling edge)	2.29	2.35	2.39	V
		PLS[2:0]=011 (rising edge)	2.54	2.60	2.65	V
V	Programmable voltage	PLS[2:0]=011 (falling edge)	2.44	2.51	2.56	V
V_{PVD}	detector level selection	PLS[2:0]=100 (rising edge)	2.70	2.76	2.82	V
		PLS[2:0]=100 (falling edge)	2.59	2.66	2.71	V
		PLS[2:0]=101 (rising edge)	2.86	2.93	2.99	V
		PLS[2:0]=101 (falling edge)	2.65	2.84	2.92	V
		PLS[2:0]=110 (rising edge)	2.96	3.03	3.10	V
		PLS[2:0]=110 (falling edge)	2.85	2.93	2.99	V
		PLS[2:0]=111 (rising edge)	3.07	3.14	3.21	V
		PLS[2:0]=111 (falling edge)	2.95	3.03	3.09	V
V _{PVDhyst} ⁽¹⁾	PVD hysteresis	-	-	100	-	mV
V	Power-on/power-down	Falling edge	1.60	1.68	1.76	V
V _{POR/PDR}	reset threshold	Rising edge	1.64	1.72	1.80	V
V _{PDRhyst} ⁽¹⁾	PDR hysteresis	-	-	40	-	mV
V	Brownout level 1	Falling edge	2.13	2.19	2.24	V
V _{BOR1}	threshold	Rising edge	2.23	2.29	2.33	V
V	Brownout level 2	Falling edge	2.44	2.50	2.56	V
V _{BOR2}	threshold	Rising edge	2.53	2.59	2.63	V
V	Brownout level 3	Falling edge	2.75	2.83	2.88	V
V _{BOR3}	threshold	Rising edge	2.85	2.92	2.97	V
V _{BORhyst} ⁽¹⁾	BOR hysteresis	-	-	100	-	mV
T _{RSTTEMPO}	POR reset temporization	-	0.5	1.5	3.0	ms
I _{RUSH} ⁽¹⁾	InRush current on voltage regulator power- on (POR or wakeup from Standby)	-	-	160	250	mA
E _{RUSH} ⁽¹⁾	InRush energy on voltage regulator power- on (POR or wakeup from Standby)	V _{DD} = 1.7 V, T _A = 105 °C, I _{RUSH} = 171 mA for 31 μs	-	-	5.4	μC



- 1. Guaranteed by design.
- 2. The reset temporization is measured from the power-on (POR reset or wakeup from V_{BAT}) to the instant when first instruction is read by the user application code.

6.3.6 Over-drive switching characteristics

When the over-drive mode switches from enabled to disabled or disabled to enabled, the system clock is stalled during the internal voltage set-up.

The over-drive switching characteristics are given in *Table 23*. They are sbject to general operating conditions for T_A .

Symbol Parameter Conditions Min Тур Max Unit HSI 45 HSE max for 4 MHz Over drive switch 45 100 and min for 26 MHz Tod swen enable time External HSE 40 50 MHz μs HSI 20 HSE max for 4 MHz Over drive switch 20 80 Tod_swdis and min for 26 MHz. disable time External HSE 15 50 MHz

Table 23. Over-drive switching characteristics⁽¹⁾

6.3.7 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 28: Current consumption measurement scheme*.

All the run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

^{1.} Guaranteed by design.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load).
- All peripherals are disabled except if it is explicitly mentioned.
- The Flash memory access time is adjusted both to f_{HCLK} frequency and V_{DD} range (see *Table 17: Limitations depending on the operating power supply range*).
- When the regulator is ON, the voltage scaling and over-drive mode are adjusted to f_{HCLK} frequency as follows:
 - Scale 3 for f_{HCLK} ≤ 144 MHz
 - Scale 2 for 144 MHz < f_{HCLK} ≤ 168 MHz
 - Scale 1 for 168 MHz < $f_{HCLK} \le 216$ MHz. The over-drive is only ON at 216 MHz.
- When the regulator is OFF, the V12 is provided externally as described in Table 16: General operating conditions:
- The system clock is HCLK, f_{PCLK1} = f_{HCLK}/4, and f_{PCLK2} = f_{HCLK}/2.
- External clock frequency is 25 MHz and PLL is ON when f_{HCLK} is higher than 25 MHz.
- The typical current consumption values are obtained for 1.7 V \leq V_{DD} \leq 3.6 V voltage range and for T_A= 25 °C unless otherwise specified.
- The maximum values are obtained for 1.7 V ≤ V_{DD} ≤ 3.6 V voltage range and a maximum ambient temperature (T_A) unless otherwise specified.
- For the voltage range 1.7 V \leq V_{DD} \leq 3.6 V, the maximum frequency is 180 MHz.

Table 24. Typical and maximum current consumption in Run mode, code with data processing running from ITCM RAM, regulator ON

Symbol	Parameter	Conditions	f (MU=)	Tun		Max ⁽¹⁾		Unit		
Symbol	Parameter	Conditions	f _{HCLK} (MHz)	Тур	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Oilit		
			216	156	170 ⁽⁴⁾	180 ⁽⁴⁾	200			
			200	144	154	164.6	183			
		All peripherals enabled ⁽²⁾⁽³⁾	180	127	134 ⁽⁴⁾	143 ⁽⁴⁾	158 ⁽⁴⁾			
			168	113	119	127.4	141			
	Supply cur- rent in RUN mode		144	86	96	112.6	126			
			60	41	44	52.8	65			
			25	22	24	33.5	45	m A		
I _{DD}			216	99	110 ⁽⁴⁾	119.6 ⁽⁴⁾	138.5	mA		
			200	92	102	113.1	132			
			180	81	90 ⁽⁴⁾	96.7 ⁽⁴⁾	125 ⁽⁴⁾			
		All peripherals disabled ⁽³⁾	168	72	78	86.5	100.1			
			144	55	61	77.1	90.8			
					60	24	25	38.5	50.3	
			25	12	13	26.3	38.1			

Guaranteed by characterization results.



- 2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
- When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.
- 4. Guaranteed by test in production.

Table 25. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator ON

Complete	Davamatav		£ (MI)=)			Max ⁽¹⁾		l lmi4
Symbol	Parameter	Conditions	f _{HCLK} (MHz)	Тур	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit
			216	155.3	164	175.8	185	
		200	144.7	153.6	165.2	176		
		180	127.3	135	143.5	154		
		All peripherals enabled ⁽²⁾⁽³⁾	168	113.1	119.1	127.8	138	
	Supply cur- rent in RUN - mode	enabled	144	86.9	91.6	99.5	110	
			60	41.2	43.6	53.1	64	mA
			25	21.7	24	33.6	43.8	
I _{DD}			216	90	106	120.4	130	IIIA
			200	84	99	113.8	124	
			180	74	86.6	97.3	107	
		All peripherals disabled ⁽³⁾	168	66	76	87	97	
			144	51	59	68.2	78	
			60	23	27	38.8	49	
			25	11	13.6	26.4	36.8	

^{1.} Guaranteed by characterization results.

5

111/226

^{2.} When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

^{3.} When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

Table 26. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory or SRAM on AXI (L1-cache disabled), regulator ON

Cumahad	Dawawatan	Canditions	£ (MII-)	Time		Max ⁽¹⁾		11
Symbol	Parameter	Conditions	f _{HCLK} (MHz)	Тур	TA= 25 °C	TA=85 °C	TA=105 °C	Unit
			216	129.3	137.6	162.8	173	
			200	122	128	153.2	163.3	
			180	108	117	136.4	146	
		All peripherals enabled ⁽²⁾⁽³⁾	168	99	104.5	122.3	132	
	Supply cur- rent in RUN - mode	enableu · · · ·	144	80	84.7	99.3	109.2	
			60	42	45	59.5	70	mA
			25	23	23.4	37.8	48	
I _{DD}			216	73.3	82.3	107.4	119	IIIA
			200	70	77	101.8	113.5	
			180	62	71	90.2	101	
		All peripherals disabled ⁽³⁾	168	59	63.6	81.4	92.1	
		uisabieu	144	49	53.3	67.9	79	
			60	26	31	45.1	56	
			25	14	16	30.6	41.2	

^{1.} Guaranteed by characterization results.

^{2.} When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

^{3.} When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

Table 27. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory on ITCM interface (ART disabled), regulator ON

Currele el	Davamatar	Canditions	£ (MIII-)	Time		Max ⁽¹⁾		11
Symbol	Parameter	Conditions	f _{HCLK} (MHz)	Тур	TA= 25 °C	TA=85 °C	TA=105 °C	Unit
			216	138	151	174.7	184	
			200	133	141	164.3	174	
			180	110	131	149.2	159	
		All peripherals enabled ⁽²⁾⁽³⁾	168	99	117	134	144	
	Supply cur- rent in RUN mode	enabled · · · ·	144	79	98	111.7	121	
			60	49	53	64	75	mA
			25	27	30	38.3	48	
I _{DD}			216	82	96	119.5	131	IIIA
			200	81	89	113.1	124	
			180	65	85	103.1	114	
		All peripherals disabled ⁽³⁾	168	58	76	93.2	104	
			144	48	67	80.4	91	
			60	33	36	49.7	60	
			25	18	21	31.1	41	

^{1.} Guaranteed by characterization results.

^{2.} When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

^{3.} When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

Table 28. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator OFF

				Тур				Max	(⁽¹⁾			
Symbol	Parameter	Conditions	f _{HCLK} (MHz)			TA= 25 °C		TA= 85 °C		TA= 105 °C		Unit
				IDD12	IDD	IDD12	IDD	IDD12	IDD	IDD12	IDD	
		180	112	1.4	120	2	132.7	2	142	2		
		All Peripher-	168	110	1.4	106.4	2	118.7	2	130	2	
		als	144	78	1.3	82.5	2	93.6	2	103	2	
	Supply cur-	r- Enabled ⁽²⁾⁽³⁾	60	37	1.1	37.6	2	49.3	2	60	2	
IDD12/	rent in RUN mode from		25	19	1.1	18.5	2	30.4	2	40	2	mA
IDD	V12 and		180	74	1.4	78	2	89.3	2	99	2	ША
	VDD supply	All Peripher-	168	64	1.4	68	2	80.1	2	90	2	
		als Dis-	144	51	1.3	54	2	63.5	2	74	2	
		abled ⁽³⁾	60	22	1.1	24	2	35.2	2	45	2	
		25	10	1.2	12	2	23.2	2	35	2		

^{1.} Guaranteed by characterization results.

^{2.} When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

^{3.} When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

Table 29. Typical and maximum current consumption in Sleep mode, regulator ON

Cumbal	Parameter	Conditions	£ (MILI-)	Turn		Max ⁽¹⁾		Unit
Symbol	Parameter	Conditions	f _{HCLK} (MHz)	Тур	TA= 25 °C	TA=85 °C	TA=105 °C	Unit
			216	82	96 ⁽³⁾	109.3 ⁽³⁾	128.3	
			200	77	84	103.4	122.6	
		180	67	72 ⁽³⁾	88.3 ⁽³⁾	120 ⁽³⁾		
		All peripherals enabled ⁽²⁾	168	60	64	78.9	92.7	
		enableury	144	46	49	61.8	73.6	
	Supply current in SLEEP		60	24	26	37.2	49	
			25	14	16	27	38.8	m ^
I _{DD}			216	24	28 ⁽³⁾	42.9 ⁽³⁾	62.2	mA
	mode		200	22	26	41.9	61.2	
			180	19	21 ⁽³⁾	33.2 ⁽³⁾	48 ⁽³⁾	
		All peripherals disabled	168	17	19	30.1	43.9	
		3.535104	144	13	15	24.6	36.3	
			60	7	9	20.5	32.3	
			25	5	7	18.8	30.6	

^{1.} Guaranteed by characterization results.

Table 30. Typical and maximum current consumption in Sleep mode, regulator OFF

				T. e	_			Ма	x ⁽¹⁾			
Symbol	Parameter	Conditions	f _{HCLK} (MHz)	Тур		TA= 25 °C		TA= 85 °C		TA= 105 °C		Unit
				IDD12	IDD	IDD12	IDD	IDD12	IDD	IDD12	IDD	
			180	62	1.3	67.5	2	84.4	2	95	2	
	All Periph-	168	55	1.3	59.8	2	75.4	2	86	2		
		erals	144	43	1.3	46.3	2	59.6	2	70	2	ı
	Supply cur-	Enabled ⁽²⁾	60	22	1	24	2	35.8	2	46	2	
IDD12/	rent in RUN mode from	<u> </u>	25	13	1	15	2	25.8	2	36	2	mA
IDD	V12 and V _{DD}		180	17	1.3	19	2	31.4	2	42	2	IIIA
	supply	All Periph-	168	15	1.3	17	2	28.4	2	40	2	
		erals Dis-	144	12	1.2	14	2	23.2	2	33	2	
		abled	60	5	1	6	2	19.3	2	29	2	
		25	3	1	4	2	17.6	2	28	2		



^{2.} When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

^{3.} Guaranteed by test in production.

- 1. Guaranteed by characterization results.
- 2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

Table 31. Typical and maximum current consumptions in Stop mode

			Тур		Max ⁽¹⁾		
Symbol	Parameter	Conditions	тур	V	Unit		
			T _A = 25 °C	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	
	Cupply ourrent in Cton	Flash memory in Stop mode, all oscillators OFF, no IWDG	0.45	2	12	22	
I _{DD_STOP_NM} (normal mode)	Run mode	Flash memory in Deep power down mode, all oscillators OFF	0.4	2	12	22	
	Cappiy Carront in Ctop	Flash memory in Stop mode, all oscillators OFF, no IWDG	0.32	1.5	10	18	
		Flash memory in Deep power down mode, all oscillators OFF, no IWDG	0.27	1.5	10	18	mA
I _{DD_STOP_UDM}	Supply current in Stop mode, main regulator in	Regulator in Run mode, Flash memory in Deep power down mode, all oscillators OFF, no IWDG	0.15	0.8	5	7	
(under-unve	Low voltage and under- drive modes	Regulator in Low-power mode, Flash memory in Deep power down mode, all oscillators OFF, no IWDG	0.1	0.7	4	7	

^{1.} Data based on characterization, tested in production.



Table 32. Typical and maximum current consumptions in Standby mode

				Typ ⁽¹⁾			Max ⁽²⁾		
Symbol	Parameter	Conditions	T _A = 25 °C			T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit
			V _{DD} = 1.7 V	V _{DD} = 2.4 V	V _{DD} = 3.3 V	V _{DD} = 3.3 V			
	Supply current	Backup SRAM OFF, RTC and LSE OFF	1.09	1.13	1.4	4	27	55	
		Backup SRAM ON, RTC and LSE OFF	1.85	1.88	2.17	5	30	60	
		Backup SRAM OFF, RTC ON and LSE in low drive mode	1.65	1.86	2.43	7	47	95.5	
		Backup SRAM OFF, RTC ON and LSE in medium low drive mode	1.67	1.88	2.46	7	47.5	97	
lee erev		Backup SRAM OFF, RTC ON and LSE in medium high drive mode	1.8	2.01	2.61	7.5	50.5	102.5	
מטי",	in Standby mode	Backup SRAM OFF, RTC ON and LSE in high drive mode	1.92	2.13	2.73	8	53	107	μА
		Backup SRAM ON, RTC ON and LSE in low drive mode	2.39	2.6	3.23	9	62	127	
		Backup SRAM ON, RTC ON and LSE in Medium low drive mode	2.41	2.64	3.25	9	63	128	
		Backup SRAM ON, RTC ON and LSE in Medium high drive mode	2.67	2.89	2.53	10	68	139	
		Backup SRAM ON, RTC ON and LSE in High drive mode	2.68	2.9	3.51	10	68	138	

^{1.} PDR is OFF for V_{DD} =1.7V. When the PDR is OFF (internal reset OFF), the typical current consumption is reduced by additional 1.2 μ A.

^{2.} Guaranteed by characterization results.

Table 33. Typical and maximum current consumptions in V_{BAT} mode

				Тур		Ма	x ⁽²⁾	
Symbol	Parameter	Conditions ⁽¹⁾	7	T _A =25 °(C	T _A =85 °C	T _A =105 °C	Unit
			V _{BAT} = 1.7 V	V _{BAT} = 2.4 V	V _{BAT} = 3.3 V	V _{BAT} = 3.6 V		
		Backup SRAM OFF, RTC and LSE OFF	0.035	0.037	0.043	4	10	
	Backup SRAM ON, RTC and LSE OFF	0.69	0.71	0.73	9	20		
	, Supply current	Backup SRAM OFF, RTC ON and LSE in low drive mode	0.57	0.74	1.05	98	244	
		Backup SRAM OFF, RTC ON and LSE in medium low drive mode	0.59	0.76	1.08	101	251	
I _{DD_VBAT}		Backup SRAM OFF, RTC ON and LSE in medium high drive mode	0.69	0.86	1.19	111	277	μΑ
		Backup SRAM OFF, RTC ON and LSE in high drive mode	0.8	0.98	1.31	122	305	
		Backup SRAM ON, RTC ON and LSE in low drive mode	1.22	1.41	1.74	162	405	
		Backup SRAM ON, RTC ON and LSE in Medium low drive mode	1.25	1.43	1.78	166	414	
		Backup SRAM ON, RTC ON and LSE in Medium high drive mode		1.65	2.01	187	468	
		Backup SRAM ON, RTC ON and LSE in High drive mode	1.46	1.65	2.01	187	468	

^{1.} Crystal used: Abracon ABS07-120-32.768 kHz-T with a $\rm C_L$ of 6 pF for typical values.




^{2.} Guaranteed by characterization results.

4 3.5 3 ■1.65 V 2.5 **QQ** 2.5 1.5 1.5 -2.7 V 1 -3.3 V -3.6 V 0.5 0 40 0 20 60 80 100 120 Temperature °C MS37585V1

Figure 30. Typical V_{BAT} current consumption (RTC ON/BKP SRAM OFF and LSE in low drive mode)


Figure 31. Typical V_{BAT} current consumption (RTC ON/BKP SRAM OFF and LSE in medium low drive mode)



4.5 4 3.5 1 65 V 3 IDD_VBAT (uA) 2.5 2 2.4 V 1.5 1 3.3 V 0.5 3.6 V 0 0 20 40 60 80 100 120 Temperature °C MS37587V1

Figure 32. Typical V_{BAT} current consumption (RTC ON/BKP SRAM OFF and LSE in medium high drive mode)

Figure 33. Typical V_{BAT} current consumption (RTC ON/BKP SRAM OFF and LSE in high drive mode)






Figure 34. Typical V_{BAT} current consumption (RTC ON/BKP SRAM OFF and LSE in high medium drive mode)

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 61: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption (see *Table 35: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O



DS11853 Rev 4 121/226

pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

Where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load V_{DD} is the MCU supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT}$

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

Table 34. Switching output I/O current consumption⁽¹⁾

Symbol	Parameter	Conditions	I/O toggling frequency (fsw) MHz	Typ V _{DD} = 3.3 V	Typ V _{DD} = 1.8 V	Unit	
				2	0.1	0.1	
			8	0.4	0.2		
			25	1.1	0.7		
		$C_{EXT} = 0 \text{ pF}$ $C = C_{INT} + C_S + C_{EXT}$	50	2.4	1.3		
			60	3.1	1.6		
			84	4.3	2.4		
	I/O switching Current		90	4.9	2.6		
			100	5.4	2.8		
				108	5.6	-	^
I _{DDIO}			2	0.2	0.1	mA	
			8 0.6	0.3			
			25	1.8	1.1	1	
		C _{EXT} = 10 pF	50	3.1	2.3		
		$C = C_{INT} + C_S + C_{EXT}$	60	4.6	3.4		
			84	9.7	3.6		
			90	10.12	5.2		
			100	14.92	5.4		
			108	18.11	-		

Symbol	Parameter	Conditions	I/O toggling frequency (fsw) MHz	Typ V _{DD} = 3.3 V	Typ V _{DD} = 1.8 V	Unit
	I/O switching		2	0.3	0.1	
		$C_{EXT} = 22 \text{ pF}$ $C = C_{INT} + C_S + C_{EXT}$	8	1.0	0.5	
			25	3.5	1.6	
			50	5.9	4.2	
			60	10.0	4.4	
			84	19.12	5.8	
I _{DDIO}	Current		90	19.6	-	mA
			2	0.3	0.2	
			8	1.3	0.7	
		$C_{EXT} = 33 \text{ pF}$ $C = C_{INT} + C_S + C_{EXT}$	25	3.5	2.3	-
	C	$C = C_{INT} + C_S + C_{EXT}$	50	10.26	5.19	
			60	16.53	-	

Table 34. Switching output I/O current consumption⁽¹⁾ (continued)

On-chip peripheral current consumption

The MCU is placed under the following conditions:

- At startup, all I/O pins are in analog input configuration.
- All peripherals are disabled unless otherwise mentioned.
- I/O compensation cell enabled.
- The ART/L1-cache is ON.
- Scale 1 mode selected, internal digital voltage V12 = 1.32 V.
- HCLK is the system clock. f_{PCLK1} = f_{HCLK}/4, and f_{PCLK2} = f_{HCLK}/2.

The given value is calculated by measuring the difference of current consumption

- with all peripherals clocked off
- with only one peripheral clocked on
- f_{HCLK} = 216 MHz (Scale 1 + over-drive ON), f_{HCLK} = 168 MHz (Scale 2), f_{HCLK} = 144 MHz (Scale 3)
- Ambient operating temperature is 25 °C and V_{DD}=3.3 V.

^{1.} CINT + C_{S_1} PCB board capacitance including the pad pin is estimated to 15 pF.

Table 35. Peripheral current consumption

	lo rinh ovol		I _{DD} (Typ) ⁽¹⁾		Unit
	eripheral	Scale 1	Scale 2	Scale 3	Offic
	GPIOA	3.6	3.4	2.9	
	GPIOB	3.7	3.6	3.1	
	GPIOC	3.7	3.4	3.0	
	GPIOD	3.7	3.6	3.0	
	GPIOE	3.6	3.4	2.9	
	GPIOF	3.5	3.4	2.9	
AHB1	GPIOG	3.5	3.3	2.8	μΑ/MHz
(up to 216 MHz)	GPIOH	3.5	3.4	2.9	μΑνίνιπΖ
	GPIOI	3.5	3.3	2.9	
	CRC	1.2	1.1	0.9	
	BKPSRAM	0.8	0.7	0.6	
	DMA1	3.07 x N + 8.7	2.98 x N + 8.4	2.52 x N + 7.02	
	DMA2	3.01 x N + 7.98	2.95 x N + 7.95	2.48 x N + 6.69	
	OTG_HS+ULPI	54.4	53.2	44.6	
AHB2	RNG	1.9	1.8	1.6	
(up to 216 MHz)	USB_OTG_FS	28.7	27.9	23.5	μΑ/MHz
AHB3	FMC	16.2	15.8	13.3	μΑ/MHz
(up to 216 MHz)	QSPI	16.9	16.3	13.8	μανινιι ιΖ
В	us matrix ⁽²⁾	15.8	12.8	8.5	μΑ/MHz

Table 35. Peripheral current consumption (continued)

	eripheral		I _{DD} (Typ) ⁽¹⁾	(1111)	Unit
	eripheral	Scale 1	Scale 2	Scale 3	Onit
	TIM2	19.3	18.2	15.6	
Ť	TIM3	15	14	12.2	
	TIM4	15.7	15.1	12.8	
Ť	TIM5	18	16.9	14.4	
	TIM6	3.7	3.1	2.8	
1	TIM7	3.5	2.9	2.5	
	TIM12	8.1	7.8	6.4	
	TIM13	6.1	5.1	4.7	
Ť	TIM14	6.3	5.6	4.7	
	LPTIM1	9.4	9.8	8.3	
Ť	WWDG	2.4	1.3	1.4	
APB1	SPI2/I2S2 ⁽³⁾	6.7	6	5.3	
(up to	SPI3/I2S3 ⁽³⁾	4.8	3.8	3.3	μΑ/MHz
54 MHz)	USART2	13.3	12	10.6	
	USART3	12.8	12	10.3	
	UART4	11.7	10.7	9.2	
	UART5	11.7	10.2	8.9	
	I2C1	10.6	9.6	8.3	
	I2C2	10.6	9.6	8.3	
	I2C3	10.7	9.8	8.3	
	CAN1	8.9	8	6.9	
	PWR	11.3	11.3	8.9	
	DAC ⁽⁴⁾	6.1	5.1	4.4	
	UART7	13.3	12	10.3	
	UART8	12.6	11.6	9.7	

Table 35. Peripheral current consumption (continued)

Б	eripheral		I _{DD} (Typ) ⁽¹⁾		Unit
	eripheral	Scale 1	Scale 2	Scale 3	Onit
	TIM1	24.9	23.8	20	
	TIM8	24.5	23.7	20	
	USART1	12.4	11.6	10	
	USART6	12.3	11.7	10	
	ADC1 ⁽⁵⁾	6.3	5.8	4.9	
Ţ	ADC2 ⁽⁵⁾	6.3	5.6	4.9	
Ţ	ADC3 ⁽⁵⁾	6.4	5.8	5	
	SDMMC1	9.1	8.3	7.1	
	SDMMC2	7	7.2	6	
APB2 (up to	SPI1/I2S1 ⁽³⁾	3.2	3.2	2.6	μΑ/MHz
108 MHz)	SPI4	2.9	2.9	2.2	μ, ν.ν.ι. ι.Ξ
Ţ	SYSCFG	1	1	0.7	
	TIM9	9.9	9.1	7.8	
Ţ	TIM10	7	6.4	5.6	
Ţ	TIM11	7.2	6.8	5.7	
	SPI5	4.8	4.1	3.6	
	SAI1	5.6	4.9	4.2	
Ţ	SAI2	5.4	4.7	4	
	USB PHY HS Controller	8.3	7.9	6.7	

^{1.} When the I/O compensation cell $\,$ is ON, I_{DD} typical value increases by 0.22 mA.



^{2.} The BusMatrix is automatically active when at least one master is ON.

^{3.} To enable an I2S peripheral, first set the I2SMOD bit and then the I2SE bit in the SPI_I2SCFGR register.

^{4.} When the DAC is ON and EN1/2 bits are set in DAC_CR register, add an additional power consumption of 0.75 mA per DAC channel for the analog part.

When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

USB OTG HS and USB OTG HS PHY current consumption (on STM32F723xx devices)

The MCU is placed under the following conditions:

- STM32 MCU is enumerated as a HID device.
- f_{HCLK} = 216 MHz (Scale 1 + over-drive ON), f_{HCLK} = 168 MHz (Scale 2), f_{HCLK} = 144 MHz (Scale 3)

The given value is calculated by measuring the difference of current consumption in case:

- USB is configured but no transfer is done.
- USB is configured and there is a transmission on going.
- Ambient operating temperature is 25 °C, V_{DD} = V_{DDUSB} = 3.3 V.

Table 36. USB OTG HS and USB OTG PHY HS current consumption

		I _{DD} (Typ)		Unit
-	Scale 1	Scale 2	Scale 3	Oille
USB OTG HS and USB OTG HS PHY current consumption	50.16	44.92	38.98	mA

6.3.8 Wakeup time from low-power modes

The wakeup times given in *Table 37* are measured starting from the wakeup event trigger up to the first instruction executed by the CPU:

- For Stop or Sleep modes: the wakeup event is WFE.
- WKUP (PA0) pin is used to wakeup from Standby, Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and V_{DD} =3.3 V.

Table 37. Low-power mode wakeup timings

Symbol	Parameter	Conditions	Typ ⁽¹⁾	Max ⁽¹⁾	Unit
twusleep(2)	Wakeup from Sleep	-	13	13	CPU clock cycles
		Main regulator is ON	14	14.9	
(2)	Wakeup from Stop mode	Main regulator is ON and Flash memory in Deep power down mode	104.1	107.6	
t _{wustop} ⁽²⁾	with MR/LP regulator in normal mode	Low power regulator is ON	21.4	24.2	μs
		Low power regulator is ON and Flash memory in Deep power down mode	111.5	116.5	



Symbol	Parameter	Conditions	Typ ⁽¹⁾	Max ⁽¹⁾	Unit
	Wakeup from Stop mode	Main regulator in under-drive mode (Flash memory in Deep power-down mode)	107.4	113.2	
twustop ⁽²⁾	with MR/LP regulator in Under-drive mode	Low power regulator in under-drive mode (Flash memory in Deep power-down mode)	112.7	120	μs
tWUSTDBY ⁽²⁾	Wakeup from Standby	Exit Standby mode on rising edge	308	313	ше
WOOTDBI	mode	Exit Standby mode on falling edge	307	313	μs

Table 37. Low-power mode wakeup timings (continued)

6.3.9 External clock source characteristics


High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the *Table 61: I/O static characteristics*. However, the recommended clock input waveform is shown in *Figure 35*.

The characteristics given in *Table 38* result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 16*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	External user clock source frequency ⁽¹⁾		1	-	50	MHz
V _{HSEH}	OSC_IN input pin high level voltage		0.7V _{DD}	ı	V_{DD}	V
V_{HSEL}	OSC_IN input pin low level voltage	-	V _{SS}	ı	0.3V _{DD}	٧
$t_{w(HSE)} \ t_{w(HSE)}$	OSC_IN high or low time ⁽¹⁾		5	ı	-	ns
$t_{r(HSE)} \ t_{f(HSE)}$	OSC_IN rise or fall time ⁽¹⁾		-	-	10	113
C _{in(HSE)}	OSC_IN input capacitance ⁽¹⁾	-	-	5	-	pF
DuCy _(HSE)	Duty cycle	-	45		55	%
IL	OSC_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μΑ

Table 38. High-speed external user clock characteristics



^{1.} Guaranteed by characterization results.

^{2.} The wakeup times are measured from the wakeup event to the point in which the application code reads the first

^{1.} Guaranteed by design.

Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the *Table 61: I/O static characteristics*. However, the recommended clock input waveform is shown in *Figure 36*.

The characteristics given in *Table 39* result from tests performed using an low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 16*.

Symbol **Parameter Conditions** Min Max Unit Тур User External clock source 32.768 1000 kHz f_{LSE ext} frequency(1) OSC32 IN input pin high level V_{LSEH} V_{DD} $0.7V_{DD}$ voltage OSC32_IN input pin low level voltage V_{SS} $0.3V_{DD}$ V_{LSEL} _ t_{w(LSE)} OSC32 IN high or low time⁽¹⁾ 450 t_{f(LSE)} ns t_{r(LSE)} OSC32 IN rise or fall time(1) 50 $t_{f(LSE)}$ OSC32_IN input capacitance(1) 5 рF C_{in(LSE)} Duty cycle 30 _ 70 % DuCy_(LSE) OSC32_IN Input leakage current ±1 $V_{SS} \leq V_{IN} \leq V_{DD}$ μΑ П

Table 39. Low-speed external user clock characteristics

^{1.} Guaranteed by design.




Figure 35. High-speed external clock source AC timing diagram




Figure 36. Low-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 26 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 40*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{OSC_IN}	Oscillator frequency	-	4	-	26	MHz
R _F	Feedback resistor	-	-	200	-	kΩ
l	HSE current consumption	V_{DD} =3.3 V, ESR= 30 Ω , C_L =5 pF@25 MHz	-	450	-	μA
I _{DD}	TIGE current consumption	V_{DD} =3.3 V, ESR= 30 Ω , C_L =10 pF@25 MHz	-	530	-	μΛ
ACC _{HSE} ⁽²⁾	HSE accuracy	-	- 500	-	500	ppm
G _m _crit_max	Maximum critical crystal g _m	Startup	-	-	1	mA/V
t _{SU(HSE} (3)	Startup time	V _{DD} is stabilized	-	2	-	ms

Table 40. HSE 4-26 MHz oscillator characteristics⁽¹⁾



^{1.} Guaranteed by design.

^{2.} This parameter depends on the crystal used in the application. The minimum and maximum values must be respected to comply with USB standard specifications.

^{3.} t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is based on characterization results. It is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 37*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 37. Typical application with an 8 MHz crystal

R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 41*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LSEDRV[1:0]=00 Low drive capability	-	250	1	
ı	LSE ourrent consumption	LSEDRV[1:0]=10 Medium low drive capability	-	300	-	nA
I _{DD}	LSE current consumption	LSEDRV[1:0]=01 Medium high drive capability	-	370	-	IIA
		LSEDRV[1:0]=11 High drive capability	-	480	-	

Table 41. LSE oscillator characteristics (f_{LSE} = 32.768 kHz) ⁽¹⁾

DS11853 Rev 4

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LSEDRV[1:0]=00 Low drive capability	-	-	0.48	
C orit may	Maximum critical crystal g _m	LSEDRV[1:0]=10 Medium low drive capability	-	-	0.75	μΑ/V
G _{m_} cnt_max	Maximum chilical crystal g _m	LSEDRV[1:0]=01 Medium high drive capability	-	-	1.7	μΑ/ ν
		LSEDRV[1:0]=11 High drive capability	-	-	2.7	
t _{SU} ⁽²⁾	start-up time	V _{DD} is stabilized	-	2	-	s

Table 41. LSE oscillator characteristics ($f_{LSE} = 32.768 \text{ kHz}$) (continued)

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST Microelectronics website www.st.com.




Figure 38. Typical application with a 32.768 kHz crystal

^{1.} Guaranteed by design.

Guaranteed by characterization results. t_{SU} is the start-up time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

6.3.10 Internal clock source characteristics

The parameters given in *Table 42* and *Table 43* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 16*.

High-speed internal (HSI) RC oscillator

Table 42. HSI oscillator characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency	-	-	16	-	MHz
	HSI user trimming step ⁽²⁾	-	-	-	1	%
ACC		$T_A = -40 \text{ to } 105 ^{\circ}\text{C}^{(3)}$	- 8	-	4.5	%
ACC _{HSI}	Accuracy of the HSI oscillator	$T_A = -10 \text{ to } 85 ^{\circ}\text{C}^{(3)}$	- 4	-	4	%
		$T_A = 25 ^{\circ}C^{(4)}$	- 1	-	1	%
t _{su(HSI)} ⁽²⁾	HSI oscillator startup time	-	-	2.2	4	μs
I _{DD(HSI)} ⁽²⁾	HSI oscillator power consumption	-	-	60	80	μA

- 1. V_{DD} = 3.3 V, T_A = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by design.
- 3. Guaranteed by characterization results.
- 4. Factory calibrated, parts not soldered.

Figure 39. ACCHSI versus temperature 6 4 2 0 ACCHSI(%) -40 105 125 TA (°C) -2 -4 Min — Max — Typical -6 -8 MSv41055V1

1. Guaranteed by characterization results.

Low-speed internal (LSI) RC oscillator

Table 43. LSI oscillator characteristics (1)

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI} ⁽²⁾	Frequency	17	32	47	kHz
t _{su(LSI)} (3)	LSI oscillator startup time	-	15	40	μs
I _{DD(LSI)} ⁽³⁾	LSI oscillator power consumption	-	0.4	0.6	μA

- 1. V_{DD} = 3 V, T_A = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by characterization results.
- 3. Guaranteed by design.

6.3.11 PLL characteristics

The parameters given in *Table 44* and *Table 45* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 16*.

Table 44. Main PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLL_IN}	PLL input clock ⁽¹⁾	-	0.95 ⁽²⁾	1	2.10	
f _{PLL_OUT}	PLL multiplier output clock	-	24	-	216	
f _{PLL48_OUT}	48 MHz PLL multiplier output clock	-	-	48	75	MHz
f _{VCO_OUT}	PLL VCO output	-	100		432	



Table 44. Main PLL characteristics (continued)

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
	PLL lock time	VCO freq = 100 N	ЛHz	75	-	200	
t _{LOCK}	PLL lock time	VCO freq = 432 N	ЛHz	100	-	300	μs
			RMS	-	25	-	
Jitter ⁽³⁾	Cycle-to-cycle jitter	System clock	peak to peak	-	±150	-	
		216 MHz	RMS	-	15	-	
	Period Jitter		peak to peak	-	±200	-	ps
	Main clock output (MCO) for RMII Ethernet	Cycle to cycle at 50 MHz on 1000 samples		-	32	-	
	Main clock output (MCO) for MII Ethernet		Cycle to cycle at 25 MHz on 1000 samples		40	-	
	Bit Time CAN jitter	Cycle to cycle at on 1000 samples		-	330	-	
I _{DD(PLL)} ⁽⁴⁾	PLL power consumption on V _{DD}	VCO freq = 100 MHz VCO freq = 432 MHz		0.15 0.45	-	0.40 0.75	mA
I _{DDA(PLL)} ⁽⁴⁾	PLL power consumption on V _{DDA}	VCO freq = 100 N VCO freq = 432 N		0.30 0.55	-	0.40 0.85	mA

Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between PLL and PLLI2S.

Table 45. PLLI2S characteristics

Symbol	Parameter	Parameter Conditions		Тур	Max	Unit
f _{PLLI2S_IN}	PLLI2S input clock ⁽¹⁾	-	0.95 ⁽²⁾	1	2.10	
f _{PLLI2SQ_OUT}	PLLI2S multiplier output clock for SAI	-	-	-	216	MHz
f _{PLLI2SR_OUT}	PLLI2S multiplier output clock for I2S	-	-	-	216	IVITIZ
f _{VCO_OUT}	PLLI2S VCO output	-	100	-	432	
+	DLLI2S look time	VCO freq = 100 MHz	75	-	200	
t _{LOCK}	PLLI2S lock time	VCO freq = 432 MHz	100	-	300	μs



^{2.} Guaranteed by design.

^{3.} The use of 2 PLLs in parallel could degraded the Jitter up to +30%.

^{4.} Guaranteed by characterization results.

Table 45. PLLI2S characteristics (continued)

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
		Cycle to cycle at	RMS	-	90	-	ps
Jitter ⁽³⁾ Master I2S clock jitter WS I2S clock jitter	Master I2S clock jitter	48KHz period,	peak to peak	-	±280	-	ps
	Average frequency o 12.288 MHz N = 432, R = 5 on 1000 samples	f	-	90	-	ps	
	WS I2S clock jitter	Cycle to cycle at 48 KHz on 1000 samples		-	400	-	ps
I _{DD(PLLI2S)} ⁽⁴⁾	PLLI2S power consumption on V _{DD}	VCO freq = 100 MHz VCO freq = 432 MHz		0.15 0.45	-	0.40 0.75	mA
I _{DDA(PLLI2S)} ⁽⁴⁾	PLLI2S power consumption on V _{DDA}	· ·	VCO freq = 100 MHz VCO freq = 432 MHz		-	0.40 0.85	mA

- 1. Take care of using the appropriate division factor M to have the specified PLL input clock values.
- 2. Guaranteed by design.
- 3. Value given with main PLL running.
- 4. Guaranteed by characterization results.

Table 46. PLLISAI characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
f _{PLLSAI_IN}	PLLSAI input clock ⁽¹⁾	-		0.95 ⁽²⁾	1	2.10	
f _{PLLSAIP_OUT}	PLLSAI multiplier output clock for 48 MHz	-		-	48	75	MHz
f _{PLLSAIQ_OUT}	PLLSAI multiplier output clock for SAI	-		-	-	216	IVITIZ
f _{VCO_OUT}	PLLSAI VCO output	-		100	-	432	
+	PLLSAI lock time	VCO freq = 100 MHz	<u>'</u>	75	-	200	116
t _{LOCK}	I LEGALIOCK WITE	VCO freq = 432 MHz		100	-	300	μs
	Mastar CAL ala di iittar	Cycle to cycle at	RMS	-	90	-	ps
		48KHz period,	peak to peak	-	±280	-	ps
Jitter ⁽³⁾	Master SAI clock jitter	Average frequency of 12.288 MHz N = 432, R = 5 on 1000 samples	f	-	90	-	ps
	FS clock jitter	Cycle to cycle at 48 KHz on 1000 samples		-	400	-	ps



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{DD(PLLSAI)} ⁽⁴⁾	PLLSAI power consumption on V_{DD}	VCO freq = 100 MHz VCO freq = 432 MHz	0.15 0.45	-	0.40 0.75	mA
I _{DDA(PLLSAI)} ⁽⁴⁾	PLLSAI power consumption on $V_{\rm DDA}$	VCO freq = 100 MHz VCO freq = 432 MHz	0.30 0.55	-	0.40 0.85	mA

Table 46. PLLISAI characteristics (continued)

- 1. Take care of using the appropriate division factor M to have the specified PLL input clock values.
- 2. Guaranteed by design.
- 3. Value given with main PLL running.
- 4. Guaranteed by characterization results.

6.3.12 PLL spread spectrum clock generation (SSCG) characteristics

The spread spectrum clock generation (SSCG) feature allows to reduce electromagnetic interferences (see *Table 57: EMI characteristics*). It is available only on the main PLL.

Table 47. SSCG parameters constraint

Symbol	Parameter	Min	Тур	Max ⁽¹⁾	Unit
f _{Mod}	Modulation frequency	-	-	10	KHz
md	Peak modulation depth	0.25	-	2	%
MODEPER * INCSTEP	-	-	-	2 ¹⁵ – 1	-

^{1.} Guaranteed by design.

Equation 1

The frequency modulation period (MODEPER) is given by the equation below:

$$\mathsf{MODEPER} = \mathsf{round}[\mathsf{f}_{\mathsf{PLL_IN}} / \ (4 \times \mathsf{f}_{\mathsf{Mod}})]$$

 $f_{PLL\ IN}$ and f_{Mod} must be expressed in Hz.

As an example:

If f_{PLL_IN} = 1 MHz, and f_{MOD} = 1 kHz, the modulation depth (MODEPER) is given by equation 1:

MODEPER = round[
$$10^6 / (4 \times 10^3)$$
] = 250

Equation 2

Equation 2 allows to calculate the increment step (INCSTEP):

INCSTEP = round[
$$((2^{15} - 1) \times md \times PLLN) / (100 \times 5 \times MODEPER)$$
]

f_{VCO OUT} must be expressed in MHz.

With a modulation depth (md) = ±2 % (4 % peak to peak), and PLLN = 240 (in MHz):

INCSTEP = round[
$$((2^{15}-1)\times 2\times 240)/(100\times 5\times 250)$$
] = 126md(quantitazed)%

An amplitude quantization error may be generated because the linear modulation profile is obtained by taking the quantized values (rounded to the nearest integer) of MODPER and INCSTEP. As a result, the achieved modulation depth is quantized. The percentage quantized modulation depth is given by the following formula:

$$md_{quantized}\% = (MODEPER \times INCSTEP \times 100 \times 5) / \ ((2^{15} - 1) \times PLLN)$$

As a result:

$$md_{quantized}\% = (250 \times 126 \times 100 \times 5) / ((2^{15} - 1) \times 240) = 2.002\%$$
(peak)

Figure 41 and *Figure 42* show the main PLL output clock waveforms in center spread and down spread modes, where:

F0 is f_{PLL OUT} nominal.

 T_{mode} is the modulation period.

md is the modulation depth.

Figure 41. PLL output clock waveforms in center spread mode





Figure 42. PLL output clock waveforms in down spread mode



6.3.13 USB OTG HS PHY PLLs characteristics (on STM32F723xx devices)

The parameters given in *Table 48* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 16*.

Table 48. USB OTG HS PLL1 characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLL1_IN}	PLL1 input clock	-	12, 12.5, 16, 24, 25			
f _{PLL1_OUT}	PLL1 output clock ⁽²⁾	-	-	60	-	MHz
f _{VCO_OUT}	PLL1 VCO output	-	600	-	720	
t _{LOCK}	PLL1 lock time ⁽²⁾	-	-	-	22	μs
I _{DD(PLL1)}	PLL1 digital power consumption	-	-	-	1.8	mA
I _{DDA(PLL1)}	PLL1 analog power consumption	-	-	-	2.75	IIIA

^{1.} Guaranteed by design.

Table 49. USB OTG HS PLL2 characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLL2_IN}	PLL2 input clock	-	-	60	-	
f _{PLL2_OUT}	PLL2 output clock ⁽²⁾	-	-	480	-	MHz
f _{VCO_OUT}	PLL2 VCO output	-	-	480	-	
t _{LOCK}	PLL2 lock time ⁽²⁾	-	-	-	91	μs
I _{DD(PLL2)}	PLL2 digital power consumption	-	-	-	2.1	mA
I _{DDA(PLL2)}	PLL2 analog power consumption	-	-	-	1.5	IIIA

^{1.} Guaranteed by design.

6.3.14 USB OTG HS PHY regulator characteristics (on STM32F723xx devices)

The parameters given in *Table 50* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 16*.

Table 50. USB OTG HS PHY regulator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DD12OTGHS}	1.2 V internal voltage on V _{DD12OTGHS}	-	1.18	1.2	1.24	V
CEXT	External capacitor on V _{DD12OTGHS}	-	1.1	2.2	3.3	μF
I _{DDPHYHSREG}	Regulator power consumption	-	100	120	125	μΑ

^{1.} Based on test during characterization.



^{2.} Based on test during characterization.

^{2.} Based on test during characterization.

6.3.15 USB HS PHY external resistor characteristics (on STM32F723xx devices)

Table 51. USB HS PHY external resistor characteristics (on STM32F723xx devices)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
REXT	External calibration resistor connected (to GND) from OTG_HS_REXT	Required if using USB HS PHY	2.97	3.00	3.03	kΩ

6.3.16 Memory characteristics

Flash memory

The characteristics are given at TA = -40 to 105 °C unless otherwise specified.

The devices are shipped to customers with the Flash memory erased.

Table 52. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Write / Erase 8-bit mode, V _{DD} = 1.7 V	-	6.7	-	
I_{DD}	Supply current	Write / Erase 16-bit mode, V _{DD} = 2.1 V	-	9.2	-	mA
		Write / Erase 32-bit mode, V _{DD} = 3.3 V	-	12.6	ı	

Table 53. Flash memory programming

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
t _{prog}	Word programming time	Program/erase parallelism (PSIZE) = x 8/16/32	-	16	100 ⁽²⁾	μs
		Program/erase parallelism (PSIZE) = x 8	-	346	418	
t _{ERASE16KB}	Sector (16 KB) erase time	Program/erase parallelism (PSIZE) = x 16	-	252	312	ms
		Program/erase parallelism (PSIZE) = x 32	-	208	265	
	Sector (128 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	1953	2500	
t _{ERASE128KB}		Program/erase parallelism (PSIZE) = x 16	-	1252	1639	ms
		Program/erase parallelism (PSIZE) = x 32	-	927	1322	
t _{ERASE64KB}	Sector (64 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	1027	1298	
		Program/erase parallelism (PSIZE) = x 16	-	675	840	ms
		Program/erase parallelism (PSIZE) = x 32	-	505	682	



rable 30: I lash memory programming (continued)							
Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit	
t _{ME}	Mass erase time	Program/erase parallelism (PSIZE) = x 8	-	7718	9883		
		Program/erase parallelism (PSIZE) = x 16	-	4869	6379	ms	
		Program/erase parallelism (PSIZE) = x 32	-	3503	5180		
V _{prog}	Programming voltage	32-bit program operation	2.7	-	3	V	
		16-bit program operation	2.1	-	3.6	V	
		8-bit program operation	1.7	-	3.6	V	

Table 53. Flash memory programming (continued)

- 1. Guaranteed by characterization results.
- 2. The maximum programming time is measured after 10 K erase operations.

Table 54. Flash memory programming with V_{PP}

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
t _{prog}	Double word programming		-	16	100 ⁽²⁾	μs
t _{ERASE16KB}	Sector (16 KB) erase time	T _A = 0 to +40 °C	-	180	-	
t _{ERASE128KB}	Sector (128 KB) erase time	V _{DD} = 3.3 V	-	900	-	ms
t _{ERASE64KB}	Sector (64 KB) erase time	$V_{PP} = 8.5 \text{ V}$	-	450	-	
t _{ME}	Mass erase time		-	6.9	-	S
V_{prog}	Programming voltage	-	2.7	ı	3.6	٧
V_{PP}	V _{PP} voltage range	-	7	ı	9	>
I _{PP}	Minimum current sunk on the V _{PP} pin	-	10	-	-	mA
t _{VPP} (3)	Cumulative time during which V _{PP} is applied	-	-	-	1	hour

- 1. Guaranteed by design.
- 2. The maximum programming time is measured after 10 K erase operations.
- 3. V_{PP} should only be connected during programming/erasing.

Table 55. Flash memory endurance and data retention

Symbol	Parameter	Conditions ⁽¹⁾	Value	Unit
Cymbol	- urumotor		Min ⁽²⁾	J
N _{END}	Endurance	$T_A = -40 \text{ to } +85 ^{\circ}\text{C} \text{ (6 suffix versions)}$ $T_A = -40 \text{ to } +105 ^{\circ}\text{C} \text{ (7 suffix versions)}$	10	kcycles
		1 kcycle ⁽³⁾ at T _A = 85 °C	30	
t _{RET}	Data retention	1 kcycle ⁽³⁾ at T _A = 105 °C	10	Years
		10 kcycles ⁽³⁾ at T _A = 55 °C	20	



- 1. Tj can not go above 125°C (current consumption limitation).
- 2. Guaranteed by characterization results.
- 3. Cycling performed over the whole temperature range.

6.3.17 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 56*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	Parameter	Conditions	Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{\rm DD} = 3.3$ V, LQFP176, $T_{\rm A} =$ +25 °C, $f_{\rm HCLK} = 216$ MHz, conforms to IEC 61000-4-2	2B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	V_{DD} = 3.3 V, TFBGA216, T_{A} =+25 °C, f_{HCLK} = 216 MHz, conforms to IEC 61000-4-2	5A

Table 56. EMS characteristics

As a consequence, it is recommended to add a serial resistor (1 $k\Omega$) located as close as possible to the MCU to the pins exposed to noise (connected to tracks longer than 50 mm on PCB).

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset



Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC code, is running. This emission test is compliant with SAE IEC61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f _{HSE} /f _{CPU}] 25/200 MHz	Unit	
S _{EMI} Pea		V _{DD} = 3.6 V, T _A = 25 °C, LQFP176 package, conforming to IEC61967-2 ART/L1-cache OFF, over-drive ON, all peripheral clocks enabled, clock dithering disabled.	0.1 MHz to 30 MHz	23		
			30 MHz to 130 MHz	20	4D) (
	Peak level		130 MHz to 1 GHz	34	dΒμV	
			1 GHz to 2 GHz	24		
			EMI Level	4	-	

Table 57. EMI characteristics

6.3.18 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/ESDA/JEDEC JS-001-2012 and ANSI/ESD S5.3.1-2009 standards.

Table 58. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C conforming to ANSI/ESDA/JEDEC JS-001-2012	2	2000	
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C conforming to ANSI/ESD STM5.3.1-2009, all the packages excepted WLCSP100	3	250	V

^{1.} Guaranteed by characterization results.



Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latchup standard.

Table 59. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +105 °C conforming to JESD78A	II level A

6.3.19 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibilty to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of – 5 μ A/+0 μ A range), or other functional failure (for example reset, oscillator frequency deviation).

Negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.

The test results are given in Table 60.

Table 60. I/O current injection susceptibility

Symbol		Functionals		
	Description	Negative injection	Positive injection	Unit
	Injected current on BOOT0, PDR_ON, BYPASS_REG, OTG_HS_REXT	-0	0	
I _{INJ}	Injected current on NRST	-0	NA ⁽¹⁾	
	Injected current on PF9, PF10, PH0_OSCIN, PH1_OSCOUT, PC0, PC1, PC2, PC3, PB14 ⁽²⁾ , PB15 ⁽²⁾	-0	NA ⁽¹⁾	mA
	Injected current on any other FT or FTf pins	-5	NA ⁽¹⁾	
	Injected current on any other pins	-5	+5	

^{1.} Injection is not possible.



2. PB14 and PB15 in the STM32F723xx devices.

Note: It is recommended to add a Schottky diode (pin to ground) to analog pins which may

potentially inject negative currents.

6.3.20 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 61: I/O static characteristics* are derived from tests performed under the conditions summarized in *Table 16*. All I/Os are CMOS and TTL compliant.

Table 61. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
	FT, TTa and NRST I/O input	1.7 V≤V _{DD} ≤3.6 V	_		0.35V _{DD} -0.04 ⁽¹⁾			
	low level voltage	1.7 v≥vDD≥3.0 v	-	1	0.3V _{DD} ⁽²⁾			
V_{IL}	BOOT I/O input low level	1.75 V≤V _{DD} ≤3.6 V, − 40 °C≤T _A ≤105 °C	-	ı	0.1V _{DD} +0.1 ⁽¹⁾	V		
	voltage	1.7 V≤V _{DD} ≤3.6 V, 0 °C≤T _A ≤105 °C	-	ı	0.1VDD10.1			
	FT, TTa and NRST I/O input	1.7 V≤V _{DD} ≤3.6 V	0.45V _{DD} +0.3 ⁽¹⁾					
	high level voltage ⁽⁵⁾	1.7 AZADDZ2:0 A	0.7V _{DD} ⁽²⁾	-	_			
V _{IH}	BOOT I/O input high level	1.75 V≤V _{DD} ≤3.6 V, − 40 °C≤T _A ≤105 °C	0.17\/ ±0.7(1)			V		
	voltage	1.7 V≤V _{DD} ≤3.6 V, 0 °C≤T _A ≤105 °C	0.17V _{DD} +0.7 ⁽¹⁾		-	_	-	
	FT, TTa and NRST I/O input hysteresis	1.7 V≤V _{DD} ≤3.6 V	10%V _{DD} ⁽³⁾	ı	-			
V _{HYS}	BOOT I/O input hysteresis	1.75 V≤V _{DD} ≤3.6 V, − 40 °C≤T _A ≤105 °C	0.1			V		
	DOOT NO Input Hysteresis	1.7 V≤V _{DD} ≤3.6 V, 0 °C≤T _A ≤105 °C	0.1	-	_			
I	I/O input leakage current (4)	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μA		
I _{lkg}	I/O FT input leakage current (5)	V _{IN} = 5 V	-	-	3	μΑ		

Symbol	Paran	neter	Conditions	Min	Тур	Max	Unit
R _{PU}	Weak pull-up equivalent resistor ⁽⁶⁾	All pins except for PA10/PB12 (OTG_FS_ID ,OTG_HS_ID)	$V_{IN} = V_{SS}$	30	40	50	
	Tesision	PA10/PB12 (OTG_FS_ID ,OTG_HS_ID)		7	10	14	kΩ
R _{PD}	Weak pull- down equivalent	All pins except for PA10/PB12 (OTG_FS_ID ,OTG_HS_ID)	V _{IN} = V _{DD}	30	40	50	NS2
	resistor ⁽⁷⁾	PA10/PB12 (OTG_FS_ID ,OTG_HS_ID)		7	10	14	
C _{IO} (8)	I/O pin capacita	nce	-	_	5	-	pF

Table 61. I/O static characteristics (continued)

- 1. Guaranteed by design.
- 2. Tested in production.
- 3. With a minimum of 200 mV.
- Leakage could be higher than the maximum value, if negative current is injected on adjacent pins, Refer to Table 60: I/O current injection susceptibility
- 5. To sustain a voltage higher than VDD +0.3 V, the internal pull-up/pull-down resistors must be disabled. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins.Refer to *Table 60: I/O current injection susceptibility*
- 6. Pull-up resistors are designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimum (~10% order).
- Pull-down resistors are designed with a true resistance in series with a switchable NMOS. This NMOS contribution to the series resistance is minimum (~10% order).
- 8. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in *Figure 43*.




Figure 43. FT I/O input characteristics

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with a relaxed V_{OL}/V_{OH}) except PC13, PC14, PC15 and PI8 which can sink or source up to ± 3 mA. When using the PC13 to PC15 and PI8 GPIOs in output mode, the speed should not exceed 2 MHz with a maximum load of 30 pF.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*. In particular:

- The sum of the currents sourced by all the I/Os on V_{DD} , plus the maximum Run consumption of the MCU sourced on V_{DD} , cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 14*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating ΣI_{VSS} (see *Table 14*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 62* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 16*. All I/Os are CMOS and TTL compliant.



DS11853 Rev 4 147/226

Table 62. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	CMOS port ⁽²⁾ $I_{IO} = +8 \text{ mA}$ 2.7 V $\leq V_{DD} \leq 3.6 \text{ V}$	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin except PC14	CMOS port ⁽²⁾ $I_{IO} = -8 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	V _{DD} - 0.4	-	V
V _{OH} ⁽³⁾	Output high level voltage for PC14	CMOS port ⁽²⁾ $I_{IO} = -2 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	V _{DD} - 0.4	-	
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin $ \begin{array}{c c} & \text{TTL port}^{(2)} \\ & I_{\text{IO}} = +8\text{mA} \\ & 2.7 \text{ V} \leq V_{\text{DD}} \leq 3.6 \text{ V} \\ \end{array} $		0.4	V	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin except PC14	TTL port ⁽²⁾ I _{IO} =-8mA 2.7 V ≤V _{DD} ≤3.6 V	2.4	-	V
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	I_{IO} = +20 mA 2.7 V \leq V _{DD} \leq 3.6 V	-	1.3 ⁽⁴⁾	V
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin except PC14	I _{IO} = -20 mA 2.7 V ≤V _{DD} ≤3.6 V	V _{DD} -1.3 ⁽⁴⁾	-	V
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	I _{IO} = +6 mA 1.8 V ≤V _{DD} ≤3.6 V	-	0.4 ⁽⁴⁾	V
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin except PC14	$I_{IO} = -6 \text{ mA}$ 1.8 V \leq V _{DD} \leq 3.6 V	V _{DD} -0.4 ⁽⁴⁾	-	V
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	I _{IO} = +4 mA 1.7 V ≤V _{DD} ≤3.6V	-	0.4 ⁽⁵⁾	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin except PC14	I _{IO} = -4 mA 1.7 V ≤V _{DD} ≤3.6V	V _{DD} -0.4 ⁽⁵⁾	-	V
V _{OH} ⁽³⁾	Output high level voltage for PC14	I _{IO} = -1 mA 1.7 V ≤V _{DD} ≤3.6V	V _{DD} -0.4 ⁽⁵⁾	-	

^{1.} The $I_{|O}$ current sunk by the device must always respect the absolute maximum rating specified in *Table 14*. and the sum of $I_{|O}$ (I/O ports and control pins) must not exceed I_{VSS} .

- 4. Based on characterization data.
- 5. Guaranteed by design.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 44* and *Table 63*, respectively.



^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

^{3.} The $I_{\rm IO}$ current sourced by the device must always respect the absolute maximum rating specified in *Table 14* and the sum of $I_{\rm IO}$ (I/O ports and control pins) must not exceed $I_{\rm VDD}$.

Unless otherwise specified, the parameters given in *Table 63* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 16*.

Table 63. I/O AC characteristics⁽¹⁾⁽²⁾

OSPEEDRy [1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
			$C_L = 50 \text{ pF}, V_{DD} \ge 2.7 \text{ V}$	ı	-	4	
			$C_L = 50 \text{ pF}, V_{DD} \ge 1.7 \text{ V}$	ı	-	2	
	f _{max(IO)out}	Maximum frequency ⁽³⁾	$C_L = 10 \text{ pF}, V_{DD} \ge 2.7 \text{ V}$	ı	-	8	MHz
00			$C_L = 10 \text{ pF, } V_{DD} \ge 1.8 \text{ V}$	ı	-	4	ns MHz ns MHz
			$C_L = 10 \text{ pF, } V_{DD} \ge 1.7 \text{ V}$	ı	-	3	
	$t_{f(IO)out}/\ t_{r(IO)out}$	Output high to low level fall time and output low to high level rise time	C _L = 50 pF, V _{DD} = 1.7 V to 3.6 V	-	-	100	ns
			C _L = 50 pF, V _{DD} ≥ 2.7 V	-	-	25	
			C _L = 50 pF, V _{DD} ≥ 1.8 V	-	-	12.5	
	£	Manifestor (3)	C _L = 50 pF, V _{DD} ≥ 1.7 V	-	-	10	
	f _{max(IO)out}	Maximum frequency ⁽³⁾	C _L = 10 pF, V _{DD} ≥ 2.7 V	-	-	50	IVIHZ
			C _L = 10 pF, V _{DD} ≥ 1.8 V	-	-	20	ns MHz
01			C _L = 10 pF, V _{DD} ≥ 1.7 V	-	-	12.5	
			$C_L = 50 \text{ pF}, V_{DD} \ge 2.7 \text{ V}$	-	-	10	
	t _{f(IO)out} /	Output high to low level fall time and output low to high	C _L = 10 pF, V _{DD} ≥ 2.7 V	-	-	6	ns ms MHz
	$t_{r(IO)out}$	level rise time	$C_L = 50 \text{ pF}, V_{DD} \ge 1.7 \text{ V}$	-	-	20	
			$C_L = 10 \text{ pF}, V_{DD} \ge 1.7 \text{ V}$	ı	-	10	
			$C_L = 40 \text{ pF}, V_{DD} \ge 2.7 \text{ V}$	ı	-	50 ⁽⁴⁾	
			$C_L = 10 \text{ pF}, V_{DD} \ge 2.7 \text{ V}$	ı	-	100 ⁽⁴⁾	
	f _{max(IO)out}	Maximum frequency ⁽³⁾	$C_L = 40 \text{ pF}, V_{DD} \ge 1.7 \text{ V}$	ı	-	25	MHz
10			$C_L = 10 \text{ pF}, V_{DD} \ge 1.8 \text{ V}$	ı	-	50	
			$C_L = 10 \text{ pF, } V_{DD} \ge 1.7 \text{ V}$	ı	-	42.5	
			C _L = 40 pF, V _{DD} ≥2.7 V	1	-	6	
	t _{f(IO)out} /	Output high to low level fall time and output low to high	$C_L = 10 \text{ pF}, V_{DD} \ge 2.7 \text{ V}$	1	-	4	ns
	t _{r(IO)out}	level rise time	$C_L = 40 \text{ pF}, V_{DD} \ge 1.7 \text{ V}$	-	-	10	ns MHz
			$C_L = 10 \text{ pF}, V_{DD} \ge 1.7 \text{ V}$	-	-	6	



OSPEEDRy [1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
			$C_L = 30 \text{ pF}, V_{DD} \ge 2.7 \text{ V}$	-	-	100 ⁽⁴⁾	
			$C_L = 30 \text{ pF}, V_{DD} \ge 1.8 \text{ V}$	-	-	50	
	f	Maximum frequency ⁽³⁾	$C_L = 30 \text{ pF}, V_{DD} \ge 1.7 \text{ V}$	-	-	42.5	MHz
11	† _{max(IO)out}	iviaximum frequency.	C _L = 10 pF, V _{DD} ≥ 2.7 V	-	-	180 ⁽⁴⁾	IVIIIZ
			C _L = 10 pF, V _{DD} ≥ 1.8 V	-	-	100	
			C _L = 10 pF, V _{DD} ≥ 1.7 V	-	-	72.5	
11			$C_L = 30 \text{ pF}, V_{DD} \ge 2.7 \text{ V}$	-	-	4	
			C _L = 30 pF, V _{DD} ≥1.8 V	-	-	6	
	t _{f(IO)out} /	Output high to low level fall	C _L = 30 pF, V _{DD} ≥1.7 V	-	-	7	
	t _{r(IO)out}	time and output low to high level rise time	C _L = 10 pF, V _{DD} ≥ 2.7 V	-	-	2.5	ns
			C _L = 10 pF, V _{DD} ≥1.8 V	-	-	3.5	
		C _L = 10 pF, V _{DD} ≥1.7 V	-	-	4		
-	tEXTIpw	Pulse width of external signals detected by the EXTI controller	-	10	-	-	ns

Table 63. I/O AC characteristics⁽¹⁾⁽²⁾ (continued)

- 2. The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the STM32F72xxx and STM32F73xxx reference manual for a description of the GPIOx_SPEEDR GPIO port output speed register.
- 3. The maximum frequency is defined in Figure 44.
- 4. For maximum frequencies above 50 MHz and V_{DD} > 2.4 V, the compensation cell should be used.




Figure 44. I/O AC characteristics definition

^{1.} Guaranteed by design.

6.3.21 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PLI} (see *Table 61: I/O static characteristics*).

Unless otherwise specified, the parameters given in *Table 64* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 16*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{PU}	Weak pull-up equivalent resistor ⁽¹⁾	$V_{IN} = V_{SS}$	30	40	50	kΩ
V _{F(NRST)} ⁽²⁾	NRST Input filtered pulse	-	-	-	100	ns
V _{NF(NRST)} ⁽²⁾	NRST Input not filtered pulse	V _{DD} > 2.7 V	300	-	-	ns
T _{NRST_OUT}	Generated reset pulse duration	Internal Reset source	20	-	-	μs

Table 64. NRST pin characteristics

2. Guaranteed by design.




Figure 45. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets. 0.1 uF capacitor must be placed as close as possible to the chip.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 64. Otherwise the reset is not taken into account by the device.

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series
resistance must be minimum (~10% order).

6.3.22 TIM timer characteristics

The parameters given in *Table 65* are guaranteed by design.

Refer to Section 6.3.20: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 65.	TIMx	characte	ristics(1)(2)
-----------	------	----------	---------------

Symbol	Parameter	Conditions ⁽³⁾	Min	Max	Unit
	Timer resolution time	AHB/APBx prescaler=1 or 2 or 4, f _{TIMxCLK} = 216 MHz	1	-	t _{TIMxCLK}
^I res(TIM)	Timer resolution time	AHB/APBx prescaler>4, f _{TIMxCLK} = 108 MHz	1	-	t _{TIMxCLK}
f _{EXT}	Timer external clock frequency on CH1 to CH4	f _{TIMxCLK} = 216 MHz	0	f _{TIMxCLK} /2	MHz
Res _{TIM}	Timer resolution		-	16/32	bit
t _{MAX_COUNT}	Maximum possible count with 32-bit counter	-	-	65536 × 65536	t _{TIMxCLK}

^{1.} TIMx is used as a general term to refer to the TIM1 to TIM12 timers.

6.3.23 RTC characteristics

Table 66. RTC characteristics

Symbol	Parameter	Conditions	Min	Max
-	f _{PCLK1} /RTCCLK frequency ratio	Any read/write operation from/to an RTC register	4	-

6.3.24 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 67* are derived from tests performed under the ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage conditions summarized in *Table 16*.

Table 67. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Power supply	V _{DDA} –V _{REF+} < 1.2 V	1.7 ⁽¹⁾	-	3.6	V
V _{REF+}	Positive reference voltage	VDDA -VREF+ \ 1.2 V	1.7 ⁽¹⁾	-	V_{DDA}	V
V _{REF-}	Negative reference voltage	-	-	0	-	V



^{2.} Guaranteed by design.

^{3.} The maximum timer frequency on APB1 or APB2 is up to 216 MHz, by setting the TIMPRE bit in the RCC_DCKCFGR register, if APBx prescaler is 1 or 2 or 4, then TIMxCLK = HCLK, otherwise TIMxCLK = 4x PCLKx.

Table 67. ADC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
£.	ADC clock fraguency	$V_{DDA} = 1.7^{(1)}$ to 2.4 V	0.6	15	18	MHz
f _{ADC}	ADC clock frequency	V _{DDA} = 2.4 to 3.6 V	0.6	30	36	MHz
f _{TRIG} (2)	External trigger frequency	f _{ADC} = 30 MHz, 12-bit resolution	-	-	1764	kHz
		-	-	-	17	1/f _{ADC}
V _{AIN}	Conversion voltage range ⁽³⁾	-	0 (V _{SSA} or V _{REF} - tied to ground)	-	V _{REF+}	V
R _{AIN} ⁽²⁾	External input impedance	See <i>Equation 1</i> for details	-	-	50	kΩ
R _{ADC} ⁽²⁾⁽⁴⁾	Sampling switch resistance	-	1.5	-	6	kΩ
C _{ADC} ⁽²⁾	Internal sample and hold capacitor	-	-	4	7	pF
t _{lat} ⁽²⁾	Injection trigger conversion	f _{ADC} = 30 MHz	-	ı	0.100	μs
Чаt	latency	-	-	i	3 ⁽⁵⁾	1/f _{ADC}
t _{latr} (2)	Regular trigger conversion	f _{ADC} = 30 MHz	-	-	0.067	μs
чатг	latency	-	-	-	2 ⁽⁵⁾	1/f _{ADC}
t _S ⁽²⁾	Sampling time	f _{ADC} = 30 MHz	0.100	-	16	μs
		-	3	-	480	1/f _{ADC}
t _{STAB} ⁽²⁾	Power-up time	-	-	2	3	μs
		f _{ADC} = 30 MHz 12-bit resolution	0.50	-	16.40	μs
		f _{ADC} = 30 MHz 10-bit resolution	0.43	-	16.34	μs
t _{CONV} ⁽²⁾	Total conversion time (including sampling time)	f _{ADC} = 30 MHz 8-bit resolution	0.37	-	16.27	μs
		f _{ADC} = 30 MHz 6-bit resolution	0.30	-	16.20	μs
		9 to 492 (t _S for sampling approximation)	+n-bit resolution f	or succe	ssive	1/f _{ADC}
		12-bit resolution Single ADC	-	-	2.4	Msps
f _S ⁽²⁾	Sampling rate (f _{ADC} = 36 MHz, and t _S = 3 ADC cycles)	12-bit resolution Interleave Dual ADC mode	-	-	4.5	Msps
	- 5 - 5 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	12-bit resolution Interleave Triple ADC mode	-	-	7.2	Msps



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{VREF+} (2)	ADC V _{REF} DC current consumption in conversion mode	-	-	300	500	μΑ
I _{VDDA} ⁽²⁾	ADC V _{DDA} DC current consumption in conversion mode	-	-	1.6	1.8	mA

Table 67. ADC characteristics (continued)

- V_{DDA} minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 3.15.2: Internal reset OFF).
- 2. Guaranteed by characterization results.
- 3. V_{REF+} is internally connected to V_{DDA} and V_{REF-} is internally connected to V_{SSA} .
- 4. R_{ADC} maximum value is given for V_{DD} =1.7 V, and minimum value for V_{DD} =3.3 V.
- 5. For external triggers, a delay of $1/f_{PCLK2}$ must be added to the latency specified in *Table* 67.

Equation 1: R_{AIN} max formula

$$\mathsf{R}_{\mathsf{AIN}} = \frac{(\mathsf{k} - 0.5)}{\mathsf{f}_{\mathsf{ADC}} \times \mathsf{C}_{\mathsf{ADC}} \times \mathsf{In}(2^{\mathsf{N} + 2})} - \mathsf{R}_{\mathsf{ADC}}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of sampling periods defined in the ADC_SMPR1 register.

Table 68	. ADC sta	tic accurac	y at fanc	= 18 MHz
----------	-----------	-------------	-----------	----------

		IDC -			
Symbol	Parameter	Test conditions	Тур	Max ⁽¹⁾	Unit
ET	Total unadjusted error	. 40 MI	±3	±4	
EO	Offset error	f_{ADC} =18 MHz V_{DDA} = 1.7 to 3.6 V	±2	±3	
EG	Gain error	V _{REF} = 1.7 to 3.6 V	±1	±3	LSB
ED	Differential linearity error	V _{DDA} –V _{REF} < 1.2 V	±1	±2	
EL	Integral linearity error		±2	±3	

^{1.} Guaranteed by characterization results.

Table 69. ADC static accuracy at f_{ADC} = 30 MHz

Symbol	Parameter	Test conditions	Тур	Max ⁽¹⁾	Unit
ET	Total unadjusted error		±2	±5	
EO	Offset error	f _{ADC} = 30 MHz, R _{AIN} < 10 kΩ	±1.5	±2.5	
EG	Gain error	$V_{DDA} = 2.4 \text{ to } 3.6 \text{ V},$	±1.5	±4	LSB
ED	Differential linearity error	V _{REF} = 1.7 to 3.6 V, V _{DDA} –V _{REF} < 1.2 V	±1	±2	
EL	Integral linearity error	DDN INC.	±1.5	±3	

^{1.} Guaranteed by characterization results.



Symbol	Parameter	Test conditions	Тур	Max ⁽¹⁾	Unit
ET	Total unadjusted error		±4	±7	
EO	Offset error	f _{ADC} =36 MHz, V _{DDA} = 2.4 to 3.6 V,	±2	±3	
EG	Gain error	$V_{DDA} = 2.4 \text{ to } 3.6 \text{ V}$ $V_{RFF} = 1.7 \text{ to } 3.6 \text{ V}$	±3	±6	LSB
ED	Differential linearity error	V _{DDA} –V _{REF} < 1.2 V	±2	±3	
EL	Integral linearity error		±3	±6	

Table 70. ADC static accuracy at f_{ADC} = 36 MHz

Table 71. ADC dynamic accuracy at f_{ADC} = 18 MHz - limited test conditions⁽¹⁾

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} =18 MHz	10.3	10.4	-	bits
SINAD	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REF+} = 1.7 \text{ V}$	64	64.2	-	
SNR	Signal-to-noise ratio	Input Frequency = 20 KHz	64	65	-	dB
THD	Total harmonic distortion	Temperature = 25 °C	- 67	- 72	-	

^{1.} Guaranteed by characterization results.

Table 72. ADC dynamic accuracy at f_{ADC} = 36 MHz - limited test conditions⁽¹⁾

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} =36 MHz	10.6	10.8	-	bits
SINAD	Signal-to noise and distortion ratio	V _{DDA} = V _{REF+} = 3.3 V Input Frequency = 20 KHz Temperature = 25 °C	66	67	-	
SNR	Signal-to noise ratio		64	68	-	dB
THD	Total harmonic distortion		- 70	- 72	-	

^{1.} Guaranteed by characterization results.

Note:

ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in Section 6.3.20 does not affect the ADC accuracy.



^{1.} Guaranteed by characterization results.




Figure 46. ADC accuracy characteristics

- 1. See also Table 69.
- 2. Example of an actual transfer curve.
- Ideal transfer curve.
- End point correlation line.
- E_T = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves. EO = Offset Error: deviation between the first actual transition and the first ideal one.
 - EG = Gain Error: deviation between the last ideal transition and the last actual one.

 - ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one. EL = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.





Figure 47. Typical connection diagram using the ADC

- Refer to *Table 67* for the values of R_{AIN}, R_{ADC} and C_{ADC}.
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 5 pF). A high $C_{parasitic}$ value downgrades conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 48 or Figure 49, depending on whether V_{RFF+} is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.



 V_{REF+} input is available on all the packages except LQFP64, whereas the V_{REF-} is available only on UFBGA176 and UFBGA144. When V_{REF-} is not available, it is internally connected to V_{SSA} .




Figure 49. Power supply and reference decoupling (V_{REF+} connected to V_{DDA})

 V_{REF+} input is available on all the packages except LQFP64, whereas the V_{REF-} is available only on UFBGA176 and UFBGA144. When V_{REF-} is not available, it is internally connected to V_{SSA} .

6.3.25 Temperature sensor characteristics

Table 73. Temperature sensor characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	±1	<u>±2</u>	°C
Avg_Slope ⁽¹⁾	Average slope	-	2.5	-	mV/°C
V ₂₅ ⁽¹⁾	Voltage at 25 °C	-	0.76	-	V
t _{START} (2)	Startup time	-	6	10	μs
T _{S_temp} ⁽²⁾	ADC sampling time when reading the temperature (1 °C accuracy)	10	-	-	μs

^{1.} Guaranteed by characterization results.

Table 74. Temperature sensor calibration values

Symbol	Parameter	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V _{DDA} = 3.3 V	0x1FF0 7A2C - 0x1FF0 7A2D
TS_CAL2	TS ADC raw data acquired at temperature of 110 °C, V _{DDA} = 3.3 V	0x1FF0 7A2E - 0x1FF0 7A2F

6.3.26 V_{BAT} monitoring characteristics

Table 75. V_{BAT} monitoring characteristics

Symbol	Parameter	Min	Тур	Max	Unit
R	Resistor bridge for V _{BAT}	-	50	-	ΚΩ
Q	Ratio on V _{BAT} measurement	-	4	-	-
Er ⁽¹⁾	Error on Q	-1	-	+1	%
T _{S_vbat} ⁽²⁾⁽²⁾	ADC sampling time when reading the V _{BAT} 1 mV accuracy	5	-	-	μs

^{1.} Guaranteed by design.

6.3.27 Reference voltage

The parameters given in *Table 76* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 16*.

Table 76. internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT}	Internal reference voltage	-40 °C < T _A < +105 °C	1.18	1.21	1.24	V
T _{S_vrefint} (1)	ADC sampling time when reading the internal reference voltage	-	10	-	-	μs
V _{RERINT_s} ⁽²⁾	Internal reference voltage spread over the temperature range	V _{DD} = 3V ± 10mV	-	3	5	mV



^{2.} Guaranteed by design.

^{2.} Shortest sampling time can be determined in the application by multiple iterations.

Table 76. internal reference voltage (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{Coeff} ⁽²⁾	Temperature coefficient	-	-	30	50	ppm/°C
t _{START} ⁽²⁾	Startup time	-	-	6	10	μs

- 1. Shortest sampling time can be determined in the application by multiple iterations.
- 2. Guaranteed by design.

Table 77. Internal reference voltage calibration values

Symbol	Parameter	Memory address
V _{REFIN_CAL}	Raw data acquired at temperature of 30 °C V _{DDA} = 3.3 V	0x1FF0 7A2A - 0x1FF0 7A2B

6.3.28 DAC electrical characteristics

Table 78. DAC characteristics

Symbol	Para	meter	Min	Тур	Max	Unit	Comments	
V _{DDA}	Analog supply	voltage	1.7 ⁽¹⁾	-	3.6	V	-	
V _{REF+}	Reference sup	ply voltage	1.7 ⁽¹⁾	-	3.6	V	V _{REF+} ≤V _{DDA}	
V _{SSA}	Ground		0	-	0	V	-	
R _{LOAD} ⁽²⁾	Resistive load	Connected to V _{SSA}	5	-	-	kΩ	-	
L'LOAD'	with buffer ON	Connected to V _{DDA}	25	-	-	kΩ	-	
R _O ⁽²⁾	Impedance ou	tput with buffer	-	-	15	kΩ	When the buffer is OFF, the Minimum resistive load between DAC_OUT and V_{SS} to have a 1% accuracy is 1.5 M Ω	
C _{LOAD} (2)	Capacitive loa	d	-	-	50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).	
DAC_OUT min ⁽²⁾	Lower DAC_O with buffer ON		0.2	-	-	٧	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code	
DAC_OUT max ⁽²⁾	Higher DAC_C with buffer ON	•	-	-	V _{DDA} - 0.2	V	$(0x0E0)$ to $(0xF1C)$ at $V_{REF+} = 3.6 \text{ V}$ at $(0x1C7)$ to $(0xE38)$ at $V_{REF+} = 1.7 \text{ V}$	
DAC_OUT min ⁽²⁾	Lower DAC_O with buffer OF	•	-	0.5	-	mV	It gives the maximum output excursion	
DAC_OUT max ⁽²⁾	Higher DAC_C with buffer OF	•	-	-	V _{REF+} - 1LSB	٧	the DAC.	



Table 78. DAC characteristics (continued)

Symbol	Parameter	Min	Тур	Max	Unit	Comments
I _{VREF+} (4)	DAC DC V _{REF} current consumption in quiescent	-	170	240	^	With no load, worst code (0x800) at V _{REF+} = 3.6 V in terms of DC consumption on the inputs
VREF+`´	mode (Standby mode)	-	50	75	μA	With no load, worst code (0xF1C) at V _{REF+} = 3.6 V in terms of DC consumption on the inputs
(1)	DAC DC V _{DDA} current	-	280	380	μA	With no load, middle code (0x800) on the inputs
I _{DDA} ⁽⁴⁾	consumption in quiescent mode ⁽³⁾	-	475	625	μΑ	With no load, worst code (0xF1C) at V _{REF+} = 3.6 V in terms of DC consumption on the inputs
DNL ⁽⁴⁾	Differential non linearity Difference between two	-	-	±0.5	LSB	Given for the DAC in 10-bit configuration.
	consecutive code-1LSB)	-	-	±2	LSB	Given for the DAC in 12-bit configuration.
	Integral non linearity	-	-	±1	LSB	Given for the DAC in 10-bit configuration.
INL ⁽⁴⁾	(difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)	-	-	±4	LSB	Given for the DAC in 12-bit configuration.
	Offset error	-	-	±10	mV	Given for the DAC in 12-bit configuration
Offset ⁽⁴⁾	(difference between measured value at Code	-	-	±3	LSB	Given for the DAC in 10-bit at V _{REF+} = 3.6 V
	(0x800) and the ideal value = $V_{REF+}/2$)	-	-	±12	LSB	Given for the DAC in 12-bit at V _{REF+} = 3.6 V
Gain error ⁽⁴⁾	Gain error	-	-	±0.5	%	Given for the DAC in 12-bit configuration
t _{SETTLING} ⁽⁴⁾	Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±4LSB	-	3	6	μs	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$
THD ⁽⁴⁾	Total Harmonic Distortion Buffer ON	-	-	-	dB	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$
Update rate ⁽²⁾	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	-	-	1	MS/s	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$



Symbol	Parameter	Min	Тур	Max	Unit	Comments
t _{WAKEUP} ⁽⁴⁾	Wakeup time from off state (Setting the ENx bit in the DAC Control register)	-	6.5	10		$C_{LOAD} \le 50$ pF, $R_{LOAD} \ge 5$ k Ω input code between lowest and highest possible ones.
PSRR+ (2)	Power supply rejection ratio (to V _{DDA}) (static DC measurement)	-	-67	-40	dB	No R _{LOAD} , C _{LOAD} = 50 pF

Table 78. DAC characteristics (continued)

- V_{DDA} minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 3.15.2: Internal reset OFF).
- 2. Guaranteed by design.
- The quiescent mode corresponds to a state where the DAC maintains a stable output level to ensure that no dynamic consumption occurs.
- 4. Guaranteed by characterization results.




Figure 50. 12-bit buffered /non-buffered DAC

The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

6.3.29 **Communications interfaces**

I²C interface characteristics

The I²C interface meets the timings requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s.
- Fast-mode Plus (Fm+): with a bit rate up to 1Mbit/s.

The I²C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to RM0385 reference manual) and when the I2CCLK frequency is greater than the minimum shown in the table below:

Symbol	Parameter	Condition		Min	Unit	
	I2CCLK frequency	Standard-mode	-	2		
		Fast-mode	Analog Filter ON DNF=0	10		
f(I2CCLK)			Analog Filter OFF DNF=1	9	MHz	
		,	Fast-mode Plus	Analog Filter ON DNF=0	22.5	
		rast-mode Flus	Analog Filter OFF DNF=1	16		

Table 79. Minimum I2CCLK frequency in all I2C modes

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but is still present.

The 20mA output drive requirement in Fast-mode Plus is not supported. This limits the maximum load Cload supported in Fm+, which is given by these formulas:

- Tr(SDA/SCL)=0.8473xR_pxC_{load}
- $R_p(min) = (VDD-V_{OL}(max))/I_{OL}(max)$

Where Rp is the I2C lines pull-up. Refer to *Section 6.3.20: I/O port characteristics* for the I2C I/Os characteristics.

All I²C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

Table 80. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	260 ⁽³⁾	ns

- 1. Guaranteed by characterization results.
- 2. Spikes with widths below $t_{\text{AF}(\text{min})}$ are filtered.
- 3. Spikes with widths above $t_{AF(max)}$ are not filtered



SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 81* for the SPI interface are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 16*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 81. SPI dynamic characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
		Master mode SPI1,4,5 2.7≤VDD≤3.6	-	-	54 ⁽²⁾		
		Master mode SPI1,4,5 1.71≤VDD≤3.6	-	-	27		
		Master transmitter mode SPI1,4,5 1.71≤VDD≤3.6	-	-	54		
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Slave receiver mode SPI1,4,5 1.71≤VDD≤3.6	-	-	54	MHz	
			Slave mode transmitter/full duplex SPI1,4,5 2.7≤VDD≤3.6	-	-	50 ⁽³⁾	
		Slave mode transmitter/full duplex SPI1,4,5 1.71≤VDD≤3.6	-	-	37 ⁽³⁾		
		Master & Slave mode SPI2,3 1.71≤VDD≤3.6	-	-	27		
tsu(NSS)	NSS setup time	Slave mode, SPI presc = 2	4xTpclk	-	-		
th(NSS)	NSS hold time	Slave mode, SPI presc = 2	2xTpclk	ı	-	ns	
tw(SCKH) tw(SCKL)	SCK high and low time	Master mode	Tpclk-1	Tpclk	Tpclk+1		



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
tsu(MI)	Data input setup time	Master mode	4	-	-	
tsu(SI)	Data input setup time	Slave mode	3.5	-	-	
th(MI)	Data input hold time	Master mode	3	-	-	
th(SI)	Data input hold time	Slave mode	1	-	-	
ta(SO)	Data output access time	Slave mode	7	9	21	
tdis(SO)	Data output disable time	Slave mode	5	7	12	ns
tv(SO)		Slave mode 2.7≤VDD≤3.6V	-	6.5	10	1
10(30)	Data output valid time	Slave mode 1.71≤VDD≤3.6V	-	6.5	13.5	
tv(MO)		Master mode	-	2	3	
th(SO)	Data output hold time	Slave mode 1.71≤VDD≤3.6V	4.5	-	-	
th(MO)		Master mode	0	-	-	

Table 81. SPI dynamic characteristics⁽¹⁾ (continued)

- 1. Guaranteed by characterization results.
- 2. Excepting SPI1 with SCK IO=PA5. In this configuration, the maximum achievable frequency is 40 MHz.
- Maximum frequency of the slave transmitter is determined by sum of Tv(SO) and Tsu(MI) intervals which has to fit into SCK level phase preceding the SCK sampling edge. This value can be achieved when it communicates with a Master having Tsu(MI)=0 while signal Duty(SCK)=50%.




Figure 51. SPI timing diagram - slave mode and CPHA = 0






Figure 52. SPI timing diagram - slave mode and CPHA = 1





I²S interface characteristics

Unless otherwise specified, the parameters given in *Table 82* for the I^2S interface are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 16*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output alternate function characteristics (CK, SD, WS).

Table 82. I²S dynamic characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCK}	I2S Main clock output	-	256 x 8K	256xFs ⁽²⁾	MHz
f	129 alook froguenov	Master data: 32 bits	-	64xFs	MHz
f _{CK}	I2S clock frequency	Slave data: 32 bits	-	64xFs	IVITIZ
D _{CK}	I2S clock frequency duty cycle	Slave receiver	30	70	%
t _{v(WS)}	WS valid time	Master mode	-	3	
t _{h(WS)}	WS hold time	Master mode	0	-	
t _{su(WS)}	WS setup time	Slave mode	5	-	
t _{h(WS)}	WS hold time	Slave mode	2	-	
t _{su(SD_MR)}	Data input setup time	Master receiver	2.5	-	
t _{su(SD_SR)}	Data input setup time	Slave receiver	2.5	-	ns
t _{h(SD_MR)}	Data input hold time	Master receiver	3.5	-	113
t _{h(SD_SR)}	Data input noid time	Slave receiver	2	-	
t _{v(SD_ST)}	Data output valid time	Slave transmitter (after enable edge)	-	12	
t _{v(SD_MT)}	Data output valid time	Master transmitter (after enable edge)	-	3	
t _{h(SD_ST)}	Data output hold time	Slave transmitter (after enable edge)	5	-	
t _{h(SD_MT)}	Data output noid time	Master transmitter (after enable edge)	0	-	

^{1.} Guaranteed by characterization results.

Note:

Refer to RM0385 reference manual I2S section for more details on the sampling frequency (F_S) .

 f_{MCK} , f_{CK} , and D_{CK} values reflect only the digital peripheral behavior. The values of these parameters might be slightly impacted by the source clock precision. D_{CK} depends mainly on the value of ODD bit. The digital contribution leads to a minimum value of (I2SDIV/(2*I2SDIV+ODD) and a maximum value of (I2SDIV+ODD)/(2*I2SDIV+ODD). F_S maximum value is supported for each mode/condition.



^{2. 256}xFs maximum is 49.152 MHz (APB1 Maximum frequency).




Figure 54. I²S slave timing diagram (Philips protocol)⁽¹⁾

LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 55. I²S master timing diagram (Philips protocol)⁽¹⁾

 LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

SAI characteristics

Unless otherwise specified, the parameters given in *Table 83* for SAI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and VDD supply voltage conditions summarized in *Table 16*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C=30 pF
- Measurement points are performed at CMOS levels: 0.5V_{DD}

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output alternate function characteristics (SCK,SD,WS).

Table 83. SAI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCKL}	SAI Main clock output	-	256x8K	256xFs	
F	SAI clock frequency ⁽²⁾	Master data: 32 bits	-	128xFs ⁽³⁾	MHz
F _{CK}	SAI Clock frequency.	Slave data: 32 bits	-	128xFs ⁽³⁾	
4	FS valid time	Master mode 2.7≤VDD≤3.6V	-	18	
t _{v(FS)}	ro vallu liitle	Master mode 1.71≤VDD≤3.6V	-	20	
t _{su(FS)}	FS setup time	Slave mode	1	-	
4	FS hold time	Master mode	7	-	
t _{h(FS)}	rs noid time	Slave mode	0.5	-	
t _{su(SD_A_MR)}	Data input actus time	Master receiver	1	-	
t _{su(SD_B_SR)}	Data input setup time	Slave receiver	2.5	-	
t _{h(SD_A_MR)}	Data input hold time	Master receiver	3.5	-	
t _{h(SD_B_SR)}	Data input noid time	Slave receiver	0.5	-	ns
•	Data output valid time	Slave transmitter (after enable edge) 2.7≤VDD≤3.6V	-	11	
t _{v(SD_B_MT)}	Data output valid time	Slave transmitter (after enable edge) 1.71≤VDD≤3.6V	-	18	
t _{h(SD_B_ST)}	Data output hold time	Slave transmitter (after enable edge)	5	-	
4	Data output valid time	Master transmitter (after enable edge) 2.7≤VDD≤3.6V	-	16	
t _v (SD_A_MT)	Data output valid time	Master transmitter (after enable edge) 1.71≤VDD≤3.6V	-	18.5	
t _{h(SD_A_MT)}	Data output hold time	Master transmitter (after enable edge)	7.5	-	

- 1. Guaranteed by characterization results.
- 2. APB clock frequency must be at least twice SAI clock frequency.
- 3. With Fs = 192 KHz.





Figure 56. SAI master timing waveforms





USB OTG full speed (FS) characteristics

This interface is present in both the USB OTG HS and USB OTG FS controllers.

Table 84. USB OTG full speed startup time

Symbol	Parameter	Max	Unit
t _{STARTUP} ⁽¹⁾	USB OTG full speed transceiver startup time	1	μs

^{1.} Guaranteed by design.

Table 85. USB OTG full speed DC electrical characteristics

Syn	nbol	Parameter	Conditions	Min. (1)	Тур.	Max. ⁽	Unit
	V _{DDUSB}	USB OTG full speed transceiver operating voltage	-	3.0 ⁽²⁾	-	3.6	V
Input levels	V _{DI} ⁽³⁾	Differential input sensitivity	I(USB_FS_DP/DM, USB_HS_DP/DM)	0.2	-	-	
ieveis	V _{CM} ⁽³⁾	Differential common mode range	Includes V _{DI} range	0.8	-	2.5	V
	V _{SE} ⁽³⁾	Single ended receiver threshold	-	1.3	-	2.0	
Output	V_{OL}	Static output level low	R_L of 1.5 kΩ to 3.6 $V^{(4)}$	-	-	0.3	V
levels	V _{OH}	Static output level high	R_L of 15 kΩ to $V_{SS}^{(4)}$	2.8	-	3.6	V
		PA11, PA12 (USB_FS_DP/DM)	V _{IN} = V _{DD}	14.25	-	24.8	
R _{PD}		PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS)	$V_{IN} = V_{DD}$	2.4	5.2	8	kΩ
		PA12 (USB_FS_DP)	V _{IN} = V _{SS} , during idle	0.9	1.25	1.575	
R	PU	PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS)	V _{IN} = V _{SS} , during reception	0.55	0.95	1.35	

^{1.} All the voltages are measured from the local ground potential.

Note:

When VBUS sensing feature is enabled, PA9 and PB13 should be left at their default state (floating input), not as alternate function. A typical 200 μ A current consumption of the sensing block (current to voltage conversion to determine the different sessions) can be observed on PA9 and PB13 when the feature is enabled.



The USB OTG full speed transceiver functionality is ensured down to 2.7 V but not the full USB full speed electrical characteristics which are degraded in the 2.7-to-3.0 V V_{DDUSB} voltage range.

^{3.} Guaranteed by design.

^{4.} R_L is the load connected on the USB OTG full speed drivers.

Differential data lines

VCRS

Vss

tr

ai14137b

Figure 58. USB OTG full speed timings: definition of data signal rise and fall time

Table 86. USB OTG full speed electrical characteristics⁽¹⁾

	Driver characteristics							
Symbol	Parameter	Conditions	Min	Max	Unit			
t _r	Rise time ⁽²⁾	C _L = 50 pF	4	20	ns			
t _f	Fall time ⁽²⁾	C _L = 50 pF	4	20	ns			
t _{rfm}	Rise/ fall time matching	t _r /t _f	90	111	%			
V _{CRS}	Output signal crossover voltage	-	1.3	2.0	V			
Z _{DRV}	Output driver impedance ⁽³⁾	Driving high or low	28	44	Ω			

^{1.} Guaranteed by design.

USB high speed (HS) characteristics (through ULPI in STM32F722xx devices)

Unless otherwise specified, the parameters given in *Table 89* for ULPI are derived from tests performed under the ambient temperature, f_{HCLK} frequency summarized in *Table 88* and V_{DD} supply voltage conditions summarized in *Table 87*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11, unless otherwise specified
- Capacitive load C = 20 pF, unless otherwise specified
- Measurement points are done at CMOS levels: 0.5V_{DD}.

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output characteristics.

Table 87. USB HS DC electrical characteristics

Symb	ool	Parameter	Min. ⁽¹⁾	Max. ⁽¹⁾	Unit
Input level	V_{DD}	USB OTG HS operating voltage	1.7	3.6	V

1. All the voltages are measured from the local ground potential.



Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).


^{3.} No external termination series resistors are required on DP (D+) and DM (D-) pins since the matching impedance is included in the embedded driver.

Table 88. USB HS clock timing parameters⁽¹⁾

Symbol	Parameter		Min	Тур	Max	Unit
-	f _{HCLK} value to guarantee prope USB HS interface	er operation of	30	-	-	MHz
F _{START_8BIT}	Frequency (first transition)	8-bit ±10%	54	60	66	MHz
F _{STEADY}	Frequency (steady state) ±500	ppm	59.97	60	60.03	MHz
D _{START_8BIT}	Duty cycle (first transition)	8-bit ±10%	40	50	60	%
D _{STEADY}	Duty cycle (steady state) ±500	Duty cycle (steady state) ±500 ppm		50	50.025	%
t _{STEADY}	Time to reach the steady state duty cycle after the first transiti		-	-	1.4	ms
t _{START_DEV}	Clock startup time after the	Peripheral	-	-	5.6	mo
t _{START_HOST}	de-assertion of SuspendM	Host	-	-	-	ms
t _{PREP}	PHY preparation time after the of the input clock	first transition	-	-	-	μs

^{1.} Guaranteed by design.

Figure 59. ULPI timing diagram



Symbol Conditions Unit **Parameter** Min. Тур. Max. Control in (ULPI DIR, ULPI NXT) setup time 1.5 t_{SC} Control in (ULPI DIR, ULPI NXT) hold time t_{HC} t_{SD} Data in setup time 1.5 Data in hold time 1 t_{HD} $2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V},$ ns $C_L = 20 \text{ pF}$ and 6 7.5 OSPEEDRy[1:0] = 11 Data/control output delay t_{DC}/t_{DD} $1.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V},$ 9.5 11 $C_1 = 15 pF and$ OSPEEDRy[1:0] = 11

Table 89. Dynamic characteristics: USB ULPI⁽¹⁾

USB high speed (HS) characteristics (Embedded PHY High speed in STM32F723xx devices)

Table 90. USB OTG high speed DC electrical characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{hssq}	High speed squelch detection threshold	-	100	-	150	mV
V _{hsdsc}	High speed disconnect detection threshold	-	525	-	625	mV
V _{hsdif}	High speed differential detection threshold	-	100	-	-	mV
V _{hscm}	High speed data signalling common mode voltage range	-	-50	-	500	mV
V _{hsoi}	High speed idle level	-	-10	-	10	mV
V _{hsoh}	High speed data signaling high	-	360	-	440	mV
V _{hsol}	High speed data signaling low	-	-10	-	10	mV
V _{chirpj}	Chirp J level	-	700	-	1100	mV
V _{chirpk}	Chirp K level	-	-900	-	-500	mV

Table 91. USB OTG high speed electrical characteristics

Parameter	Comments	Conditions	Min	Тур	Max	Unit
t _{lr}	Rise time	-	0.5	-	-	ns
t _{lf}	Fall time	-	0.5	-	-	ns
t _{Irfm}	Setup time from INHSDRIVERENABLE=1 to the transition on INHSDATAP/INHSDATAN	-	10	-	1	ns
Z _{drv}	Driver output impedance	-	40.5	-	49.5	Ω



^{1.} Guaranteed by characterization results.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Primary detection mode consumption	-	-	-	300	
I _{DDUSB}	Secondary detection mode consumption	-	-	-	300	μA
R _{DAT_LKG}	Data line leakage resistance	-	300	-	-	kΩ
V _{DAT_LKG}	Data line leakage voltage	-	0.0	-	3.6	V
R _{DCP_DAT}	Dedicated charging port resistance across D+/D-	-	-	-	200	Ω
V _{LGC_HI}	Logic high	-	2.0	-	3.6	
V _{LGC_LOW}	Logic low	-	-	-	0.8	
VL _{GC}	Logic threshold	-	0.8	-	2.0	V
V _{DAT_REF}	Data detect voltage	-	0.25	-	3.6	V
V _{DP_SRC}	D+ source voltage	-	0.5	-	3.6	
V _{DM_SRC}	D- source voltage	-	0.5	-	3.6	
I _{DM_SINK}	D- sink current	-	25	-	175	
I _{DP_SINK}	D+ sink current	-	25	-	175	μΑ
I _{DP_SRC}	Data contact detect current source	-	7	-	30	

Table 92. USB FS PHY BCD electrical characteristics

CAN (controller area network) interface

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output alternate function characteristics (CANx_TX and CANx_RX).

6.3.30 FMC characteristics

Unless otherwise specified, the parameters given in *Table 93* to *Table 106* for the FMC interface are derived from tests performed under the ambient temperature, f_{HCLK} frequency and V_{DD} supply voltage conditions summarized in *Table 16*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Measurement points are done at CMOS levels: 0.5V_{DD}

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output characteristics.

Asynchronous waveforms and timings

Figure 60 through Figure 63 represent asynchronous waveforms and Table 93 through Table 100 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- AddressSetupTime = 0x1
- AddressHoldTime = 0x1
- DataSetupTime = 0x1 (except for asynchronous NWAIT mode, DataSetupTime = 0x5)
- BusTurnAroundDuration = 0x0
- Capcitive load CL = 30 pF

In all timing tables, the $\mathrm{T}_{\mathrm{HCLK}}$ is the HCLK clock period






Figure 60. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms

1. Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.

Table 93. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	2Thclk -1	2Thclk +1	
t _{v(NOE_NE)}	FMC_NEx low to FMC_NOE low	0	0.5	
t _{w(NOE)}	FMC_NOE low time	2Thclk -1	2Thclk +1	
t _{h(NE_NOE)}	FMC_NOE high to FMC_NE high hold time	0	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	0.5	
t _{h(A_NOE)}	Address hold time after FMC_NOE high	0	-	
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	0.5	ns
t _{h(BL_NOE)}	FMC_BL hold time after FMC_NOE high	0	-	115
t _{su(Data_NE)}	Data to FMC_NEx high setup time	Thclk -1.5	-	
t _{su(Data_NOE)}	Data to FMC_NOEx high setup time	Thclk -1.5	-	
t _{h(Data_NOE)}	Data hold time after FMC_NOE high	0	-	
t _{h(Data_NE)}	Data hold time after FMC_NEx high	0	-	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	-	0	
t _{w(NADV)}	FMC_NADV low time	-	Thclk -0.5	

^{1.} $C_L = 30 pF$.

Table 94. Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT $timings^{(1)}$

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	7Thclk +1	7Thclk +1	
t _{w(NOE)}	FMC_NWE low time	5Thclk -1	5Thclk +1	ns
t _{w(NWAIT)}	FMC_NWAIT low time	Thclk -0.5	-	110
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	5Thclk +1.5	-	
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4Thclk +1	-	

^{1.} Guaranteed by characterization results.




Figure 61. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms

1. Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.

Table 95. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	3Thclk +1	3Thclk +1	
t _{v(NWE_NE)}	FMC_NEx low to FMC_NWE low	Thclk - 0.5	Thclk +0.5	
t _{w(NWE)}	FMC_NWE low time	Thclk - 1.5	Thclk +0.5	
t _{h(NE_NWE)}	FMC_NWE high to FMC_NE high hold time	Thclk	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	0	
t _{h(A_NWE)}	Address hold time after FMC_NWE high	Thclk - 0.5	-	ns
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	0.5	115
t _{h(BL_NWE)}	FMC_BL hold time after FMC_NWE high	Thclk - 0.5	-	
t _{v(Data_NE)}	Data to FMC_NEx low to Data valid	-	Thclk +1.5	
t _{h(Data_NWE)}	Data hold time after FMC_NWE high	Thclk +0.5	-	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	-	0	
t _{w(NADV)}	FMC_NADV low time	-	Thclk - 0.5	

1. Guaranteed by characterization results.




177/226

Table 96. Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT $timings^{(1)}$

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	8Thclk -1	8Thclk +1	
t _{w(NWE)}	FMC_NWE low time	6Thclk -1.5	6Thclk +0.5	ns
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	6Thclk -1	-	115
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4Thclk + 2	-	

^{1.} Guaranteed by characterization results.

Figure 62. Asynchronous multiplexed PSRAM/NOR read waveforms



477

Table 97. Asynchronous multiplexed PSRAM/NOR read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	3Thclk -1	3Thclk +1	
t _{v(NOE_NE)}	FMC_NEx low to FMC_NOE low	2Thclk	2Thclk +0.5	,
t _{tw(NOE)}	FMC_NOE low time	Thclk -1	Thclk +1	,
t _{h(NE_NOE)}	FMC_NOE high to FMC_NE high hold time	0	-	,
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	0.5	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	0	0.5	
t _{w(NADV)}	FMC_NADV low time	Thclk -0.5	Thclk +1	,
t _{h(AD_NADV)}	FMC_AD(address) valid hold time after FMC_NADV high)	Thclk +0.5	-	ns
t _{h(A_NOE)}	Address hold time after FMC_NOE high	Thclk -0.5	-	
t _{h(BL_NOE)}	FMC_BL time after FMC_NOE high	0	-	
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	0.5	,
t _{su(Data_NE)}	Data to FMC_NEx high setup time	Thclk -1.5	-	
t _{su(Data_NOE)}	Data to FMC_NOE high setup time	Thclk -1.5	-	,
t _{h(Data_NE)}	Data hold time after FMC_NEx high	0	-	
t _{h(Data_NOE)}	Data hold time after FMC_NOE high	0		

^{1.} Guaranteed by characterization results.

Table 98. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	8Thclk -1	8Thclk +1	
t _{w(NOE)}	FMC_NWE low time	5Thclk -1.5	8Thclk +0.5	ns
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	5Thclk +1.5	-	
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4Thclk +1	-	

^{1.} Guaranteed by characterization results.




Figure 63. Asynchronous multiplexed PSRAM/NOR write waveforms

Table 99. Asynchronous multiplexed PSRAM/NOR write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	4Thclk -1	4Thclk +1	
t _{v(NWE_NE)}	FMC_NEx low to FMC_NWE low	Thclk -0.5	Thclk +0.5	
t _{w(NWE)}	FMC_NWE low time	2Thclk -0.5	2Thclk +0.5	
t _{h(NE_NWE)}	FMC_NWE high to FMC_NE high hold time	Thclk -0.5	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	0	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	0	0.5	
t _{w(NADV)}	FMC_NADV low time	Thclk	Thclk +1	ns
t _{h(AD_NADV)}	FMC_AD(adress) valid hold time after FMC_NADV high)	Thclk +0.5	-	
t _{h(A_NWE)}	Address hold time after FMC_NWE high	Thclk +0.5	-	
t _{h(BL_NWE)}	FMC_BL hold time after FMC_NWE high	Thclk -0.5	-	
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	0.5	
t _{v(Data_NADV)}	FMC_NADV high to Data valid	-	Thclk +1.5	
t _{h(Data_NWE)}	Data hold time after FMC_NWE high	Thclk +0.5	-	

1. Guaranteed by characterization results.

Table 100. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings⁽¹⁾

Symbol	bol Parameter		Max	Unit
t _{w(NE)}	FMC_NE low time	9Thclk - 1	9Thclk + 1	
t _{w(NWE)}	FMC_NWE low time	7Thclk -0.5	7Thclk + 0.5	ns
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	6Thclk + 2	-	
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4Thclk - 1	-	

^{1.} Guaranteed by characterization results.

Synchronous waveforms and timings

Figure 64 through Figure 67 represent synchronous waveforms and Table 101 through Table 104 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- BurstAccessMode = FMC_BurstAccessMode_Enable;
- MemoryType = FMC MemoryType CRAM;
- WriteBurst = FMC_WriteBurst_Enable;
- CLKDivision = 1;
- DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM
- CL = 30 pF on data and address lines. CL = 10 pF on FMC_CLK unless otherwise specified.

In all timing tables, the T_{HCLK} is the HCLK clock period.

- For 2.7 V≤V_{DD}≤3.6 V, maximum FMC_CLK = 108 MHz at CL=20 pF or 90 MHz at CL=30 pF (on FMC_CLK).
- For 1.71 $V \le V_{DD}$ <2.7 V, maximum FMC_CLK = 70 MHz at CL=10 pF (on FMC_CLK).




Figure 64. Synchronous multiplexed NOR/PSRAM read timings



Table 101. Synchronous multiplexed NOR/PSRAM read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	2Thclk - 0.5	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	2	
t _{d(CLKH_NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	Thclk + 0.5	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	1	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	0	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	3	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	Thclk	-	
t _{d(CLKL-NOEL)}	FMC_CLK low to FMC_NOE low	-	2	ns
t _{d(CLKH-NOEH)}	FMC_CLK high to FMC_NOE high	Thclk - 0.5	-	
t _{d(CLKL-ADV)}	FMC_CLK low to FMC_AD[15:0] valid	-	2	
t _{d(CLKL-ADIV)}	FMC_CLK low to FMC_AD[15:0] invalid	0	-	Ī
t _{su(ADV-CLKH)}	FMC_A/D[15:0] valid data before FMC_CLK high	0.5	-	
t _{h(CLKH-ADV)}	FMC_A/D[15:0] valid data after FMC_CLK high	4	-	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	2	-	1
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	3	-	

^{1.} Guaranteed by characterization results.






Figure 65. Synchronous multiplexed PSRAM write timings



Table 102. Synchronous multiplexed PSRAM write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	2Thclk - 0.5	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	2	
t _{d(CLKH-NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	Thclk +0.5	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	1	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	0	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	3	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	Thclk	-	
t _{d(CLKL-NWEL)}	FMC_CLK low to FMC_NWE low	-	1.5]
t _(CLKH-NWEH)	FMC_CLK high to FMC_NWE high	Thclk +0.5	-	ns
t _{d(CLKL-ADV)}	FMC_CLK low to FMC_AD[15:0] valid	-	3	
t _{d(CLKL-ADIV)}	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
t _{d(CLKL-DATA)}	FMC_A/D[15:0] valid data after FMC_CLK low	-	3	
t _{d(CLKL-NBLL)}	FMC_CLK low to FMC_NBL low	-	2	
t _{d(CLKH-NBLH)}	FMC_CLK high to FMC_NBL high	Thclk +0.5	-	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	2	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	3	-	

^{1.} Guaranteed by characterization results.







Figure 66. Synchronous non-multiplexed NOR/PSRAM read timings

Table 103. Synchronous non-multiplexed NOR/PSRAM read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	2Thclk - 0.5	-	
t _(CLKL-NExL)	FMC_CLK low to FMC_NEx low (x=02)	-	2	
t _{d(CLKH-NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	Thclk +0.5	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	0.5	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	0	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	3	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	Thclk	-	ns
t _{d(CLKL-NOEL)}	FMC_CLK low to FMC_NOE low	-	2	
t _{d(CLKH-NOEH)}	FMC_CLK high to FMC_NOE high	Thclk -0.5	-	
t _{su(DV-CLKH)}	FMC_D[15:0] valid data before FMC_CLK high	0.5	-	
t _{h(CLKH-DV)}	FMC_D[15:0] valid data after FMC_CLK high	4	-	
t _(NWAIT-CLKH)	FMC_NWAIT valid before FMC_CLK high	2	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	3	-	

1. Guaranteed by characterization results.



Symbol	Parameter	Min	Max	Unit
t _(CLK)	FMC_CLK period	2Thclk - 0.5	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	2	
t _(CLKH-NExH)	FMC_CLK high to FMC_NEx high (x= 02)	Thclk +0.5	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	0.5	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	0	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	3	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	Thclk	-	ns
t _{d(CLKL-NWEL)}	FMC_CLK low to FMC_NWE low	-	1.5	115
t _{d(CLKH-NWEH)}	FMC_CLK high to FMC_NWE high	Thclk +1	-	
t _{d(CLKL-Data)}	FMC_D[15:0] valid data after FMC_CLK low	-	3	
t _{d(CLKL-NBLL)}	FMC_CLK low to FMC_NBL low	-	2	
t _{d(CLKH-NBLH)}	FMC_CLK high to FMC_NBL high	Thclk +1	-	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	2	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	3.5	-	

Table 104. Synchronous non-multiplexed PSRAM write timings⁽¹⁾

NAND controller waveforms and timings

Figure 68 through Figure 71 represent synchronous waveforms, and Table 105 and Table 106 provide the corresponding timings. The results shown in this table are obtained with the following FMC configuration:

- COM.FMC_SetupTime = 0x01;
- COM.FMC_WaitSetupTime = 0x03;
- COM.FMC HoldSetupTime = 0x02;
- COM.FMC_HiZSetupTime = 0x01;
- ATT.FMC_SetupTime = 0x01;
- ATT.FMC WaitSetupTime = 0x03;
- ATT.FMC_HoldSetupTime = 0x02;
- ATT.FMC_HiZSetupTime = 0x01;
- Bank = FMC_Bank_NAND;
- MemoryDataWidth = FMC_MemoryDataWidth_16b;
- ECC = FMC ECC Enable;
- ECCPageSize = FMC_ECCPageSize_512Bytes;
- TCLRSetupTime = 0;
- TARSetupTime = 0.

In all timing tables, the T_{HCLK} is the HCLK clock period.

^{1.} Guaranteed by characterization results.

FMC_NCEX

ALE (FMC_A17)
CLE (FMC_A16)

FMC_NWE

FMC_NWE

td(ALE-NOE)

th(NOE-ALE)

FMC_D[15:0]

MS32767V1

Figure 68. NAND controller waveforms for read access







Figure 70. NAND controller waveforms for common memory read access






Figure 71. NAND controller waveforms for common memory write access

Table 105. Switching characteristics for NAND Flash read cycles⁽¹⁾

Symbol	Symbol Parameter		Max	Unit
t _{w(N0E)}	FMC_NOE low width	4Thclk -0.5	4Thclk +0.5	
t _{su(D-NOE)}	FMC_D[15-0] valid data before FMC_NOE high	11	-	
t _{h(NOE-D)}	FMC_D[15-0] valid data after FMC_NOE high	0	-	ns
t _{d(ALE-NOE)}	FMC_ALE valid before FMC_NOE low	-	3Thclk +1.5	
t _{h(NOE-ALE)}	FMC_NWE high to FMC_ALE invalid	4Thclk - 2	-	

^{1.} Guaranteed by characterization results.

Table 106. Switching characteristics for NAND Flash write cycles⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NWE)}	FMC_NWE low width	4Thclk -0.5	4Thclk +0.5	
t _{v(NWE-D)}	FMC_NWE low to FMC_D[15-0] valid	0	-	
t _{h(NWE-D)}	FMC_NWE high to FMC_D[15-0] invalid	2Thclk - 1	-	ns
t _{d(D-NWE)}	FMC_D[15-0] valid before FMC_NWE high	5Thclk - 1	-	115
t _{d(ALE-NWE)}	FMC_ALE valid before FMC_NWE low	-	3Thclk +1.5	
t _{h(NWE-ALE)}	FMC_NWE high to FMC_ALE invalid	2Thclk - 2	-	

^{1.} Guaranteed by characterization results.

SDRAM waveforms and timings

• CL = 30 pF on data and address lines. CL = 10 pF on FMC_SDCLK unless otherwise specified.

In all timing tables, the T_{HCLK} is the HCLK clock period.

- For 3.0 V≤V $_{DD}$ ≤3.6 V, maximum FMC_SDCLK= 100 MHz at CL=20 pF (on FMC_SDCLK).
- For 2.7 V \leq V_{DD} \leq 3.6 V, maximum FMC_SDCLK = 90 MHz at CL=30 pF (on FMC_SDCLK).
- For 1.71 V \leq V_{DD}<1.9 V, maximum FMC_SDCLK = 70 MHz at CL=10 pF (on FMC_SDCLK).




Figure 72. SDRAM read access waveforms (CL = 1)

Table 107. SDRAM read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(SDCLK)}	FMC_SDCLK period	2Thclk -0.5	2Thclk +0.5	
t _{su(SDCLKH _Data)}	Data input setup time	1.5	-	
t _{h(SDCLKH_Data)}	Data input hold time	2	-	
t _{d(SDCLKL_Add)}	Address valid time	-	1.5	
t _{d(SDCLKL- SDNE)}	Chip select valid time	-	1.5	ns
t _{h(SDCLKL_SDNE)}	Chip select hold time	0.5	-	113
t _{d(SDCLKL_SDNRAS)}	SDNRAS valid time	-	1	
t _{h(SDCLKL_SDNRAS)}	SDNRAS hold time	0.5	-	
t _{d(SDCLKL_SDNCAS)} SDNCAS valid time		-	1.5	
t _{h(SDCLKL_SDNCAS)}	SDNCAS hold time	0	-	

^{1.} Guaranteed by characterization results.

Table 108. LPSDR SDRAM read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{W(SDCLK)}	FMC_SDCLK period	2Thclk -0.5	2Thclk +0.5	
t _{su(SDCLKH_Data)}	Data input setup time	0	-	
t _{h(SDCLKH_Data)}	Data input hold time	4.5	-	
t _d (SDCLKL_Add)	Address valid time -		1.5	
t _{d(SDCLKL_SDNE)}	Chip select valid time	-	1.5	ns
t _{h(SDCLKL_SDNE)}	Chip select hold time	0	-	115
t _{d(SDCLKL_SDNRAS}	SDNRAS valid time	-	0.5	
th(SDCLKL_SDNRAS)	SDNRAS hold time	0	-	
t _d (SDCLKL_SDNCAS)	SDNCAS valid time	-	1.5	
t _{h(SDCLKL_SDNCAS)}	SDNCAS hold time	0	-	

^{1.} Guaranteed by characterization results.




Figure 73. SDRAM write access waveforms

Table 109. SDRAM write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(SDCLK)}	FMC_SDCLK period	2Thclk -0.5	2Thclk +0.5	
t _{d(SDCLKL_Data})	Data output valid time	-	1.5	
t _{h(SDCLKL _Data)}	Data output hold time	0	-	
t _d (SDCLKL_Add)	Address valid time	-	1.5	
t _{d(SDCLKL_SDNWE)}	SDNWE valid time -		1.5	
t _{h(SDCLKL_SDNWE)}	SDNWE hold time 0.5		-	ns
t _{d(SDCLKL_SDNE)}	Chip select valid time	-	1.5	115
t _{h(SDCLKLSDNE)}	(IE) Chip select hold time 0.5		-	
t _d (SDCLKL_SDNRAS)	SDNRAS valid time -		1	
t _{h(SDCLKL_SDNRAS)}	SDNRAS hold time	SDNRAS hold time 0.5 -		
t _d (SDCLKL_SDNCAS)	SDNCAS valid time	-	1.5	
t _d (SDCLKL_SDNCAS)	SDNCAS hold time	0.5	-	

^{1.} Guaranteed by characterization results.



Symbol	Parameter	Min	Max	Unit
t _{w(SDCLK)}	FMC_SDCLK period	2Thclk -0.5	2Thclk +0.5	
t _{d(SDCLKL _Data})	Data output valid time	-	2	
t _{h(SDCLKL _Data)}	Data output hold time	0	-	
t _{d(SDCLKL_Add)}	Address valid time	-	1.5	
t _{d(SDCLKL-SDNWE)}	SDNWE valid time - 1.5		1.5	
t _{h(SDCLKL-SDNWE)}	SDNWE hold time	0	-	ns
t _{d(SDCLKL-SDNE)}	Chip select valid time	-	0.5	115
t _{h(SDCLKL-SDNE)}	Chip select hold time 0		-	
t _{d(SDCLKL-SDNRAS)}	SDNRAS valid time	-	2	
t _{h(SDCLKL-SDNRAS)}	S) SDNRAS hold time 0		-	
t _{d(SDCLKL-SDNCAS)}	SDNCAS valid time -		2	
t _{d(SDCLKL-SDNCAS)}	SDNCAS hold time	0	_	

Table 110. LPSDR SDRAM write timings⁽¹⁾

6.3.31 Quad-SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 111* and *Table 112* for Quad-SPI are derived from tests performed under the ambient temperature, f_{AHB} frequency and V_{DD} supply voltage conditions summarized in *Table 16: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 20 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output alternate function characteristics.

Table 111	. Quad-SPI	characteristics in	SDR mode ⁽¹⁾
-----------	------------	--------------------	-------------------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Fck1/t(CK) Quad-SPI clock frequency	Quad-SPI clock	2.7 V≤V _{DD} <3.6 V CL=20 pF	-	-	108	MHz
	1.71 V <v<sub>DD<3.6 V CL=15 pF</v<sub>	-	-	100	IVIMZ	



^{1.} Guaranteed by characterization results.

Table 111. Quad-SPI characteristics (continued)in SDR mode⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
tw(CKH)	Quad-SPI clock high		t(CK)/2 - 0.5	-	t(CK)/2 + 0.5	
tw(CKL)	and low time	-	t(CK)/2 - 0.5	-	t(CK)/2 + 0.5	
ts(IN)	Data input setup time		3	-	-	
th(IN)	Data input hold time	-	1	-	-	ns
ty/OLIT)	Data output valid time	2.7 V <v<sub>DD<3.6 V</v<sub>	-	1.5	3	
tv(OUT)	Data output valid time	1.71 V <v<sub>DD<3.6 V</v<sub>	-	1.5	2.5	
th(OUT)	Data output hold time	-	0.5	-	-	

^{1.} Guaranteed by characterization results.

Table 112. Quad-SPI characteristics in DDR mode⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		2.7 V <v<sub>DD<3.6 V CL=20 pF</v<sub>	-	-	80	
Fck1/t(CK)	Quad-SPI clock frequency	1.8 V <v<sub>DD<3.6 V CL=15 pF</v<sub>	1	1	80	MHz
		1.71 V <v<sub>DD<3.6 V CL=10 pF</v<sub>	1	1	80	
tw(CKH)	Quad-SPI clock high and	_	t(CK)/2 - 0.5	ı	t(CK)/2+ 0.5	
tw(CKL)	low time	low time		-	t(CK)/2+ 0.5	
ts(IN),	Data input setup time	2.7 V <v<sub>DD<3.6 V</v<sub>	1	-	-	
tsf(IN)	Data input setup time	1.71 V <v<sub>DD<2 V</v<sub>	0.5	ı	-	
thr(IN),	Data input hold time	2.7 V <v<sub>DD<3.6 V</v<sub>	2.25	-	-	
thf(IN)	Data input noid time	1.71 V <v<sub>DD<2 V</v<sub>	2.75	ı	-	ns
		2.7 V <v<sub>DD<3.6 V</v<sub>	i	9.5	11.5	113
tvr(OUT), tvf(OUT)	Data output valid time	1.71 V <v<sub>DD<3.6 V DHHC=0</v<sub>	-	9.5	12.25	
(331)		DHHC=1 Pres=1, 2	-	Thclk/2 +2	Thclk/2 +2.5	
#(OLIT)		DHHC=0	5.5	-	-	
thr(OUT), thf(OUT)	Data output hold time	DHHC=1 Pres=1, 2	Thclk/2 +0.75	-	-	

^{1.} Guaranteed by characterization results.







Figure 74. Quad-SPI timing diagram - SDR mode





6.3.32 SD/SDIO MMC card host interface (SDMMC) characteristics

Unless otherwise specified, the parameters given in *Table 113* for the SDIO/MMC interface are derived from tests performed under the ambient temperature, f_{PCLK2} frequency and V_{DD} supply voltage conditions summarized in *Table 16*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output characteristics.

CK
D, CMD
(output)
D, CMD
(input)

ai14887

Figure 76. SDIO high-speed mode

Figure 77. SD default mode




Table 113. Dynamic characteristics: SD / MMC characteristics, V_{DD} =2.7V to 3.6V⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
f _{PP}	Clock frequency in data transfer mode	-	0	-	50	MHz			
-	SDMMC_CK/fPCLK2 frequency ratio	-	-	-	8/3	-			
t _{W(CKL)}	Clock low time	fpp =50 MHz	9	10	-	no			
t _{W(CKH)}	Clock high time	fpp =50 MHz	9	10	-	ns			
CMD, D inp	CMD, D inputs (referenced to CK) in MMC and SD HS mode								
t _{ISU}	Input setup time HS	fpp =50 MHz	1	-	-	no			
t _{IH}	Input hold time HS	fpp =50 MHz	3	-	-	ns			
CMD, D out	CMD, D outputs (referenced to CK) in MMC and SD HS mode								
t _{OV}	Output valid time HS	fpp =50 MHz	-	11	12	ne			
t _{OH}	Output hold time HS	fpp =50 MHz	9	-	-	ns			



Table 113. Dynamic characteristics: SD / MMC characteristics, V_{DD} =2.7V to 3.6V⁽¹⁾ (continued)

			- 22					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
CMD, D inputs (referenced to CK) in SD default mode								
tISUD	Input setup time SD	fpp =25 MHz	1	-	-			
tIHD	Input hold time SD	fpp =25 MHz 3 -		-	-	ns		
CMD, D out	tputs (referenced to CK) in SD default	mode						
tOVD	Output valid default time SD	fpp =25 MHz	-	2	2.5			
tOHD	Output hold default time SD	fpp =25 MHz	0.5	i	-	ns		

^{1.} Guaranteed by characterization results,.

Table 114. Dynamic characteristics: eMMC characteristics, V_{DD} =1.71V to 1.9V $^{(1)(2)}$

	_			_		T			
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
f_{PP}	Clock frequency in data transfer mode	-	0	-	50	MHz			
-	SDMMC_CK/fPCLK2 frequency ratio	-	-	-	8/3	-			
t _{W(CKL)}	Clock low time	fpp =50 MHz	9.5	10.5	-	no			
t _{W(CKH)}	Clock high time	fpp =50 MHz	8.5	9.5	-	ns			
CMD, D inputs (referenced to CK) in eMMC mode									
t _{ISU}	Input setup time HS	fpp =50 MHz	0	-	-	200			
t _{IH}	Input hold time HS	fpp =50 MHz	4.5	-	-	ns			
CMD, D outputs (referenced to CK) in eMMC mode									
t _{OV}	Output valid time HS	fpp =50 MHz	-	12	14	no			
t _{OH}	Output hold time HS	fpp =50 MHz	10.5	-	-	ns			

^{1.} Guaranteed by characterization results.



^{2.} Cload = 20 pF.

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

7.1 LQFP64 – 10 x 10 mm, low-profile quad flat package information




Figure 78. LQFP64 - 10 x 10 mm, low-profile quad flat package outline

Table 115. LQFP64 - 10 x 10 mm, low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.60	-	-	0.0630
A1	0.05	-	0.15	0.0020	-	0.0059
A2	1.350	1.40	1.45	0.0531	0.0551	0.0571
b	0.17	0.22	0.27	0.0067	0.0087	0.0106



199/226


^{1.} Drawing is not to scale.

Table 115. LQFP64 – 10 x 10 mm, low-profile quad flat package mechanical data (continued)

Symbol		millimeters		inches ⁽¹⁾			
Symbol	Min	Тур	Max	Min	Тур	Max	
С	0.09	-	0.20	0.0035	-	0.0079	
D	-	12.00	-	-	0.4724	-	
D1	-	10.00	-	-	0.3937	-	
D3	-	7.50	-	-	0.2953	-	
Е	-	12.00	-	-	0.4724	-	
E1	-	10.00	-	-	0.3937	-	
E3	-	7.50	-	-	0.2953	-	
е	-	0.50	-	-	0.0197	-	
K	0°	3.5°	7°	0°	3.5°	7°	
L	0.45	0.60	0.75	0.0177	0.0236	0.0295	
L1	-	1.00	-	-	0.0394	-	
ccc	-	-	0.08	-	-	0.0031	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 79. LQFP64 – 10 x 10 mm, low-profile quad flat package recommended footprint




1. Dimensions are in millimeters.

LQFP64 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 80. LQFP64 - 10 x 10 mm, low-profile quad flat package top view example



^{1.} Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

7.2 LQFP100, 14 x 14 mm low-profile quad flat package information




Figure 81. LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 116. LQPF100, 14 x 14 mm 100-pin low-profile quad flat package mechanical data


Symbol		millimeters			inches ⁽¹⁾			
Symbol	Min	Тур	Max	Min	Тур	Max		
Α	-	-	1.600	-	-	0.0630		
A1	0.050	-	0.150	0.0020	-	0.0059		
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571		
b	0.170	0.220	0.270	0.0067	0.0087	0.0106		
С	0.090	-	0.200	0.0035	-	0.0079		
D	15.800	16.000	16.200	0.6220	0.6299	0.6378		
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591		
D3	-	12.000	-	-	0.4724	-		
Е	15.800	16.000	16.200	0.6220	0.6299	0.6378		

Table 116. LQPF100, 14 x 14 mm 100-pin low-profile quad flat package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾			
	Min	Тур	Max	Min	Тур	Max	
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591	
E3	-	12.000	-	-	0.4724	-	
е	-	0.500	-	-	0.0197	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
k	0°	3.5°	7°	0°	3.5°	7°	
ccc	-	-	0.080	-	-	0.0031	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 82. LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package recommended footprint




1. Dimensions are expressed in millimeters.

LQFP100 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 83. LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package top view example



 Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

7.3 LQFP144, 20 x 20 mm low-profile quad flat package information

SEATING PLANE
C

OCC C

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

OCC G

Figure 84. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 117. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾			
- Cyllibol	Min	Тур	Max	Min	Тур	Max	
Α	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	-	0.200	0.0035	-	0.0079	
D	21.800	22.000	22.200	0.8583	0.8661	0.874	



CCC

0.0031

inches⁽¹⁾ millimeters **Symbol** Min Тур Max Min Тур Max 20.000 20.200 0.7795 0.7874 D1 19.800 0.7953 D3 17.500 0.689 Ε 21.800 22.000 22.200 0.8583 0.8661 0.8740 E1 19.800 20.000 20.200 0.7795 0.7874 0.7953 E3 17.500 0.6890 0.500 0.0197 е L 0.450 0.600 0.750 0.0177 0.0236 0.0295 L1 1.000 0.0394 0° 3.5° 7° 0° 3.5° 7° k

Table 117. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data (continued)

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 85. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package recommended footprint

0.080


1. Dimensions are expressed in millimeters.

LQP144 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 86. LQFP144, 20 x 20mm, 144-pin low-profile quad flat package top view example



 Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

1T_ME_V2

LQFP176 24 x 24 mm low-profile quad flat package 7.4 information

Figure 87. LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package outline C Seating plane 0.25 mm gauge plane PIN 1 **IDENTIFICATION** ZE

1. Drawing is not to scale.

Table 118. LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	-	1.450	0.0531	-	0.0060
b	0.170	-	0.270	0.0067	-	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	23.900	-	24.100	0.9409	-	0.9488

DS11853 Rev 4 208/226

Table 118. LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package mechanical data (continued)

Symbol		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
Е	23.900	-	24.100	0.9409	-	0.9488
е	-	0.500	-	-	0.0197	-
HD	25.900	-	26.100	1.0200	-	1.0276
HE	25.900	-	26.100	1.0200	-	1.0276
L	0.450	-	0.750	0.0177	-	0.0295
L1	-	1.000	-	-	0.0394	-
ZD	-	1.250	-	-	0.0492	-
ZE	-	1.250	-	-	0.0492	-
ccc	-	-	0.080	-	-	0.0031
k	0 °	-	7 °	0 °	-	7 °

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 88. LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.


577

LQFP176 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.


Figure 89. LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package top view example



 Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

7.5 UFBGA144 package information

Figure 90. UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline



1. Drawing is not to scale.

Table 119. UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data

		urray pac	kage illecila	mour data		
Comple ed		millimeters			inches ⁽¹⁾	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
A3	-	0.130	-	-	0.0051	-
A4	0.270	0.320	0.370	0.0106	0.0126	0.0146
b	0.230	0.280	0.320	0.0091	0.0110	0.0126
D	6.950	7.000	7.050	0.2736	0.2756	0.2776
D1	5.450	5.500	5.550	0.2146	0.2165	0.2185
Е	6.950	7.000	7.050	0.2736	0.2756	0.2776
E1	5.450	5.500	5.550	0.2146	0.2165	0.2185
е	-	0.500	-	-	0.0197	-
F	0.700	0.750	0.800	0.0276	0.0295	0.0315

Table 119. UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data (continued)

Counch of	millimeters			inches ⁽¹⁾		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
ddd	-	-	0.100	-	-	0.0039
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 91. UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package recommended footprint




Table 120. UFBGA144 recommended PCB design rules (0.50 mm pitch BGA)

Dimension	Recommended values
Pitch	0.50 mm
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.120 mm

UFBGA144 device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





Figure 92. UFBGA144- 144-ball, 7 x 7 mm, 0.50 mm pitch package top view example

1. Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



7.6 UFBGA176+25, 10 x 10, 0.65 mm ultra thin-pitch ball grid array package information

Figure 93. UFBGA176+25, 10 × 10 × 0.65 mm ultra thin fine-pitch ball grid array package outline



1. Drawing is not to scale.

Table 121. UFBGA176+25, 10 × 10 × 0.65 mm ultra thin fine-pitch ball grid array package mechanical data

Complete		millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	0.460	0.530	0.600	0.0181	0.0209	0.0236	
A1	0.050	0.080	0.110	0.002	0.0031	0.0043	
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197	
b	0.230	0.280	0.330	0.0091	0.0110	0.0130	
D	9.950	10.000	10.050	0.3917	0.3937	0.3957	
E	9.950	10.000	10.050	0.3917	0.3937	0.3957	
е	-	0.650	-	-	0.0256	-	
F	0.400	0.450	0.500	0.0157	0.0177	0.0197	
ddd	-	-	0.080	-	-	0.0031	
eee	-	-	0.150	-	-	0.0059	
fff	-	-	0.080	-	-	0.0031	

1. Values in inches are converted from mm and rounded to 4 decimal digits.



Figure 94. UFBGA176+25, 10 x 10 mm x 0.65 mm, ultra fine-pitch ball grid array package recommended footprint




Table 122. UFBGA176+25 recommended PCB design rules (0.65 mm pitch BGA)


Dimension	Recommended values
Pitch	0.65 mm
Dpad	0.300 mm
Dsm	0.400 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.300 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.100 mm

UFBGA176+25 device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.


Figure 95. UFBGA176+25, 10 × 10 × 0.6 mm ultra thin fine-pitch ball grid array package top view example



Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

7.7 WLCSP100 - 0.4 mm pitch wafer level chip scale package information

Figure 96. WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale package outline



1. Drawing is not to scale.

Table 123. WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale package mechanical data

Cumbal		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Тур	Min	Max
Α	0.525	0.555	0.585	0.0207	0.0219	0.0230
A1	-	0.17	-	-	0.0067	-
A2	-	0.38	-	-	0.0150	-
A3 ⁽²⁾	-	0.025	-	-	0.0010	-
Ø b ⁽³⁾	0.22	0.25	0.28	-	0.0098	0.0110
D	4.166	4.201	4.236	-	0.1654	0.1668
E	4.628	4.663	4.698	-	0.1836	0.1850
е	-	0.4	-	-	0.0157	-
e1	-	3.6	-	-	0.1417	-
e2	-	3.6	-	-	0.1417	-
F	-	0.3005	-	-	0.0118	-
G	-	0.5315	-	-	0.0209	-
N	-	100	-	-	3.9370	-
aaa	-	0.1	-	-	0.0039	-
bbb	-	0.1	-	-	0.0039	-
ccc	-	0.1	-	-	0.0039	-
ddd	-	0.05	-	-	0.0020	-
eee	-	0.05	-	-	0.0020	-

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

^{2.} Back side coating.

^{3.} Dimension is measured at the maximum bump diameter parallel to primary datum ${\sf Z}$.

Figure 97. WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale package recommended footprint




Table 124. WLCSP100 recommended PCB design rules (0.4 mm pitch)

Dimension	Recommended values
Pitch	0.4 mm
Dpad	0.225 mm
Dsm	0.290 mm
Stencil thickness	0.1 mm

WLCSP100 device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Product identification(1)

32F723VEYL

Revision code

Y WW R

MSv44209V1

Figure 98. WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch top view example

1. Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



7.8 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max x \Theta_{JA})$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \sum (V_{OL} \times I_{OL}) + \sum ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm / 0.5 mm pitch	48.5	
	Thermal resistance junction-ambient LQFP100 - 14× 14 mm / 0.5 mm pitch	47.1	
	Thermal resistance junction-ambient WLCSP100 - 0.4 mm pitch	35.85	
$\Theta_{\sf JA}$	Thermal resistance junction-ambient LQFP144 - 20 × 20 mm / 0.5 mm pitch	45.6	°C/W
	Thermal resistance junction-ambient LQFP176 - 24 × 24 mm / 0.5 mm pitch	43.9	
	Thermal resistance junction-ambient UFBGA144 - 7 × 7 mm / 0.5 mm pitch	42	
	Thermal resistance junction-ambient UFBGA176 - 10× 10 mm / 0.5 mm pitch	41.2	


Table 125. Package thermal characteristics

Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

8 Ordering information

Table 126. Ordering information scheme



xxx = programmed parts

TR = tape and reel

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, contact the nearest ST sales office.

Appendix A Recommendations when using internal reset OFF

When the internal reset is OFF, the following integrated features are no longer supported:

- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled.
- The brownout reset (BOR) circuitry must be disabled.
- The embedded programmable voltage detector (PVD) is disabled.
- V_{BAT} functionality is no more available and VBAT pin should be connected to V_{DD}.
- The over-drive mode is not supported.

A.1 Operating conditions

Table 127. Limitations depending on the operating power supply range

Operating power supply range	ADC operation	Maximum Flash memory access frequency with no wait states (f _{Flashmax})	Maximum Flash memory access frequency with wait states (1)(2)	I/O operation	Possible Flash memory operations
$V_{DD} = 1.7 \text{ to}$ 2.1 $V^{(3)}$	Conversion time up to 1.2 Msps	20 MHz	180 MHz with 8 wait states and over-drive OFF	- No I/O compensation	8-bit erase and program operations only

Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no wait state is required.

^{2.} Thanks to the ART accelerator on ITCM interface and L1-cache on AXI interface, the number of wait states given here does not impact the execution speed from the Flash memory since the ART accelerator or L1-cache allows to achieve a performance equivalent to 0-wait state program execution.

^{3.} V_{DD}/V_{DDA} minimum value of 1.7 V, with the use of an external power supply supervisor (refer to Section 3.15.1: Internal reset ON).

Revision history

Table 128. Document revision history

Date	Revision	Changes
03-Feb-2017	1	Initial release.
30-Mar-2017	2	Updated cover with the maximum SPI speed at 54 Mbit/s. Updated Figure 14: STM32F722xx LQFP64 pinout.
01-Jun-2017	3	Updated Figure 16: STM32F723xx WLCSP100 ballout (with OTG PHY HS). Updated note 1 below all the package device marking figures. Updated Section 1: Introduction. Updated Table 60: I/O current injection susceptibility note by 'injection is not possible'. Updated Table 67: ADC characteristics R _{ADC} min at 1.5 Kohm. Updated Figure 45: Recommended NRST pin protection note about the 0.1uF capacitor. Updated Table 78: DAC characteristics R _{LOAD} feature. Updated Figure 39: ACCHSI versus temperature.
10-Apr-2018	4	Added Section 1: Introduction. Removed memory mapping, transferred in the reference manual (RM0431). Updated Table 10: STM32F722xx and STM32F723xx pin and ball definition footnote 5 only for PC14, PC15, PH0, PH1. Updated Table 125: Package thermal characteristics thermal values for LQFP packages.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

