8x8 Dadda Multiplier (MAC)

by Aswin Ajayan

November 25, 2018

dependencies

compilation was done using icarus-iverilog, this can be installed in ubuntu 18 and above by

sudo apt install iverilog for other operating systems please goto http://iverilog.wikia.com/wiki/Installation_Guide to analyse the waveforms, gtkwave was used can be installed in ubuntu by sudo apt install gtkwave

A small java program, GenLoops.java was used to generate test data and certain reccuring assign statements. This doesn't pose any requirement on java runtime if you are using the txt files includes for the test benches.

Verilog code uses constructs in verilog like generate loops , and parameters, you can refer to IEEE standard for verilog for details

Top level module

An 8x8 dadda multiplier was designed and verified using verilog. the details of the top level module are as given below.

A,B - 8 bit multiplicants

input [7:0] A,

input [7:0] B,

14

M - previous result existing in Accumulator(16bits)

RES - 17 bit output.

submodules:

gen_part_products - generate the partial products of the multiplication, A*B as an 8x8 array.

processing block - takes the partial products, M and does the dadda reduction adder 16 - 16 bit Carry select adder ,

test data was randomly generated using a small program and verified the circuit using the test bench - top_level_tb(file:top_level_tb.v). Test data was loaded from files ain.txt,bin.txt,m.txt and res.txt

run.sh will compile all modules




Figure 2.1:

```
input [15:0] M,
16
            output [16:0] RES);
17
18
            genvar i;
19
            wire [7:0][7:0] P;
20
            wire [1:0][15:0] PRE;
21
            gen_part_products U1(A,B,P);
22
23
            processing_block U2(P,M,PRE);
24
25
            adder16 U3(PRE[1], PRE[0], 1'b0, RES);
26
   endmodule
```




Figure 2.2:

Sheet1

input B	В	Result
B = f6	M = 005b	RES = 0cd09
B = b0	M = 0000	RES = 06f60
B = ef	M = 008f	RES = 07cba
B = a5	M = 0070	RES = 06e02
B = 2c	M = 001f	RES = 0140f
B = fa	M = 0055	RES = 07a67
B = 4d	M = 0014	RES = 01a8c
B = 22	M = 00a1	RES = 01119
B = 6c	M = 002f	RES = 0146f
B = ac	M = 0059	RES = 03a21
B = 52	M = 002d	RES = 02b19
B = 81	M = 00d3	RES = 01f90
B = 91	M = 0002	RES = 00e2b
B = 19	M = 0080	RES = 00229
B = 95	M = 004f	RES = 06c91
B = 73	M = 005f	RES = 07120
B = 27	M = 0056	RES = 011db
	B = f6 B = b0 B = ef B = a5 B = 2c B = fa B = 4d B = 22 B = 6c B = ac B = 52 B = 81 B = 91 B = 95 B = 73	B = f6

2.1 code

```
1 //←
             MODULE: top_level_tb
3
       DESCRIPTION: tset bench for 8*8 dadda
        IO SIGNALS: -
             AUTHOR: YOUR NAME (),
6
  // ORGANIZATION:
7
            VERSION: 1.0
8
            CREATED: Sunday 11 November 2018 04:05:03 IST
9 //
10 //
           REVISION: -
  // \leftarrow
11
12
   `timescale 1ps/100fs
13
   module top_level_tb(); //testbench doesnt have any inputs or ←
14
         outputs
                             //inputs are takens as registers ( \hookleftarrow
            reg [7:0] A;
                 they need to hold the value)
            reg [7:0] B;
16
            reg [15:0] M;
17
            wire [16:0] RES; //outputs are takens as wires in tb↔
18
            reg[7:0] ain_array[0:250];
19
            reg[7:0] bin_array[0:250];
20
            reg[16:0] res_array[0:250];
            reg[15:0] M_array[0:250];
22
            top_level dut(.*); //since all the inputs to the dut \leftarrow
23
                  are the wires of same name
            integer i;
24
             initial begin
25
                      $dumpfile("top_level_tb.vcd");
26
                      $dumpvars(0, top_level_tb);
27
                                   // first argument is the level of\leftarrow
                           debugging
                                                                                       // \leftarrow
28
                                                                                           level←
                                                                                            \leftarrow
                                                                                           0 \leftarrow
                                                                                            \leftarrow
                                                                                           will←
                                                                                            \leftarrow
                                                                                           log←
                                                                                            \leftarrow
```

2.1. CODE 8x8 DADDA MAC

```
29
                       $readmemb("ain.txt",ain_array);
30
                       $readmemb("bin.txt", bin_array);
$readmemb("res.txt", res_array);
31
32
                       $readmemb("m. txt", M_array);
33
                       //sub modules
34
                       //whereas level 1 will log only the ones in \leftarrow
35
                           the top module
                       A = 8'h0;
36
                       B = 8'h0;
37
                      M = 16'h0;
                       #2000;
39
                       A = 8' hff;
40
                       B = 8' haa;
41
                       \#2000;
42
                       B = 8'hff;
43
                       #200;
44
                       #1000;
45
46
                       M = 16'h02;
47
                       $display("starting....");
48
49
                       for (i = 0; i < 250; i = i+1) begin
50
                                A = ain_array[i];
51
                                B = bin_array[i];
52
                                M = M_{array}[i];
53
                                 #1000;
54
                                 display(A = h, B = h, M = h, \leftarrow
55
                                     RES = \%h", A, B, M, RES);
                                 if (RES != res_array[i])
56
                                           $display("error");
57
                                 else
58
                                           $display("test passed");
59
60
                       end
61
62
             end
   endmodule
```

```
timescale 1 ps/100 fs
   module gen_part_products(
            input [7:0] A,
3
            input [7:0] B,
4
            output [7:0][7:0] P);
                                      //portlist can be 2D array ←
5
                in verilog
            genvar i;
6
            generate
                     for (i = 0; i < 8; i = i +1) begin:
                         part\_product
                              assign P[i][0] = A[0] & B[i]
9
                              assign P[i][1] = A[1] & B[i]
10
                              assign P[i][2] = A[2] & B[i]
11
                              assign P[i][3] = A[3] \& B[i]
12
                              assign P[i][4] = A[4] & B[i]
13
                              assign P[i][5] = A[5] & B[i]
14
                              assign P[i][6] = A[6] \& B[i]
15
                              assign P[i][7] = A[7] \& B[i] ;
16
17
                     end
            endgenerate
18
   endmodule
  // \leftarrow
2
             MODULE: adder16
3
       DESCRIPTION: 16 bit adder (carry_out select)
        IO SIGNALS: A,B,O,Cin
             AUTHOR: YOUR NAME (),
  // ORGANIZATION:
           VERSION: 1.0
8
           CREATED: Monday 12 November 2018 12:30:50 IST
9
           REVISION: --
10
11
   `timescale 1ps/100fs
12
   module CSA_block #(parameter width = 4)(
13
            input [width -1:0]A,
14
            input [width -1:0]B,
15
            output [1:0] [width -1:0]SUM,
16
            output [1:0] c_out);
17
18
            genvar i;
19
            wire [1:0] [width - 1:0] carry_out;
20
            full_adder fa0(A[0], B[0], 1'b0, SUM[0][0], carry_out \leftarrow
21
                [0][0];
            full_adder fal(A[0], B[0], 1'bl, SUM[1][0], carry_out \leftarrow
22
```

2.1. CODE 8x8 DADDA MAC

```
[1][0]);
             generate
23
                      for (i = 1; i < width -1; i = i + 1) begin:
24
                          gen_CSA_block
                               full_adder fa_carry_out_zero(A[i], B[\leftarrow
25
                                    i], carry_out [0][i-1],SUM[0][i], \leftrightarrow
                                    carry_out [0][i]);
                               full_adder fa_carry_out_one(A[i],B[i↔
26
                                    ], carry_out [1][i-1],SUM[1][i], \leftrightarrow
                                    carry_out [1][i]);
                      end
27
             endgenerate
28
             full_adder fa_carry_out_zero_last (A[width-1],B[width↔
                 -1], carry_out [0] [width -2], SUM[0] [width -1], c_out \leftarrow
                 [0]);
             full_adder fa_carry_out_one_last(A[width-1],B[width \leftarrow)
31
                 -1], carry_out [1] [width -2], SUM[1] [width -1], c_out \leftarrow
                 [1]);
   endmodule
32
33
   module selector \#(parameter\ width = 4) (
34
             input [1:0] [width -1:0]SUM,
35
             input [1:0] c_out,
36
            input c_in,
37
             output [width -1:0]SUM_OUT,
             output CARRY_OUT);
40
41
             genvar i;
42
43
             assign SUM.OUT = c_in?SUM[1]:SUM[0];
44
             assign CARRY_OUT = c_in?c_out[1]:c_out[0];
45
   endmodule
46
47
   module adder16(
48
            input [15:0]A,
49
            input [15:0]B,
50
            input c_in,
51
             output [16:0]SUM);
52
53
             wire [2:0][1:0] block_carry_out;
54
             wire
                   [1:0][3:0] sum_block1;
55
             wire
                  [1:0][4:0] sum_block2;
56
57
             wire
                  [1:0][5:0] sum_block3;
             wire [3:0] cout_inter;
             wire cout_0;
             //carry select adder is implemented in stages of 1 \leftrightarrow
                  4, 5, 6
             full_adder fa0_in16(A[0],B[0],c_in,SUM[0],cout_0);
61
```

```
CSA\_block \#(.width(4)) block\_1(A[4:1],B[4:1], \leftarrow
62
                 sum_block1, block_carry_out[0]);
             CSA\_block \#(.width(5)) block\_2(A[9:5],B[9:5], \leftarrow
63
                 sum_block2 , block_carry_out [1]);
             CSA\_block \#(.width(6)) block\_3(A[15:10],B[15:10], \leftarrow
64
                 sum_block3 , block_carry_out [2]);
65
66
             selector \#(.width(4)) sel0(sum_block1, \leftarrow)
67
                 block\_carry\_out[0], cout\_0, SUM[4:1], cout\_inter \leftarrow
                 [0]);
             selector \#(.width(5)) sell(sum_block2, \leftarrow
68
                 block\_carry\_out[1], cout\_inter[0], SUM[9:5], \leftarrow
                 cout_inter[1]);
             selector \#(.width(6)) sel2(sum_block3, \leftarrow
69
                 block_carry_out [2], cout_inter [1], SUM[15:10], SUM←
                 [16]);
70
71
   endmodule
72
73
74
   //module CSA_block_tb(); //testbench doesnt have any inputs \
75
       or outputs
             reg [7:0] A;
                              //inputs are takens as registers ( \leftarrow
76
       they need to hold the value)
             reg [7:0] B;
77
             wire [1:0][7:0]SUM; //outputs are takens as wires in \leftarrow
78
         tb
             wire [1:0] c_out;
79
             CSA_block \#(.width(8)) dut(.*); //since all the \leftarrow
80
        inputs to the dut are the wires of same name
             initial begin
81
                      $dumpfile("CSA_block.vcd");
82
                      $dumpvars(0, CSA_block_tb);
83
                 //first argument is the level of debugging
84
                          //level 0 will log all the variable even←
         in
                      //sub modules
85
                      //whereas level 1 will log only the ones in \leftarrow
86
        the top module
                      A = 8'h0;
87
                      B = 8'hff;
88
                      #2000;
89
                      A = 8' hff;
90
                      B = 8' haa;
                      #2000;
                      B = 8'hff;
93
                      #200;
94
```

2.1. CODE 8x8 DADDA MAC

```
95 // #1000;
96 // end
97 //endmodule
```