




SMDK2450 Evaluation Board for S3C2450X


1. PCB Revision	Date	Description
Rev 0.0	2007. 11. 22	Preliminary Version


2. Table of Contents	3. Part Reference																																																								
<p>CPU Board</p> <table> <tr> <th>Page</th><th>Function</th></tr> <tr><td>01</td><td>S3C2450(Addr/Data)</td></tr> <tr><td>02</td><td>S3C2450(Camera/LCD..)</td></tr> <tr><td>03</td><td>S3C2450(Power)</td></tr> <tr><td>04</td><td>Memory(mSDR,mDDR,DDR2)</td></tr> <tr><td>05</td><td>Memory(OneNand)/JTAG/CLK</td></tr> <tr><td>06</td><td>Buffers(SROM I/F)</td></tr> <tr><td>07</td><td>USB/HS_MMC/HS_SPI</td></tr> <tr><td>08</td><td>CPU B/D Power(ARM, INT)</td></tr> <tr><td>09</td><td>CPU B/D Power(Alive, I/O)</td></tr> <tr><td>0A</td><td>Board to Board Connector (CPU)</td></tr> <tr><td>0B</td><td>PMIC DC-DC/Audio</td></tr> <tr><td>0C</td><td>PMIC Power</td></tr> </table> <p>Base Board</p> <table> <tr><td>01</td><td>NOR/SRAM/NAND/CONFIG</td></tr> <tr><td>02</td><td>CF+/External Bus IF</td></tr> <tr><td>03</td><td>Ethernet Controller(CS8900)</td></tr> <tr><td>04</td><td>Ethernet Controller(LAN91C115)</td></tr> <tr><td>05</td><td>LCD General/SPI/ADC</td></tr> <tr><td>06</td><td>LCD:TFT RGB Parallel</td></tr> <tr><td>07</td><td>LCD:TFT RGB Serial/CPU</td></tr> <tr><td>08</td><td>Camera IF/I2C</td></tr> <tr><td>09</td><td>Audio(Demux&Conn)</td></tr> <tr><td>0A</td><td>Audio(AC97&Power)</td></tr> <tr><td>0B</td><td>Audio(I2S 5.1ch/I2S&PCM)</td></tr> <tr><td>0C</td><td>UART/IrDA</td></tr> <tr><td>0D</td><td>External I/O</td></tr> <tr><td>0E</td><td>Base B/D Power</td></tr> <tr><td>0F</td><td>Board to Board Connector (Base)</td></tr> </table> <p>Ext. OneNand</p>	Page	Function	01	S3C2450(Addr/Data)	02	S3C2450(Camera/LCD..)	03	S3C2450(Power)	04	Memory(mSDR,mDDR,DDR2)	05	Memory(OneNand)/JTAG/CLK	06	Buffers(SROM I/F)	07	USB/HS_MMC/HS_SPI	08	CPU B/D Power(ARM, INT)	09	CPU B/D Power(Alive, I/O)	0A	Board to Board Connector (CPU)	0B	PMIC DC-DC/Audio	0C	PMIC Power	01	NOR/SRAM/NAND/CONFIG	02	CF+/External Bus IF	03	Ethernet Controller(CS8900)	04	Ethernet Controller(LAN91C115)	05	LCD General/SPI/ADC	06	LCD:TFT RGB Parallel	07	LCD:TFT RGB Serial/CPU	08	Camera IF/I2C	09	Audio(Demux&Conn)	0A	Audio(AC97&Power)	0B	Audio(I2S 5.1ch/I2S&PCM)	0C	UART/IrDA	0D	External I/O	0E	Base B/D Power	0F	Board to Board Connector (Base)	<p><Component><Number></p> <p>U - COMPONENT IC & REGURATOR IC C - CAPACITOR CT- TANTAL CAPACITOR R - RESISTER RP - RESISTOR PACK VR - VARIABLE RESISTER J - JUMPER L - INDUCTOR F - FERRITE BEAD Y - OSCILLATOR X - CRYSTAL Q - TRANSISTOR/FET D - DIODE SW - TACT/PUSH SWITCH CON - CONNECTOR CFG - DIP SWITCH</p>
Page	Function																																																								
01	S3C2450(Addr/Data)																																																								
02	S3C2450(Camera/LCD..)																																																								
03	S3C2450(Power)																																																								
04	Memory(mSDR,mDDR,DDR2)																																																								
05	Memory(OneNand)/JTAG/CLK																																																								
06	Buffers(SROM I/F)																																																								
07	USB/HS_MMC/HS_SPI																																																								
08	CPU B/D Power(ARM, INT)																																																								
09	CPU B/D Power(Alive, I/O)																																																								
0A	Board to Board Connector (CPU)																																																								
0B	PMIC DC-DC/Audio																																																								
0C	PMIC Power																																																								
01	NOR/SRAM/NAND/CONFIG																																																								
02	CF+/External Bus IF																																																								
03	Ethernet Controller(CS8900)																																																								
04	Ethernet Controller(LAN91C115)																																																								
05	LCD General/SPI/ADC																																																								
06	LCD:TFT RGB Parallel																																																								
07	LCD:TFT RGB Serial/CPU																																																								
08	Camera IF/I2C																																																								
09	Audio(Demux&Conn)																																																								
0A	Audio(AC97&Power)																																																								
0B	Audio(I2S 5.1ch/I2S&PCM)																																																								
0C	UART/IrDA																																																								
0D	External I/O																																																								
0E	Base B/D Power																																																								
0F	Board to Board Connector (Base)																																																								






















CFG5	ON	OFF
[1~4]	LOOP 0-1	SPI_CON

SDDATA & CLK path must be same length and route





SDDATA & CLK path must be same length and route








4bit only
<Silk>


SAMSUNG ELECTRONICS CO.,LTD			
Title			
SMDK2450 (S3C2450 Evaluation Board)			
Size	Document Number	Rev	
A3	USB/HS_MMC/HS_SPI	0.0	
Date:	Friday, January 25, 2008	Sheet	8 of 13




OP3 power	OP3(1.8V)	IO(3.3V)
J23	2-3	1-2(Def.)









AMD Flash Memory (SOCKET)



SRAM




CFG1



CFG1: nFCE	SRAM Selector
[2]	XD card
[1]	NAND

CFG2




CFG2: nCS0	SRAM Selector
[3]	External
[2]	SRAM
[1]	NOR(AMD)


S3C2450
Addition : NAND CS1 & RnB1

S3C2450
Addition : NAND CS1
SW(To Select Ethernet or Additional Nand CS)


NAND Flash memory (SOCKET)





XD PICTURE CARD





CFG3




CFG3: nCS1	SRAM Selector
[6]	CS8900(CS1)
[5]	SRAM
[4]	External
[3]	XD card
[2]	NAND
[1]	NOR(AMD)















ADC






EXT_SPI/LCD_SPI






TFT LCD Backlight LED Power

SAMSUNG ELECTRONICS CO.,LTD			
Title			
SMDK2450 (S3C2450 Evaluation Board)			
Size	Document Number	Rev	
A3	B05. LCD General/SPI/ADC	0.0	
Date:	Friday, January 25, 2008	Sheet	5 of 16








LTE480WE
RGB/WVGA(4.8") 24-bpp
- Default



<Silk>







LCD IF	1-2	2-3
J5	RGB Serial IF	CPU IF (Main/Sub)




Samsung LCD LTS222QV(1.7V~3.3V)
RGB serial/CPU QVGA(2.22")
18-bpp

SAMSUNG ELECTRONICS CO.,LTD			
Title			
SMDK2450 (S3C2450 Evaluation Board)			
Size	Document Number	Rev	
A3	TFT LCD(CPU/RGB portrait type) / CSTN LCD	0.0	
Date:	Friday, January 25, 2008	Sheet	7 of 16

Camera Interface



IIC Interface





Audio port0


16 I2S0_SCLK_PCM0_SCLK_AC_SYNC
16 I2S0_CDCLK_PCM0_CDCLK_AC_BIT_CLK
16 I2S0_LRCK_PCM0_FSYNC_AC_nRESET
16 I2S0_SDI_PCM0_SDI_AC_SDI
16 I2S0_SDO_PCM0_SDO_AC_SDO

Each signals
should have
same routing
length

nI2S0_AC97PCM0
nAudio0_En




same routing
length
(including
SD01, SD02)




Each signals
should have
same routing
length

Each signals
should have
same routing
length(except
pcm0_ext_clk)



Slide-SW6



<Silk>




CFG5: Audio port Enable/Demux						
PORT #	Audio0			Audio1		
En/Disable	[1]			[4]		
Enable	OFF(Def.)			OFF(Def.)		
Disable	ON			ON		
Demux	[2]	[3]	[6]	Demux	[5]	[6]
I2S0 (Def)	OFF	X	X	IIS1* (Def)	OFF	X
AC97	ON	OFF	X	PCM1* (8753)	ON	OFF
PCM0	ON	ON	ON			

*For I2S1,PCM1 set CFG6 switch of CPU b'd

Audio port1





16 I2S1_SCLK_PCM1_SCLK
16 I2S1_CDCLK_PCM1_CDCLK
16 I2S1_LRCK_PCM1_FSYNC
16 I2S1_SDI_PCM1_SDI
16 I2S1_SDO_PCM1_SDO

nI2S1_PCM1
nAudio1_En



Each signals
should have
same routing
length




Each signals
should have
same routing
length(except
pcm0_ext_clk)



Each signals
should have
same routing
length(except
pcm0_ext_clk)

Loopback

16 I2S0_SCLK_PCM0_SCLK_AC_SYNC
16 I2S0_CDCLK_PCM0_CDCLK_AC_BIT_CLK
16 I2S0_LRCK_PCM0_FSYNC_AC_nRESET
16 I2S0_SDI_PCM0_SDI_AC_SDI
16 I2S0_SDO_PCM0_SDO_AC_SDO
2,12,16 nXDACK0_I2S0_SDO1
2,12,16 nXDREQ0_I2S0_SDO2




for loopback, b'd to b'd,
& waveform observe

Pcm0/1 are verified by 8753 codec(default)
but can be verified by 9714(sw setting is needed)

SAMSUNG ELECTRONICS CO.,LTD			
Title SMDK2450 (S3C2450 Evaluation Board)			
Size A3	Document Number Audio(Demux)		Rev 0.0
Date: Friday, January 25, 2008	Sheet 9	of 16	

<i2s cdclk select/codec operating clk supply>


Audio port0




<Silk>

I2S0 cdclk path select		
CFG 7	[1]	[2]
I2S0 Master(Def.)	OFF	ON
I2S0 Slave	OFF	OFF
I2S0 Master External clock	ON	OFF


Audio port1





I2S1 cdclk path select/codec operating clk supply			
CFG 8	[1]	[2]	[3]
I2S1 Master(Def.)	OFF	ON	OFF
I2S1 Slave/PCM Master	OFF	OFF	ON
I2S1 Master External clock	ON	OFF	ON





<External Clock select part>



Ext. Clk Sel.	To.	From
[1]	I2S0	OSC1
[2]	PCM0	OSC2
[3]	I2S1	8580PLL
[4]	PCM1	8753PLL
All Off (Default)		



<mic bias part>









<Silk>



Mic in direction select		
CFG6	[1]	[2]
IIS1_PCM8753	ON	OFF
AC9714(Def.)	OFF	ON



<Silk>

CFG12 Mic bias source	
[1]	VTG div. (Def.)
[2]	8753 Codec
[3]	9714 Codec









Adopted from 6400/2450 io b'd
 - modified library as datasheet
 - removed capacitors as reference






SAMSUNG ELECTRONICS CO.,LTD			
Title			
SMDK2450 (S3C2450 Evaluation Board)			
Size	Document Number		Rev
A3	I2S 5.1ch/I2S&PCM		0.0
Date:	Friday, January 25, 2008	Sheet	12 of 16





**S - L : B1 port,
H : B2 port
OE - L : Output enable
H : all disconnect**




**COM2 port
CFG3 Control**

<Silk>


Func (CFG9)	PIN1	PIN2	PIN3
UART1	OFF	X	X
UART2	ON	OFF	OFF
UART3	ON	ON	X
IrDA (U2)	X	ON	ON



can be connect to
audio external clock
(tp53)



SIR mode only



External I/O

SAMSUNG ELECTRONICS CO.,LTD			
Title			
SMDK2450 (S3C2450 Evaluation Board)			
Size	Document Number	Rev	
A3	External I/O	0.0	
Date:	Friday, January 25, 2008	Sheet	14 of 16

J13



SW1


F1

POLY SWITCH/1.5A

U45



U44



D10

SMD TYPE (BLUE)

D11

SMD TYPE (BLUE)

D12

SMD TYPE (BLUE)

D13

SMD TYPE (BLUE)

D14

SMD TYPE (RED)

B_PWR_5V

VDD_ext5V


VDD3.3V

VDD_ext3.3V

for audio codec power, pulling current near from the power source

B_PWR_5V

U47



U46A



U46B



SW2

LS8JEM-T

silkscreen

EINT0




SW3

LS8JEM-T

silkscreen

EINT11

SAMSUNG ELECTRONICS CO.,LTD			
Title			
SMDK2450 (S3C2450 Evaluation Board)			
Size	Document Number		Rev
A3	Base board Power & LED		0.0
Date:	Friday, January 25, 2008	Sheet	15 of 16



Place TPs to each corner

