






SMDK2450 Evaluation Board for S3C2450X

1. PCB Revision	Date	Description
Rev 0.0	2007. 11. 22	Preliminary Version
Rev 0.1	2008. 2. 21	Modified in Cam/LCD(ref Red Circle/Rectangle)

2. Table of Contents	3. Part Reference	
CPU Board Page Function 01 S3C2450(Addr/Data) 02 S3C2450(Camera/LCD..) 03 S3C2450(Power) 04 Memory(mSDR,mDDR,DDR2) 05 Memory(OneNand)/JTAG/CLK 06 Buffers(SROM I/F) 07 USB/HS_MMC/HS_SPI 08 CPU B/D Power(ARM, INT) 09 CPU B/D Power(Alive, I/O) 0A Board to Board Connector (CPU) 0B PMIC DC-DC/Audio 0C PMIC Power Base Board 01 NOR/SRAM/NAND/CONFIG 02 CF+/External Bus IF 03 Ethernet Controller(CS8900) 04 Ethernet Controller(LAN91C115) 05 LCD General/SPI/ADC 06 LCD:TFT RGB Parallel 07 LCD:TFT RGB Serial/CPU 08 Camera IF/I2C 09 Audio(Demux&Conn) 0A Audio(AC97&Power) 0B Audio(I2S 5.1ch/I2S&PCM) 0C UART/IrDA 0D External I/O 0E Base B/D Power 0F Board to Board Connector (Base) Ext. OneNand	<Component><Number> U - COMPONENT IC & REGURATOR IC C - CAPACITOR CT- TANTAL CAPACITOR R - RESISTER RP - RESISTOR PACK VR - VARIABLE RESISTER J - JUMPER L - INDUCTOR F - FERRITE BEAD Y - OSCILLATOR X - CRYSTAL Q - TRANSISTOR/FET D - DIODE SW - TACT/PUSH SWITCH CON - CONNECTOR CFG - DIP SWITCH	







CFG1





2 nRCS0 → 1 2 → 4 → nCS_EXT_ONE
→ 3 → nCS_SROM0 7

CFG1:CS0	One NAND& SROM I/F
1:OFF, 2:ON	Base B'd
1:ON, 2:OFF	Ext. OneNAND

<Silk>

CFG	[5]	[5] : ON & [4] : OFF		OFF		
		OneNAND/ROM		NAND/iROM/Security		
		OFF	ON	OFF NAND Advanced	ON NAND Normal	OFF iROM/Security
[4]	OFF	Muxed OneNAND	ROM / Demuxed OneNAND	page 4KB	ON NAND page 512B	OFF
	ON			page 2KB		
[3]	OFF			ADDR4	ADDR3	OFF
	ON	16 bit	8 bit	ADDR5	ADDR4	ON Security eFUSE
[2]	OFF	XTIPLL (MPLL/UPLL)			128	
	ON	EXTCLK (MPLL/UPLL)			192	
[1]	OFF					
	ON					

CFG7 : Type	Page	Addr Cyc	[1]	[2]	[3]
MMC(Movi/iNand)	-	-	0	0	0
Reserved	-	-	1	0	0
Nand	512	3	0	1	0
	2048	4	0	0	1
	4096	5	0	1	1










Clocks

CFG3



0110(D)	1001
Crystal	OSC


"Silk" setting








CFG5	ON	OFF
[1~4]	LOOP 0-1	SPI_CON









OP3 power	OP3(1.8V)	IO(3.3V)
J23	2-3	1-2(Def.)







AMD Flash Memory (SOCKET)



SRAM




CFG1



CFG1: nFCE	SRAM Selector
[2]	XD card
[1]	NAND

CFG2




CFG2: nCS0	SRAM Selector
[3]	External
[2]	SRAM
[1]	NOR(AMD)


S3C2450
Addition : NAND CS1 & RnB1

S3C2450
Addition : NAND CS1
SW(To Select Ethernet or Additional Nand CS)


NAND Flash memory (SOCKET)




XD PICTURE CARD





CFG3




CFG3: nCS1	SRAM Selector
[6]	CS8900(CS1)
[5]	SRAM
[4]	External
[3]	XD card
[2]	NAND
[1]	NOR(AMD)
















ADC







EXT_SPI/LCD_SPI




TFT LCD Backlight LED Power










RGB 18bit Parallel: VD[23:18] = LCD DAT[17:12]
6bit Serial: VD[23:18] = LCD DAT[5:0]




Samsung LCD LTS222QV(1.7V~3.3V)
RGB serial/CPU QVGA(2.22")
18-bpp





Back-Light Max 20mA (230mW)

CON15









Main LCD Touch Screen




<Silk>

LCD IF	1-2	2-3
J5	RGB Serial IF	CPU IF (Main/Sub)

Camera Interface



IIC Interface





Audio port0



16 I2S0_SCLK_PCM0_SCLK_AC_SYNC
16 I2S0_CDCLK_PCM0_CDCLK_AC_BIT_CLK
16 I2S0_LRCK_PCM0_FSYNC_AC_nRESET
16 I2S0_SDI_PCM0_SDI_AC_SDI
16 I2S0_SDO_PCM0_SDO_AC_SDO

Each signals
should have
same routing
length

nI2S0_AC97PCM0
nAudio0_En






same routing
length
(including
SD01, SD02)



Each signals
should have
same routing
length

Each signals
should have
same routing
length(except
pcm0_ext_clk)



<Silk>



CFG5: Audio port Enable/Demux						
PORT #	Audio0			Audio1		
En/Disable	[1]			[4]		
Enable	OFF(Def.)			OFF(Def.)		
Disable	ON			ON		
Demux	[2]	[3]	[6]	Demux	[5]	[6]
I2S0 (Def)	OFF	X	X	IIS1* (Def)	OFF	X
AC97	ON	OFF	X	PCM1*	ON	OFF ^(67/53)
PCM0	ON	ON	ON ^(67/53)			
*For I2S1,PCM1 set CFG6 switch of CPU b'd						

Audio port1

16 I2S1_SCLK_PCM1_SCLK
16 I2S1_CDCLK_PCM1_CDCLK
16 I2S1_LRCK_PCM1_FSYNC
16 I2S1_SDI_PCM1_SDI
16 I2S1_SDO_PCM1_SDO



Each signals
should have
same routing
length

nI2S1_PCM1
nAudio1_En




Each signals
should have
same routing
length

Each signals
should have
same routing
length(except
pcm0_ext_clk)



Each signals
should have
same routing
length(except
pcm0_ext_clk)



B_PCM0_SCLK
B_PCM0_SYNC
B_PCM0_SIN
B_PCM0_SOUT
B_PCM1_SCLK
B_PCM1_SYNC
B_PCM1_SIN
B_PCM1_SOUT
B_PCM0_EXT_CLK

B_PCM1_SCLK
B_PCM1_SYNC
B_PCM1_SIN
B_PCM1_SOUT
B_PCM0_EXT_CLK

B_PCM0_SCLK
B_PCM0_SYNC
B_PCM0_SIN
B_PCM0_SOUT
B_PCM1_SCLK
B_PCM1_SYNC
B_PCM1_SIN
B_PCM1_SOUT
B_PCM0_EXT_CLK

B_PCM1_SCLK
B_PCM1_SYNC
B_PCM1_SIN
B_PCM1_SOUT
B_PCM0_EXT_CLK

B_PCM0_SCLK
B_PCM0_SYNC
B_PCM0_SIN
B_PCM0_SOUT
B_PCM1_SCLK
B_PCM1_SYNC
B_PCM1_SIN
B_PCM1_SOUT
B_PCM0_EXT_CLK

B_PCM1_SCLK
B_PCM1_SYNC
B_PCM1_SIN
B_PCM1_SOUT
B_PCM0_EXT_CLK

B_PCM0_SCLK
B_PCM0_SYNC
B_PCM0_SIN
B_PCM0_SOUT
B_PCM1_SCLK
B_PCM1_SYNC
B_PCM1_SIN
B_PCM1_SOUT
B_PCM0_EXT_CLK

B_PCM1_SCLK
B_PCM1_SYNC
B_PCM1_SIN
B_PCM1_SOUT
B_PCM0_EXT_CLK

B_PCM0_SCLK
B_PCM0_SYNC
B_PCM0_SIN
B_PCM0_SOUT
B_PCM1_SCLK
B_PCM1_SYNC
B_PCM1_SIN
B_PCM1_SOUT
B_PCM0_EXT_CLK

B_PCM1_SCLK
B_PCM1_SYNC
B_PCM1_SIN
B_PCM1_SOUT
B_PCM0_EXT_CLK

B_PCM0_SCLK
B_PCM0_SYNC
B_PCM0_SIN
B_PCM0_SOUT
B_PCM1_SCLK
B_PCM1_SYNC
B_PCM1_SIN
B_PCM1_SOUT
B_PCM0_EXT_CLK

B_PCM1_SCLK
B_PCM1_SYNC
B_PCM1_SIN
B_PCM1_SOUT
B_PCM0_EXT_CLK

B_PCM0_SCLK
B_PCM0_SYNC
B_PCM0_SIN
B_PCM0_SOUT
B_PCM1_SCLK
B_PCM1_SYNC
B_PCM1_SIN
B_PCM1_SOUT
B_PCM0_EXT_CLK



B_PCM1_SCLK
B_PCM1_SYNC
B_PCM1_SIN
B_PCM1_SOUT
B_PCM0_EXT_CLK

Loopback



16 I2S0_SCLK_PCM0_SCLK_AC_SYNC
16 I2S0_CDCLK_PCM0_CDCLK_AC_BIT_CLK
16 I2S0_LRCK_PCM0_FSYNC_AC_nRESET
16 I2S0_SDI_PCM0_SDI_AC_SDI
16 I2S0_SDO_PCM0_SDO_AC_SDO
2,12,16 nXDACK0_I2S0_SDO1
2,12,16 nXDREQ0_I2S0_SDO2

Each signals
should have
same routing
length

nI2S0_AC97PCM0
nAudio0_En




Each signals
should have
same routing
length(except
pcm0_ext_clk)



Pcm0/1 are verified by 8753 codec(default)
but can be verified by 9714(sw setting is needed)

<i2s cdclk select/codec operating clk supply>


Audio port0




<Silk>

I2S0 cdclk path select		
CFG 7	[1]	[2]
I2S0 Master(Def.)	OFF	ON
I2S0 Slave	OFF	OFF
I2S0 Master External clock	ON	OFF


Audio port1











I2S1 cdclk path select/codec operating clk supply			
CFG 8	[1]	[2]	[3]
I2S1 Master(Def.)	OFF	ON	OFF
I2S1 Slave/PCM Master	OFF	OFF	ON
I2S1 Master External clock	ON	OFF	ON





<External Clock select part>



Ext. Clk Sel.	CFG10 To.	CFG11 From
[1]	I2S0	OSC1 36.864MHz
[2]	PCM0	OSC2 16.9344MHz
[3]	I2S1	8580PLL
[4]	PCM1	8753PLL
	All Off (Default)	



<mic bias part>




<Silk>

Mic in direction select		
CFG6	[1]	[2]
IIS1_PCM8753	ON	OFF
AC9714(Def.)	OFF	ON


<Silk>



CFG12	Mic bias source
[1]	VTG div. (Def.)
[2]	8753 Codec
[3]	9714 Codec







Adopted from 6400/2450 io b'd
- modified library as datasheet
- removed capacitors as
reference




CT19~24, 30~32 should be placed as
close as to the codec chip










**S - L : B1 port,
H : B2 port
OE - L : Output enable
H : all disconnect**




**COM2 port
CFG3 Control**

<Silk>

Func (CFG9)	PIN1	PIN2	PIN3
UART1	OFF	X	X
UART2	ON	OFF	OFF
UART3	ON	ON	X
IrDA (U2)	X	ON	ON



SIR mode only



J13



SW1

F1

POLY SWITCH/1.5A

U45

MAX6458

U44

SI4433DY

D10

SMD TYPE (BLUE)

D11

SMD TYPE (BLUE)

D12

SMD TYPE (BLUE)

D13

SMD TYPE (BLUE)

D14

SMD TYPE (RED)

B_PWR_5V

VDD_ext5V

VDD3.3V

VDD_ext3.3V

for audio codec power, pulling current near from the power source

B_PWR_5V

U47

LTC3778

U46A

FDS6982

U46B

FDS6982

SW2

LS8JEM-T

Silk
EINT0

SW3

LS8JEM-T

Silk
EINT3

SAMSUNG ELECTRONICS CO.,LTD			
Title			
SMDK2450 (S3C2450 Evaluation Board)			
Size		Rev	
A3		0.1	
Document Number		Base board Power & LED	
Date:	Monday, February 25, 2008	Sheet	15 of 16

