





AMD Flash Memory (SOCKET)




SRAM






S3C2450
Addition : NAND CS1 & RnB1



S3C2450
Addition : NAND CS1
SW(To Select Ethernet or Additional Nand CS)


NAND Flash memory (SOCKET)




XD PICTURE CARD
















ADC









EXT_SPI/LCD_SPI




TFT LCD Backlight LED Power



Camera Interface




IIC Interface



Audio port0


16 I2S0_SCLK_PCM0_SCLK_AC_SYNC
16 I2S0_CDCLK_PCM0_CDCLK_AC_BIT_CLK
16 I2S0_LRCK_PCM0_FSYNC_AC_nRESET
16 I2S0_SDI_PCM0_SDI_AC_SDI
16 I2S0_SDO_PCM0_SDO_AC_SDO

Each signals
should have
same routing
length



<i2s cdclk select/codec operating clk supply>


Audio port0




<Silk>

I2S0 cdclk path select		
CFG 7	[1]	[2]
I2S0 Master(Def.)	OFF	ON
I2S0 Slave	OFF	OFF
I2S0 Master External clock	ON	OFF


Audio port1











I2S1 cdclk path select/codec operating clk supply			
CFG 8	[1]	[2]	[3]
I2S1 Master(Def.)	OFF	ON	OFF
I2S1 Slave/PCM Master	OFF	OFF	ON
I2S1 Master External clock	ON	OFF	ON





<External Clock select part>



Ext. Clk Sel.	CFG10 To.	CFG11 From
[1]	I2S0	OSC1 36.864MHz
[2]	PCM0	OSC2 16.9344MHz
[3]	I2S1	8580PLL
[4]	PCM1	8753PLL
All Off (Default)		



<mic bias part>




<Silk>

Mic in direction select		
CFG6	[1]	[2]
IIS1_PCM8753	ON	OFF
AC9714(Def.)	OFF	ON

<Silk>


CFG12	Mic bias source
[1]	VTG div. (Def.)
[2]	8753 Codec
[3]	9714 Codec

Adopted from 6400/2450 io b'd
- modified library as datasheet
- removed capacitors as
reference





CT19~24, 30~32 should be placed as
close as to the codec chip






Power




SAMSUNG ELECTRONICS CO.,LTD			
Title			
SMDK2450 (S3C2450 Evaluation Board)			
Size	Document Number	Rev	
A3	AC97&Power	0.1	
Date:	Monday, February 25, 2008	Sheet	11 of 16



SAMSUNG ELECTRONICS CO.,LTD			
Title			
SMDK2450 (S3C2450 Evaluation Board)			
Size			
A3	Document Number	I2S 5.1ch/I2S&PCM	Rev
Date:			
Monday, February 25, 2008			
Sheet			
12 of 16			






S - L : B1 port,
H : B2 port
OE - L : Output enable
H : all disconnect




COM2 port
CFG3 Control

Func (CFG9)	PIN1	PIN2	PIN3
UART1	OFF	X	X
UART2	ON	OFF	OFF
UART3	ON	ON	X
IrDA (U2)	X	ON	ON



SIR mode only



SAMSUNG ELECTRONICS CO.,LTD			
Title		SMDK2450 (S3C2450 Evaluation Board)	
Size	Document Number	Rev	
A3	External I/O	0.1	
Date:	Monday, February 25, 2008	Sheet	14 of 16



SW1

F1

POLY SWITCH/1.5A

U45

MAX6458

U44

SI4433DY

D10

SMD TYPE (BLUE)

D11

SMD TYPE (BLUE)

D12

SMD TYPE (BLUE)

D13

SMD TYPE (BLUE)

D14

SMD TYPE (RED)

B_PWR_5V

VDD_ext5V

VDD3.3V

VDD_ext3.3V

for audio codec power, pulling current near from the power source

B_PWR_5V

U47

LTC3778

U46A

FDS6982

U46B

FDS6982

SW2

LS8JEM-T

silks
EINT0

SW3

LS8JEM-T

silks
EINT3

SAMSUNG ELECTRONICS CO.,LTD			
Title			
SMDK2450 (S3C2450 Evaluation Board)			
Size	Document Number		Rev
A3	Base board Power & LED		0.1
Date:	Monday, February 25, 2008	Sheet	15 of 16

