## FNU Pratibha

691 Idlewild Circle, Unit F, Birmingham, AL 35205 | (321)-389-7174 | pratibha2023@my.fit.edu | www.linkedin.com/in/pratibha-k-106b20199

#### **EDUCATION**

#### Florida Institute of Technology, Melbourne, FL

Jan 2023 - Dec 2024

Master of Science in Computer Engineering: GPA: 3.62/04

Coursework: Coursework covering fundamentals of computer networks, Embedded Systems, Computer Architecture,
 Digital Signal Processing, FPGA, digital communication, Modern Data Systems, Quantum Computing, high-performance computing

## Dayananda Sagar College of Engineering, Bangalore, IN

Sep 2018 - Aug 2021

Bachelor of Engineering in Electronics and Communication Engineering, GPA: 3.2/04

- · Coursework: Analog and Digital Communication, Operating Systems Fundamentals, RTOS, IoT, VLSI
- Research Project: COVID-19 Social Distance Monitoring and Contact Tracing- Developed an advanced health monitoring wristband with real-time
  alerts and social distancing features alongside three team members. Engineered an emergency button and enhanced wristband functionality for swift
  response in critical situations.

### **SKILLS & CERTIFICATIONS**

- RTL & FPGA Design: Advanced RTL (SystemVerilog, VHDL, Verilog), FPGA Implementation, SoC Architecture, High-Level Synthesis, IP Integration, Memory Interface Design (PCIe Gen4, AXI4, DDR4/HBM), Bus Protocols, Timing Closure, Place & Route Design Synthesis
- Verification & Debug: UVM, Assertion-Based & Formal Verification, Clock Domain Crossing/Reset Domain Crossing (CDC/RDC) Analysis, Power
   & Signal Analysis, Protocol Analysis, Hardware Debug (ILA), Functional Coverage, Testbench Development.
- Programming & Scripting: Python/TCL for HLS & ML/FPGA, C/C++ (Linux/Windows), Build Systems (Make, CMake), Version Control (Git), MATLAB, Hardware-Software Co-Design
- Tools Expertise: Vivado, Vitis HLS, ModelSim/QuestaSim, VCS, Synopsys Design Compiler, Cadence Genus, Intel Quartus Prime
- Optimization & Analysis: Pipeline Design, Memory Optimization, Resource Utilization, PPA Trade-offs, Latency Reduction, Clock Tree Analysis, Low-Power Techniques

#### **EXPERIENCE**

# Florida Institute of Technology, Melbourne, FL

Jan 2024 - Dec 2024

#### Graduate Teaching Assistant

- Facilitated hands-on laboratory sessions for 100+ students in microprocessor architecture, demonstrating assembly programming concepts for 8085/8086 and 8051 platforms, resulting in 90% average practical assessment scores
- Mentored students through 15+ signal processing experiments, integrating MATLAB for DSP applications while coaching hands-on microcontroller programming using sensors, accelerometers, and Raspberry Pi 4, fostering practical engineering skills
- Planned and provided comprehensive lab documentation for peripheral interfacing (8259 PIC/8255 PPI), instructing students in interrupt handling and I/O operations, leading to improved student comprehension of hardware-software interaction

### DXC Technology, HPE, Bangalore, IN

Feb 2021 - Dec 2022

#### Associate Professional Software Engineer

- Architected and implemented system-level firmware modules for enterprise servers, developing robust error handling mechanisms that reduced critical failures by 45% and maintained 99.9% system uptime
- Spearheaded firmware optimization initiatives through advanced debugging tools and memory structure refinement, resulting in 35% latency reduction and successful deployment of 100+ BIOS/UEFI updates across multiple server platforms
- Designed an automated validation framework using SQL and industry-standard tools, cutting validation cycles by 40% and post-deployment issues by 60%

## EmbedKari systems Pvt ltd. Bangalore, IN

Sep 2020 - Feb 2021

## **Hardware Design Intern**

- Engineered a mixed-signal embedded system using TI ARM Cortex-M4F, achieving 25% power optimization and 95% detection accuracy
- Developed and validated peripheral interfaces (GPIO, PWM, ADC/DAC, SPI, UART, I2C) with 98% reliability and less than 5ms latency
- · Executed real-time firmware with sensor fusion algorithms, achieving 20ms response time for critical event detection for home automation

## **PROJECTS**

# Florida Institute of Technology, Melbourne, FL

Jan 2024 - Dec 2024

Thesis: Accelerating Parameter Optimization for Quantum Machine Learning (QML) using Field Programmable Gate Arrays (FPGA)

- Identified and addressed a critical performance bottleneck in Quantum Machine Learning (QML) training, where parameter optimization and quantum circuit simulation were consuming excessive computational resources and time on classical processors
- Created a custom dual-kernel hardware accelerator integrating a Quantum Processing Unit (QPU) with FPGA using Xilinx Vitis AI and leveraging advanced RTL optimization, and efficient hardware mapping to optimize ML inference and computation
- Achieved up to 5x speedup in parameter optimization and 100x speedup in quantum circuit simulation compared to traditional CPU systems, maintained FPGA resource utilization under 1%, and delivered 98% ML model accuracy while meeting power and timing constraints

### **Project:** Financial Planner/Predictor with Pynq-z2 and Raspberry Pi Design

Jan 2023 – May 2023

- Designed and applied custom state machine architecture on Pynq-Z2 FPGA using VHDL, optimizing financial computation modules that achieved 85% prediction accuracy and real-time transaction processing with sub- millisecond latency
- Engineered high-speed bidirectional communication interface between FPGA and Raspberry Pi, implementing robust GPIO protocols and error handling mechanisms that ensured reliable data transmission with 99.9% integrity across platforms
- Spearheaded development of responsive Python-based analytics dashboard in 3-person team, architecting push-button navigation system and real-time visualization pipeline that distributed financial insights with 50ms refresh rate