


Interrupts, Part 2



now, we're cooking with gas

Blocking I/O

```
while (1) {
   // Read scancodes directly
   char ch = keyboard_read_char();
   console_putc(ch);
}
```

chars arrive
read time

Button example

(code/button_blocking)

Concurrency

```
when a scan code arrives {
  add_scan_code_to_buffer();
keyboard read event() {
  while (buffer empty) {}
  sc = read scancode from buffer();
while (1) {
  char ch = keyboard read char();
  update_screen();
  update_screen
                           proc
```

Interrupts

Events that cause processor to stop what it's doing and immediately execute other code, returning to original code when done.

Examples: external events (I/O, reset, timer) as well as internal events (bad memory access, software trigger).

- external: "interrupts"
- internal: "exceptions"

We Need To

- 1. Set up the interrupt stack.
- 2. Write interrupt handler.
 - On clock from PS/2, read in bit, at end of byte put in buffer
- 3. Install interrupt handler code.
- 4. Tell CPU when to trigger interrupts.
 - When PS/2 clock line has a falling edge
- 5. Enable interrupts!

Processor Modes


Register	supervisor	interrupt
R0	R0	R0
R1	R1	R1
R2	R2	R2
R3	R3	R3
R4	R4	R4
R5	R5	R5
R6	R6	R6
R7	R7	R7
R8	R8	R8
R9	R9	R9
R10	R10	R10
fp	R11	R11
ip	R12	R12
sp	R13_svc	R13_irq
Ir	R14_svc	R14_irq
рс	R15	R15
CPSR	CPSR	CPSR
SPSR	SPSR	SPSR

			Modes									
	•	Privileged modes										
Exception modes												
User	System	Supervisor	Abort	Undefined	Interrupt	Fast interrupt						
R0	R0	R0	R0	R0	R0	R0						
R1	R1	R1	R1	R1	R1	R1						
R2	R2	R2	R2	R2	R2	R2						
R3	R3	R3	R3	R3	R3	R3						
R4	R4	R4	R4	R4	R4	R4						
R5	R5	R5	R5	R5	R5	R5						
R6	R6	R6	R6	R6	R6	R6						
R7	R7	R7	R7	R7	R7	R7						
R8	R8	R8	R8	R8	R8	R8_fiq						
R9	R9	R9	R9	R9	R9	R9_fiq						
R10	R10	R10	R10	R10	R10	R10_fiq						
R11	R11	R11	R11	R11	R11	R11_fiq						
R12	R12	R12	R12	R12	R12	R12_fiq						
R13	R13	R13_svc	R13_abt	R13_und	R13_irq	R13_fiq						
R14	R14	R14_svc	R14_abt	R14_und	R14_irq	R14_fiq						
PC	PC	PC	PC	PC	PC	PC						
CPSR	CPSR	CPSR	CPSR	CPSR	CPSR	CPSR						
		SPSR_svc	SPSR_abt	SPSR_und	SPSR_irq	SPSR_fiq						

indicates that the normal register used by User or System mode has been replaced by an alternative register specific to the exception mode

Interrupt Stack

0x8000000



start.s

_start:

mov r0, #0xD2 msr cpsr_c, r0

mov sp, #0x8000 mov r0, #0xD3 msr cpsr_c, r0

mov sp, #0x8000000 bl _cstart

- @ IRQ mode
- @ Put in IRQ mode,
- @ don't clear C bits
- @ Set IRQ stack pointer
- @ SVC mode
- @ Put in SVC mode,
- @ don't clear C bits
- @ Set SVC stack pointer
- @ Jump to C start routine

Write Interrupt Handler

libpi/src/vectors.s

Install Handler Code

libpi/src/vectors.s

interrupt asm:

... (on previous slide)

```
.qlobl vectors
.globl vectors end
vectors:
 ldr pc, reset asm
 ldr pc, undefined instruction asm
 ldr pc, software interrupt asm
 ldr pc, prefetch abort asm
 ldr pc, data abort asm
 ldr pc, _reset asm
 ldr pc, interrupt asm
fast interrupt asm:
       lr, lr, #4 @First instr of FIQ handler
 sub
 push {lr}
 push \{r0-r12\}
       r0, lr
                            @ Pass old pc
 mov
 bl
       fast interrupt vector
                                 @ C function
       \{r0-r12\}
 pop
 ldm
       sp!, {pc}^
reset asm:
                              .word reset asm
undefined instruction asm:
                              .word undefined instruction asm
software interrupt asm:
                              .word software interrupt asm
prefetch abort asm:
                              .word prefetch abort asm
data abort asm:
                              .word data abort asm
interrupt asm:
                              .word interrupt asm
_vectors_end:
```

Have to explicitly embed constants

cstart.c

```
extern int _vectors;
extern int _vectors_end;
#define RPI_INTERRUPT_VECTOR_BASE 0x0

int* vectorsdst = (int*)RPI_INTERRUPT_VECTOR_BASE;
int* vectors = &_vectors;
int* vectors_end = &_vectors_end;
while (vectors < vectors_end) {
    *vectorsdst++ = *vectors++;
}</pre>
```

Install Handler Code

libpi/src/vectors.s

... (on previous slide)

.qlobl vectors

```
.globl vectors_end
vectors:
 ldr pc, reset asm
 ldr pc, undefined instruction asm
 ldr pc, software interrupt asm
 ldr pc, _prefetch abort asm
 ldr pc, data abort asm
 ldr pc, _reset_asm
 ldr pc, interrupt asm
fast interrupt asm:
       lr, lr, #4 @First instr of FIQ handler
 push {lr}
 push \{r0-r12\}
      r0, lr
                           @ Pass old pc
 mov
       fast interrupt vector
                                @ C function
      {r0-r12}
 pop
 ldm
       sp!, {pc}^
reset asm:
                              .word reset asm
undefined instruction asm:
                              .word undefined instruction asm
software interrupt asm:
                              .word software interrupt asm
prefetch abort asm:
                              .word prefetch abort asm
data abort asm:
                             .word data abort asm
                              .word interrupt asm
interrupt asm:
vectors end:
interrupt asm:
```

cstart.c

```
extern int _vectors;
extern int _vectors_end;
#define RPI_INTERRUPT_VECTOR_BASE 0x0

int* vectorsdst = (int*)RPI_INTERRUPT_VECTOR_BASE;
int* vectors = &_vectors;
int* vectors_end = &_vectors_end;
while (vectors < vectors_end) {
    *vectorsdst++ = *vectors++;
}</pre>
```

We Need To

- 1. Set up the interrupt stack.
- 2. Write interrupt handler.
 - On clock from PS/2, read in bit, at end of byte put in buffer
- 3. Install interrupt handler code.
- 4. Tell CPU when to trigger interrupts.
 - When PS/2 clock line has a falling edge
- 5. Enable interrupts!

Current Event Detection

```
while (gpio_pin_read(GPIO_PIN23) == 0) {}
while (gpio_pin_read(GPIO_PIN23) == 1) {}
// Falling edge
```

GPIO Interrupts (pg. 96-98)

Event detect status register (GPEDSn)


Clear event by writing 1 to position, or will re-trigger

Falling edge detect enable register (GPFENn)

• Lots of other options! High level, low level, rising edge, etc.

Goal: Trigger interrupt on falling edge of clock, read data line in interrupt handler.

GPIO Event Detection



GPEDS demo

(code/button-interrupt)

We Need To

- 1. Set up the interrupt stack.
- 2. Write interrupt handler.
 - On clock from PS/2, read in bit, at end of byte put in buffer
- 3. Install interrupt handler code.
- 4. Tell CPU when to trigger interrupts.
 - When PS/2 clock line has a falling edge
- 5. Enable interrupts!

Two Parts

- 1. Enable/disable specific interrupts
- 2. Global interrupt enable/disable

Interrupt fires if and only if both are enabled

Specific Interrupts

(BCM Peripherals Manual, pages 110-113)

Register Address	Register
0x2000B200	Basic IRQ pending
0x2000B204	IRQ pending 1
0x2000B208	IRQ pending 2
0x2000B20C	FIQ Control
0x2000B210	Enable IRQs 1
0x2000B214	Enable IRQs 2
0x2000B218	Enable Basic IRQs
0x2000B21C	Disable IRQs 1
0x2000B220	Disable IRQs 2
0x2000B224	Disable Basic IRQs

BCM2835, Sec 7.5

#	IRQ 0-15	#	IRQ 16-31	#	IRQ 32-47	#	IRQ 48-63
0		16		32		48	smi
1		17		33		49	gpio_int[0]
2		18		34		50	gpio_int[1]
3		19		35		51	gpio_int[2]
4		20		36		52	gpio_int[3]
5		21		37		53	i2c_int
6		22		38		54	spi_int
7		23		39		55	pcm_int
8		24		40		56	
9		25		41		57	uart_int
10		26		42		58	
11		27		43	i2c_spi_slv_int	59	
12		28		44		60	
13		29	Aux int	45	pwa0	61	
14		30		46	pwa1	62	
15		31		47		63	

"The table above has many empty entries. These should not be enabled as they will interfere with the GPU operation."

BCM2835, Sec 7.5

#	IRQ 0-15	#	IRQ 16-31	#	IRQ 32-47	#	IRQ 48-63
0		16		32		48	smi
1		17		33		49	gpio_int[0]
2		18		34		50	gpio_int[1]
3		19		35		51	gpio_int[2]
4		20		36		52	gpio_int[3]
5		21		37		53	i2c_int
6		22		38		54	spi_int
7		23		39		55	pcm_int
8		24		40		56	
9		25		41		57	uart_int
10		26		42		58	
11		27		43	i2c_spi_slv_int	59	
12		28		44		60	
13		29	Aux int	45	pwa0	61	
14		30		46	pwa1	62	
15		31		47		63	

GPIO pin:		4	17	30	31	47
<pre>gpio_irq[0]</pre>	(49)	Y	Y	Y	Y	N
<pre>gpio_irq[1]</pre>	(50)	N	N	Y	Y	N
<pre>gpio_irq[2]</pre>	(51)	N	N	N	N	Y
<pre>gpio irq[3]</pre>	(52)	Y	Y	Y	Y	Y


Enabling GPIO Interrupts

Write 0xFFFFFFFF to both disable registers

Write gpio[3] bit of enable register 2

```
libpi/src/interrupts.c
interrupts_enable(INTERRUPTS_GPIO3);
```

Global Interrupts



system enable interrupts();

libpi/src/register.s

```
.global system_enable_interrupts
system_enable_interrupts:
    mrs r0,cpsr
    bic r0,r0,#0x80 // I=0 enables interrupts
    msr cpsr_c,r0
    bx lr
```

```
.global system_disable_interrupts
system_disable_interrupts:
    mrs r0,cpsr
    orr r0,r0,#0x80 // I=1 enables interrupts
    msr cpsr_c,r0
    bx lr
```


Put It All Together

(code/button-interrupt)

Concurrency

```
when a scan code arrives {
   add_scan_code_to_buffer();
}

while (1) {
   process_scan_codes_to_screen();
   update_screen();
}
```



One Problem

```
main code
                                                                   interrupt
                                                                  extern int a;
extern int a;
a = a + 1;
                                                                  a = a - 1;
00008000 <inc>:
                                                                  0000802c <dec>:
                            {fp}
                                       ; (str fp, [sp, #-4]!)
                                                                      802c:
                                                                                                          ; (str fp, [sp, #-4]!)
   8000:
          e52db004
                     push
                                                                             e52db004
                                                                                        push
                                                                                               {fp}
   8004:
          e28db000
                     add fp, sp, #0
                                                                      8030:
                                                                             e28db000
                                                                                        add fp, sp, #0
                                                                                        ldr r3, [pc, #24]
   8008:
          e59f3018
                     ldr r3, [pc, #24]
                                       : 8028 <inc+0x28>
                                                                      8034:
                                                                             e59f3018
                                                                                                          ; 8054 <dec+0x28>
                     ldr r3, [r3]___
                                                                                        ldr r3, [r3]
   800c:
          e5933000
                                                                      8038:
                                                                             e5933000
                     add r2, r3, #1
                                                                      803c:
                                                                                        sub r2, r3, #1
   8010:
          e2832001
                                                                             e2432001
                     ldr r3, [pc, #12]
                                       ; 8028 <inc+0x28>
   8014:
          e59f300c
                                                                      8040:
                                                                             e59f300c
                                                                                        ldr r3, [pc, #12]
                                                                                                          : 8054 <dec+0x28>
                     str r2, [r3]
                                                                                        str r2, [r3]
   8018:
          e5832000
                                                                      8044:
                                                                             e5832000
                                                                                        sub sp, fp, #0
   801c:
          e24bd000
                     sub sp, fp, #0
                                                                      8048:
                                                                             e24bd000
                     pop {fp}
                                    ; (ldr fp, [sp], #4)
                                                                                        pop {fp}
   8020:
          e49db004
                                                                      804c:
                                                                             e49db004
                                                                                                      ; (ldr fp, [sp], #4)
                     bx lr
   8024:
          e12fff1e
                                                                      8050:
                                                                             e12fff1e
                                                                                        bx lr
```

8054:

00010070

⊾word

0x00010070

8028:

00010070

∙word

0x00010070

Preemption and Safety

Very hard, many solutions, lots of bugs. You'll learn more in CS110/CS140.

Two simple answers

- 1. use simple, safe data structures
 - write once, but not always possible
- 2. otherwise, temporarily disable interrupts
 - always works, but easy to forget

Race condition demo

(code/race)

Disabling Interrupts

main code

```
extern int a;
disable_interrupts();
a = a + 1;
reenable_interrupts();
```

interrupt

```
extern int a;
a = a - 1;
```

PS2 Driver Software Model

```
keyboard_read_event() {
  while (buffer empty) {}
  sc = read_scancode_from_buffer();
                                                tail
 buffer
                                       head
      interrupt {
        read_data_bit();
        if (code_complete) {
          buffer_add(scancode);
```

Safe Ring Buffer

libpi/src/circular.c

```
has elements() {
 return (tail != head);
remove() {
val = buffer[head];
head = (head + 1) % SIZE;
return val;
                                                       tail
    buffer
insert (x) {
                                             head
  next_tail = (tail + 1) % SIZE;
  if (next_tail == head) {return;} // Full
  tail = next_tail;
```

Interrupts Overview

Run code in response to events or inputs.

Many can be enabled: processor interleaves events, no blocking needed.

Five steps to handle interrupts on Pi.

Preemption can lead to bugs and race conditions: be careful.