

#### **Features**

- Precise Optimization for TSMC's Six-Layer Metal 0.18μm CMOS Process
- Fast Access Time (1.04ns at typical process, 1.80V, 25°C)
- Fast Cycle Time (0.99ns at typical process, 1.80V, 25°C)
- High Density (area is 0.03mm<sup>2</sup>)
- One Read/Write Port
- · Completely Static Operation
- Near-Zero Hold Time (Data, Address, and Control Inputs)

# ram\_16x16 16X16, Mux 4, Drive 12

High-Speed Single-Port Synchronous SRAM

#### **Memory Description**

The 16X16 SRAM is a high-performance, synchronous single-port, 16-word by 16-bit memory designed to take full advantage of TSMC's six-layer metal, 0.18-micron CMOS process.

The SRAM's storage array is composed of six-transistor cells and all memory circuitry is fully static. The SRAM operates at a voltage of  $1.8V \pm 10\%$  and a junction temperature range of  $0^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

#### **Pin Description**


| Pin     | Description               |  |  |
|---------|---------------------------|--|--|
| A[3:0]  | Addresses (A[0] = LSB)    |  |  |
| D[15:0] | Data Inputs (D[0] = LSB)  |  |  |
| CLK     | Clock Input               |  |  |
| CEN     | Chip Enable               |  |  |
| OEN     | Output Enable             |  |  |
| WEN     | Write Enable              |  |  |
| Q[15:0] | Data Outputs (Q[0] = LSB) |  |  |

#### Area


| Width (μm) | Height (μm) | Area (mm²) |
|------------|-------------|------------|
| 195.34     | 147.13      | 0.03       |

Area parameters do not include ring size of  $5.20\mu m$  per side.

### **Symbol**









#### **Mission Mode**

## FIGURE 1. Synchronous Single-Port SRAM Output-Enable Timing




Rising signals are measured at 50% of VDD and falling signals are measured at 50% of VDD.

FIGURE 2. Synchronous Single-Port SRAM Read-Cycle Timing



Rising signals are measured at 50% of VDD and falling signals are measured at 50% of VDD.

FIGURE 3. Synchronous Single-Port SRAM Write-Cycle Timing



Rising signals are measured at 50% of VDD and falling signals are measured at 50% of VDD.

## **SRAM Logic Table**

| CEN | WEN | OEN | Data Out  | Mode    | Function   |
|-----|-----|-----|-----------|---------|--|
| Н   | х   | L   | Last Data | Standby | Address inputs are disabled; data stored in the memory is retained, but the memory cannot be accessed for new reads or writes. Data outputs remain stable.       |
| L   | L   | L   | Data In   | Write   | Data on the data input bus D[n-1:0] is written to the memory location specified on the address bus A[m-1:0], and driven through to the data output bus Q[n-1:0]. |
| L   | Н   | L   | SRAM Data | Read    | Data on the data output bus Q[n-1:0] is read from the memory location specified on the address bus A[m-1:0].   |
| Х   | Х   | Н   | Z         | High-Z  | The data output bus Q[n-1:0] is placed in a high impedance state. Other memory operations are unaffected.  |

## **SRAM Timing: Mission Mode**

| Parameter                         | Symbol            | Fast Process<br>1.98V, 0°C |          | Typical Process<br>1.80V, 25°C |          | Slow Process<br>1.62V, 125°C |          |
|-----------------------------------|-------------------|----------------------------|----------|--------------------------------|----------|------------------------------|----------|
|                                   |                   | Min (ns)                   | Max (ns) | Min (ns)                       | Max (ns) | Min (ns)                     | Max (ns) |
| Cycle time                        | t <sub>cyc</sub>  | 0.69                       |          | 0.99                           |          | 1.62                         |          |
| Access time <sup>1,2</sup>        | t <sub>a</sub>    | 0.68                       |          |                                | 1.04     |                              | 1.71     |
| Address setup                     | t <sub>as</sub>   | 0.18                       |          | 0.28                           |          | 0.44                         |          |
| Address hold                      | t <sub>ah</sub>   | 0.05                       |          | 0.07                           |          | 0.10                         |          |
| Chip enable setup                 | t <sub>cs</sub>   | 0.24                       |          | 0.32                           |          | 0.50                         |          |
| Chip enable hold                  | t <sub>ch</sub>   | 0.00                       |          | 0.00                           |          | 0.00                         |          |
| Write enable setup                | t <sub>ws</sub>   | 0.24                       |          | 0.32                           |          | 0.51                         |          |
| Write enable hold                 | t <sub>wh</sub>   | 0.00                       |          | 0.00                           |          | 0.00                         |          |
| Data setup                        | t <sub>ds</sub>   | 0.11                       |          | 0.16                           |          | 0.29                         |          |
| Data hold                         | t <sub>dh</sub>   | 0.00                       |          | 0.00                           |          | 0.00                         |          |
| Output enable to hi-Z             | t <sub>hz</sub>   |                            | 0.42     |                                | 0.55     |                              | 0.86     |
| Output enable active <sup>1</sup> | t <sub>lz</sub>   |                            | 0.37     |                                | 0.49     |                              | 0.76     |
| Clock high                        | t <sub>ckh</sub>  | 0.08                       |          | 0.11                           |          | 0.18                         |          |
| Clock low                         | t <sub>ckl</sub>  | 0.10                       |          | 0.15                           |          | 0.26                         |          |
| Clock rise slew                   | t <sub>ckr</sub>  |                            | 4.00     |                                | 4.00     |                              | 4.00     |
| Output load factor (ns/pF)        | K <sub>load</sub> |                            | 0.28     |                                | 0.38     |                              | 0.56     |

 $<sup>^{1} \ \</sup>text{Parameters have a load dependence (K}_{load}\text{), which is used to calculate: } \textit{TotalDelay} = \textit{FixedDelay} + (\textit{Kload} \times \textit{Cload}) \ .$ 

<sup>&</sup>lt;sup>2</sup> Access time is defined as the slowest possible output transition for the typical and slow corners, and the fastest possible output transition for the fast corner.

## Pin Capacitance

| Pin  | Fast Process<br>1.98V, 0°C | Typical Process<br>1.80V, 25°C | Slow Process<br>1.62V, 125°C |
|------|----------------------------|--------------------------------|------------------------------|
|      | Value (pF)                 | Value (pF)                     | Value (pF)                   |
| A[j] | 0.053                      | 0.052                          | 0.052                        |
| D[i] | 0.005                      | 0.005                          | 0.005                        |
| CLK  | 0.181                      | 0.165                          | 0.130                        |
| CEN  | 0.014                      | 0.014                          | 0.014                        |
| WEN  | 0.015                      | 0.015                          | 0.015                        |
| OEN  | 0.010                      | 0.010                          | 0.010                        |
| Q[i] | 0.021                      | 0.021                          | 0.020                        |

#### Power

## 100.00MHz Operation

| Condition                       | Fast Process<br>1.98V, 0°C | Typical Process<br>1.80V, 25°C | Slow Process<br>1.62V, 125°C |
|---------------------------------|----------------------------|--------------------------------|------------------------------|
|                                 | Value (mA)                 | Value (mA)                     | Value (mA)                   |
| AC Current <sup>1</sup>         | 5.750                      | 4.879                          | 4.171                        |
| Read AC Current                 | 5.545                      | 4.697                          | 4.011                        |
| Write AC Current                | 5.956                      | 5.060                          | 4.332                        |
| Peak Current                    | 179.210                    | 112.947                        | 62.365                       |
| Deselected Current <sup>2</sup> | 0.000                      | 0.000                          | 0.000                        |
| Standby Current <sup>3</sup>    | leakage only               | leakage only                   | leakage only                 |

<sup>&</sup>lt;sup>1</sup> Value assumes 50% read and write operations.

### **Clock Noise Limit**

| Signal | Fast Process<br>1.98V, 0°C |             | Typical Process<br>1.80V, 25°C |             | Slow Process<br>1.62V, 125°C |             |
|--------|----------------------------|-------------|--------------------------------|-------------|------------------------------|-------------|
| Signal | Pulse<br>Width (ns)        | Voltage (V) | Pulse<br>Width (ns)            | Voltage (V) | Pulse<br>Width (ns)          | Voltage (V) |
| CLK    | 10.00                      | 0.82        | 10.00                          | 0.85        | 10.00                        | 0.83        |

The clock noise limit is the maximum CLK voltage allowable for the indicated pulse width without causing a spurious memory cycle or other memory failure.

# **Power and Ground Noise Limit**

| Signal | Fast Process<br>1.98V, 0°C | Typical Process<br>1.80V, 25°C | Slow Process<br>1.62V, 125°C |  |
|--------|----------------------------|--------------------------------|------------------------------|--|
|        | Voltage (V)                | Voltage (V)                    | Voltage (V)                  |  |
| Power  | 0.20                       | 0.18                           | 0.16                         |  |
| Ground | 0.20                       | 0.18                           | 0.16                         |  |

The power/ground noise limit is the maximum supply voltage transition allowable without causing a memory failure.

<sup>&</sup>lt;sup>2</sup> Value assumes SRAM is deselected and only CLK switches.

<sup>&</sup>lt;sup>3</sup> Value assumes all input and output signals are stable.