Week 06 Machine-Level Programming I: Basics

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Intro to x86-64

Intel x86 Processors

Totally dominate laptop/desktop/server market

Evolutionary design

- Backwards compatible up until 8086, introduced in 1978
- Added more features as time goes on

Complex instruction set computer (CISC)

- Many different instructions with many different formats
 - But, only small subset encountered with Linux programs
- Hard to match performance of Reduced Instruction Set Computers (RISC)
- But, Intel has done just that!
 - In terms of speed. Less so for low power.

Intel x86 Evolution: Milestones

Name Date Transistors MHz

■ 8086 1978 29K 5-10

■ First 16-bit processor. Basis for IBM PC & DOS

1MB address space

■ 386 1985 275K 16-33

- First 32 bit processor, referred to as IA32
- Added "flat addressing"
- Capable of running Unix
- 32-bit Linux/gcc uses no instructions introduced in later models


■ Pentium 4F 2004 125M 2800-3800

First 64-bit processor, referred to as x86-64

■ Core i7 2008 731M 2667-3333

Our shark machines

Intel x86 Processors: Overview



IA: often redefined as latest Intel architecture

Intel x86 Processors, contd.

Machine Evolution

386 1985

Pentium 1993

Pentium/MMX 1997


PentiumPro 1995

Pentium III 1999

Pentium 4 2001

Core 2 Duo 2006

Core i7 2008



Added Features

- Instructions to support multimedia operations
 - Parallel operations on 1, 2, and 4-byte data, both integer & FP
- Instructions to enable more efficient conditional operations

■ Linux/GCC Evolution

Two major steps: 1) support 32-bit 386. 2) support 64-bit x86-64

More Information

- Intel processors (Wikipedia)
- **Intel** microarchitectures

New Species: ia64, then IPF, then Itanium,...

Name Date Transistors

■ Itanium 2001 10M

- First shot at 64-bit architecture: first called IA64
- Radically new instruction set designed for high performance
- Can run existing IA32 programs
 - On-board "x86 engine"
- Joint project with Hewlett-Packard
- Itanium 2 2002 221M
 - Big performance boost
- Itanium 2 Dual-Core 2006 1.7B
- Itanium has not taken off in marketplace
 - Lack of backward compatibility, no good compiler support, Pentium
 4 got too good

x86 Clones: Advanced Micro Devices (AMD)

Historically

- AMD has followed just behind Intel
- A little bit slower, a lot cheaper

Then

- Recruited top circuit designers from Digital Equipment Corp. and other downward trending companies
- Built Opteron: tough competitor to Pentium 4
- Developed x86-64, their own extension to 64 bits

Intel's 64-Bit

- Intel Attempted Radical Shift from IA32 to IA64
 - Totally different architecture (Itanium)
 - Executes IA32 code only as legacy
 - Performance disappointing
- AMD Stepped in with Evolutionary Solution
 - x86-64 (now called "AMD64")
- Intel Felt Obligated to Focus on IA64
 - Hard to admit mistake or that AMD is better
- 2004: Intel Announces EM64T extension to IA32
 - Extended Memory 64-bit Technology
 - Almost identical to x86-64!
- All but low-end x86 processors support x86-64
 - But, lots of code still runs in 32-bit mode

Our Coverage

■ IA32

The traditional x86

■ x86-64/EM64T

The emerging standard

Presentation

- Book presents IA32 in Sections 3.1—3.12
- Covers x86-64 in 3.13
- We will cover both simultaneously
- Some labs will be based on x86-64, others on IA32


Today: Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Intro to x86-64

Definitions

- Architecture: (also instruction set architecture: ISA) The parts of a processor design that one needs to understand to write assembly code.
 - Examples: instruction set specification, registers.
- Microarchitecture: Implementation of the architecture.
 - Examples: cache sizes and core frequency.
- Example ISAs (Intel): x86, IA, IPF

Assembly Programmer's View




- Register file
 - Heavily used program data
- Condition codes
 - Store status information about most recent arithmetic operation
 - Used for conditional branching

Memory

- Byte addressable array
- Code, user data, (some) OS data
- Includes stack used to support procedures

Turning C into Object Code

- Code in files p1.c p2.c
- Compile with command:gcc-01 p1.c p2.c -o p
 - Use basic optimizations (-O1)
 - Put resulting binary in file p



Compiling Into Assembly

C Code

```
int sum(intx, inty)
{
int t = x+y;
  return t;
}
```

Generated IA32 Assembly

```
sum:
pushl %ebp
movl %esp,%ebp
movl 12(%ebp),%eax
addl 8(%ebp),%eax
popl %ebp
ret
```

Some compilers use instruction "leave"

Obtain with command

/usr/local/bin/gcc -01 -S code.c

Produces file code.s

Assembly Characteristics: Data Types

- "Integer" data of 1, 2, or 4 bytes
 - Data values
 - Addresses (untyped pointers)
- **■** Floating point data of 4, 8, or 10 bytes
- No aggregate types such as arrays or structures
 - Just contiguously allocated bytes in memory

Assembly Characteristics: Operations

- Perform arithmetic function on register or memory data
- Transfer data between memory and register
 - Load data from memory into register
 - Store register data into memory
- Transfer control
 - Unconditional jumps to/from procedures
 - Conditional branches

Object Code

Code for sum

0x401040 <sum>: 0x55 0x89 0xe5 0x8b 0x45 0x0c 0x03 0x45 0x08 0x5d 0xc3 • Each ir

- Assembler
 - Translates .s into .o
 - Binary encoding of each instruction
 - Nearly-complete image of executable code
 - Missing linkages between code in different files

Linker

- Resolves references between files
- Combines with static run-time libraries
 - E.g., code for malloc, printf
- Some libraries are dynamically linked
 - Linking occurs when program begins execution

- Total of 11 bytes
- Each instruction1, 2, or 3 bytes
- Starts at address 0x401040

Machine Instruction Example

```
int t = x+y;
```

```
addl 8(%ebp),%eax
```

Similar to expression:

```
More precisely:
int eax;
int *ebp;
eax += ebp[2]
```

x + = y

0x80483ca: 03 45 08

C Code

Add two signed integers

Assembly

- Add 2 4-byte integers
 - "Long" words in GCC parlance
 - Same instruction whether signed or unsigned
- Operands:

```
x: Register %eax
```

t: Register %eax

- Return function value in %eax

Object Code

- 3-byte instruction
- Stored at address 0x80483ca

Disassembling Object Code

Disassembled

```
080483c4 <sum>:
80483c4:
          55
                    push
                           %ebp
80483c5: 89 e5
                            %esp,%ebp
                    mov
80483c7: 8b 45 0c mov
                           0xc(%ebp),%eax
80483ca: 03 45 08 add
                           0x8(%ebp), %eax
80483cd:
          5d
                           %ebp
                    pop
80483ce:
          c3
                    ret
```

Disassembler

```
objdump -d p
```

- Useful tool for examining object code
- Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- Can be run on either a .out (complete executable) or .o file

Alternate Disassembly

Object

0x401040: 0x55 0x89 0xe5 0x8b 0x45 0x0c 0x03 0x45 0x08 0x5d 0xc3

Disassembled

```
Dump of assembler code for function sum:
0x080483c4 < sum + 0 > :
                        push
                                %ebp
0x080483c5 < sum + 1>:
                                %esp,%ebp
                        mov
0x080483c7 < sum + 3>:
                                0xc(%ebp),%eax
                        mov
0x080483ca < sum + 6>: add
                                0x8(%ebp), %eax
0x080483cd < sum + 9>:
                                %ebp
                        pop
0x080483ce < sum + 10>:
                        ret
```

Within gdb Debugger

```
gdb p
disassemble sum
```

Disassemble procedure

```
x/11xb sum
```

Examine the 11 bytes starting at sum

What Can be Disassembled?


```
% objdump -d WINWORD.EXE
WINWORD.EXE: file format pei-i386
No symbols in "WINWORD.EXE".
Disassembly of section .text:
30001000 <.text>:
30001000: 55
                         push
                               %ebp
30001001: 8b ec
                               %esp,%ebp
                         mov
30001003: 6a ff
                       push $0xffffffff
30001005: 68 90 10 00 30 push $0x30001090
3000100a: 68 91 dc 4c 30 push
                               $0x304cdc91
```

- Anything that can be interpreted as executable code
- Disassembler examines bytes and reconstructs assembly source

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Intro to x86-64

Integer Registers (IA32)



Origin (mostly obsolete)

accumulate

counter

data

base

source index

destination index

stack pointer base pointer

Moving Data: IA32

Moving Data

Movl Source, Dest:

- Operand Types
 - Immediate: Constant integer data
 - Example: \$0x400, \$-533
 - Like C constant, but prefixed with `\$'
 - Encoded with 1, 2, or 4 bytes
 - Register: One of 8 integer registers
 - Example: %eax, %edx
 - But %esp and %ebp reserved for special use
 - Others have special uses for particular instructions
 - Memory: 4 consecutive bytes of memory at address given by register
 - Simplest example: (%eax)
 - Various other "address modes"

```
%eax
%ecx
%edx
%ebx
%esi
%edi
%esp
%ebp
```

movl Operand Combinations

```
Source Dest Src, Dest
              C Analog
```

Cannot do memory-memory transfer with a single instruction

Simple Memory Addressing Modes

- Normal (R) Mem[Reg[R]]
 - Register R specifies memory address

```
movl (%ecx), %eax
```

- Displacement D(R) Mem[Reg[R]+D]
 - Register R specifies start of memory region
 - Constant displacement D specifies offset

Using Simple Addressing Modes

```
swap:
                                      %ebp
                             pushl
void swap (int *xp, int *yp)
                                                         Set
                             movl
                                      %esp,%ebp
                             pushl
                                      %ebx
int t0 = *xp;
int t1 = *yp;
                                      8(%ebp), %edx
                             movl
   *xp = t1;
                                      12(%ebp), %ecx
                             movl
  *yp = t0;
                                      (%edx), %ebx
                             movl
                                                         Body
                             movl
                                      (%ecx), %eax
                            movl
                                      %eax, (%edx)
                             movl
                                      %ebx, (%ecx)
                                      %ebx
                            popl
                                      %ebp
                             popl
                             ret
```


Using Simple Addressing Modes

```
void swap (int *xp, int *yp)
{
int t0 = *xp;
int t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

```
swap:
pushl %ebp
                          Set
movl %esp, %ebp
pushl %ebx
       8 (%ebp), %edx
movl
        12(%ebp), %ecx
movl
       (%edx), %ebx
movl
                          Body
movl
       (%ecx), %eax
movl
        %eax, (%edx)
        %ebx, (%ecx)
movl
        %ebx
popl
                          Finish
        %ebp
popl
ret
```

Understanding Swap

```
void swap(int *xp, int *yp)
{
  int t0 = *xp;
  int t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```



Register	Value
%edx	хр
%ecx	ур
%ebx	t0
%eax	t1

```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0
```

Understanding Swap

%eax

%edx


%ecx

%ebx

%esi

%edi

%esp



```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl %edx), %ebx # ebx = *xp (t0)
movl %ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0
```

Understanding Swap



%edx 0x124


%ecx

%ebx

%esi

%edi

%esp



```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl %edx), %ebx # ebx = *xp (t0)
movl %ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0
```

Understanding Swap

%eax

%edx 0x124


%ecx 0x120

%ebx

%esi

%edi

%esp



movl	8(%ebp), %edx	#	edx	=	хр	
movl	12(%ebp), %ecx	#	ecx	=	уp	
movl	%edx), %ebx	#	ebx	=	*xp	(t0)
movl	%ecx), %eax	#	eax	=	*yp	(t1)
movl	%eax, (%edx)	#	*xp	=	t1	
movl	%ebx, (%ecx)	#	*vp	=	t0	

Understanding Swap

%eax

0x124

%ecx 0x120


%ebx 123

%esi

%edi


%esp


%edx



```
movl
        8(\%ebp), \%edx # edx = xp
movl
        12(\$ebp), \$ecx # ecx = yp
movl
        (%edx), %ebx
                       \# ebx = *xp (t0)
        (%ecx), %eax
                       \# eax = *yp (t1)
movl
        %eax, (%edx)
                       \# *xp = t1
movl
                       \# *yp = t0
movl
        %ebx, (%ecx)
```

Understanding Swap






```
movl
        8(\%ebp), \%edx # edx = xp
movl
        12(\$ebp), \$ecx # ecx = yp
movl
        (%edx), %ebx
                       \# ebx = *xp (t0)
movl
      (%ecx), %eax
                       \# eax = *yp (t1)
                       \# *xp = t1
movl
        %eax, (%edx)
                       \# *yp = t0
movl
        %ebx, (%ecx)
```

Address

Understanding Swap




		456	0x124
		456	0x120
			0x11c
			0x118
C	ffset		0x114
ур	12	0x120	0x110
хp	8	0x124	0x10c
	4	Rtnadr	0x108
%ebp -	→ 0		0x104
	-4		0x100

_			_				
movl	8(%ebp), %edx	#	edx	=	хp		
movl	12(%ebp), %ecx	#	ecx	=	ур		
movl	(%edx), %ebx	#	ebx	=	*xp	(t0)	
movl	(%ecx), %eax	#	eax	=	*yp	(t1)	
movl	%eax, (%edx)	#	*xp	=	t1		
movl	%ebx, (%ecx)	#	*vp	=	t0		

Address

Understanding Swap



		456	0x124
		123	0x120
			0x11c
			0x118
	Offset		0x114
ур	12	0x120	0x110
хр	8	0x124	0x10c
	4	Rtnadr	0x108
%ebp -	→ 0		0x104
	-4		0x100

movl	8(%ebp), %edx	#	edx	=	хр	
movl	12(%ebp), %ecx	#	ecx	=	ур	
movl	(%edx), %ebx	#	ebx	=	*xp	(t0)
movl	(%ecx), %eax	#	eax	=	*yp	(t1)
movl	%eax, (%edx)	#	*xp	=	t1	
movl	%ebx, (%ecx)	#	*vp	=	t0	

Complete Memory Addressing Modes

Most General Form

D(Rb,Ri,S)

Mem[Reg[Rb]+S*Reg[Ri]+D]

- D: Constant "displacement" 1, 2, or 4 bytes
- Rb: Base register: Any of 8 integer registers
- Ri: Index register: Any, except for %esp
 - Unlikely you'd use %ebp, either
- S: Scale: 1, 2, 4, or 8 (why these numbers?)

Special Cases

(Rb,Ri)

D(Rb,Ri)

(Rb,Ri,S)

Mem[Reg[Rb]+Reg[Ri]]

Mem[Reg[Rb]+Reg[Ri]+D]

Mem[Reg[Rb]+S*Reg[Ri]]

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Intro to x86-64

Data Representations: IA32 + x86-64

Sizes of C Objects (in Bytes)

C Data Type	Generic 3	2-bit Intel IA32	x86-64
unsigned	4	4	4
int	4	4	4
long int	4	4	8
char	1	1	1
short	2	2	2
float	4	4	4
double	8	8	8
long double	8	10/12	16
char *	4	4	8

⁻ Or any other pointer

x86-64 Integer Registers

%rax	%eax	% r 8	3	%r8d	
%rbx	%ebx	8r	9	%r9d	
%rcx	%есх	%r	10	%r10d	
%rdx	%edx	%r:	11	%r11d	
%rsi	%esi	%r:	12	%r12d	
%rdi	%edi	%r:	13	%r13d	
%rsp	%esp	%r	14	%r14d	
%rbp	%ebp	%r	15	%r15d	

- Extend existing registers. Add 8 new ones.
- Make %ebp/%rbp general purpose

Instructions

New instructions:

- movl → movq
- addl → addq
- sall → salq
- etc.
- 32-bit instructions that generate 32-bit results
 - Set higher order bits of destination register to 0
 - Example: addl

32-bit code for swap

```
void swap(int *xp, int *yp)
{
  int t0 = *xp;
  int t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

```
swap:
         %ebp
pushl
                           Set
movl
         %esp,%ebp
pushl
         %ebx
         8(%ebp), %edx
movl
         12(%ebp), %ecx
movl
         (%edx), %ebx
movl
                           Body
movl
         (%ecx), %eax
movl
         %eax, (%edx)
         %ebx, (%ecx)
movl
         %ebx
popl
popl
         %ebp
  ret
```

64-bit code for swap

swap:

```
void swap(int *xp, int *yp)
{
int t0 = *xp;
int t1 = *yp;
    *xp = t1;
    *yp = t0;
}

ret

Set
Up
Up

movl (%rdi), %edx
movl (%rsi), %eax
movl %eax, (%rdi)
movl %edx, (%rsi)
Finish
```

- Operands passed in registers (why useful?)
 - First (xp) in %rdi, second (yp) in %rsi
 - 64-bit pointers
- No stack operations required
- 32-bit data
 - Data held in registers %eax and %edx
 - mov1 operation

64-bit code for long int swap

```
void swap(long*xp, long *yp)
{
  long t0 = *xp;
  long t1 = *yp;
   *xp = t1;
   *yp = t0;
}

movq (%rdi), %rdx
  movq (%rsi), %rax
  movq %rax, (%rdi)
  movq %rax, (%rdi)
  movq %rdx, (%rsi)
Finish
```

swap 1:

64-bit data

- Data held in registers %rax and %rdx
- movq operation
 - "q" stands for quad-word

Machine Programming I: Summary

- History of Intel processors and architectures
 - Evolutionary design leads to many quirks and artifacts
- C, assembly, machine code
 - Compiler must transform statements, expressions, procedures into low-level instruction sequences
- Assembly Basics: Registers, operands, move
 - The x86 move instructions cover wide range of data movement forms
- Intro to x86-64
 - A major departure from the style of code seen in IA32

Any questions?

THANK YOU!