

# MIPI<sup>®</sup> Alliance Specification for Camera Serial Interface 2 (CSI-2)

Version 1.1 – 18 July 2012

MIPI Board Approved 22-Jan-2013

#### 1 NOTICE OF DISCLAIMER

- 2 The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled
- 3 by any of the authors or developers of this material or MIPI<sup>®</sup>. The material contained herein is provided on
- 4 an "AS IS" basis and to the maximum extent permitted by applicable law, this material is provided AS IS
- 5 AND WITH ALL FAULTS, and the authors and developers of this material and MIPI hereby disclaim all
- 6 other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if
- any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of
- 8 accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of
- 9 negligence.
- 10 All materials contained herein are protected by copyright laws, and may not be reproduced, republished,
- distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express
- 12 prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related
- 13 trademarks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance and
- cannot be used without its express prior written permission.
- 15 ALSO, THERE IS NO WARRANTY OF CONDITION OF TITLE, QUIET ENJOYMENT, QUIET
- 16 POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD
- 17 TO THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT. IN NO EVENT WILL ANY
- 18 AUTHOR OR DEVELOPER OF THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT OR
- 19 MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE
- 20 GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL,
- 21 CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER
- 22 CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR
- 23 ANY OTHER AGREEMENT, SPECIFICATION OR DOCUMENT RELATING TO THIS MATERIAL,
- 24 WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH
- 25 DAMAGES.
- Without limiting the generality of this Disclaimer stated above, the user of the contents of this Document is
- 27 further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the
- 28 contents of this Document; (b) does not monitor or enforce compliance with the contents of this Document;
- and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance
- 30 with the contents of this Document. The use or implementation of the contents of this Document may
- 31 involve or require the use of intellectual property rights ("IPR") including (but not limited to) patents,
- 32 patent applications, or copyrights owned by one or more parties, whether or not Members of MIPI. MIPI
- does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any
- 34 IPR or claims of IPR as respects the contents of this Document or otherwise.
- 35 Questions pertaining to this document, or the terms or conditions of its provision, should be addressed to:
- 36 MIPI Alliance, Inc.
- 37 c/o IEEE-ISTO
- 38 445 Hoes Lane
- 39 Piscataway, NJ 08854
- 40 Attn: Board Secretary

# **Contents**

42	Version 1.1 – 18 July 2012			
43	1 Ove	1 Overview		
44	1.1	Scope	13	
45	1.2	Purpose	13	
46	2 Ter	minology	14	
47	2.1	Definitions	14	
48	2.2	Abbreviations	15	
49	2.3	Acronyms	15	
50	3 Ref	erences	17	
51	4 Ove	erview of CSI-2	18	
52	5 CS	-2 Layer Definitions	19	
53	6 Car	nera Control Interface (CCI)	21	
54	6.1	Data Transfer Protocol	21	
55	6.1	1 Message Type	21	
56	6.1	2 Read/Write Operations	22	
57	6.2	CCI Slave Addresses	25	
58	6.3	CCI Multi-Byte Registers	25	
59	6.3	6.3.1 Overview		
60	6.3.2 The Transmission Byte Order for Multi-byte Register Values			
61	6.3	3 Multi-Byte Register Protocol	28	
62	6.4	Electrical Specifications and Timing for I/O Stages	32	
63	7 Phy	sical Layer	35	
64	8 Mu	lti-Lane Distribution and Merging	36	
65	8.1	Multi-Lane Interoperability	40	
66	9 Lov	v Level Protocol	43	
67	9.1	Low Level Protocol Packet Format	43	
68	9.1	1 Low Level Protocol Long Packet Format	43	
69	9.1	2 Low Level Protocol Short Packet Format	45	
70	9.2	Data Identifier (DI)	45	
71	9.3	Virtual Channel Identifier	45	
72	9.4	Data Type (DT)	46	
73	9.5	Packet Header Error Correction Code	47	
74	9.5	1 General Hamming Code Applied to Packet Header	48	
75	9.5	2 Hamming-modified Code	48	
76	9.5	3 ECC Generation on TX Side	51	

77	9.5.4	Applying ECC on RX Side	52	
78	9.6 Ch	necksum Generation	53	
79	9.7 Packet Spacing			
80	9.8 Sy	nchronization Short Packet Data Type Codes	56	
81	9.8.1	Frame Synchronization Packets	56	
82	9.8.2	Line Synchronization Packets	57	
83	9.9 Ge	eneric Short Packet Data Type Codes	57	
84	9.10 Pa	cket Spacing Examples	58	
85	9.11 Pa	cket Data Payload Size Rules	60	
86	9.12 Fra	ame Format Examples	61	
87	9.13 Da	ata Interleaving	63	
88	9.13.1	Data Type Interleaving	63	
89	9.13.2	Virtual Channel Identifier Interleaving	66	
90	10 Color	r Spaces	68	
91	10.1 RC	GB Color Space Definition	68	
92	10.2 YU	JV Color Space Definition	68	
93	11 Data	Formats	69	
94	11.1 Ge	eneric 8-bit Long Packet Data Types	70	
95	11.1.1	Null and Blanking Data	70	
96	11.1.2	Embedded Information	70	
97	11.2 YU	JV Image Data	71	
98	11.2.1	Legacy YUV420 8-bit	72	
99	11.2.2	YUV420 8-bit	74	
100	11.2.3	YUV420 10-bit	76	
101	11.2.4	YUV422 8-bit	78	
102	11.2.5	YUV422 10-bit	80	
103	11.3 RC	GB Image Data	81	
104	11.3.1	RGB888	82	
105	11.3.2	RGB666	83	
106	11.3.3	RGB565	84	
107	11.3.4	RGB555	85	
108	11.3.5	RGB444	86	
109	11.4 RA	AW Image Data	86	
110	11.4.1	RAW6	87	
111	11.4.2	RAW7	88	
112	11.4.3	RAW8	89	
113	11.4.4	RAW10	90	

114	11.4	.5 RAW12	91
115	11.4	.6 RAW14	92
116	11.5	User Defined Data Formats	93
117	12 R	ecommended Memory Storage	95
118	12.1	General/Arbitrary Data Reception	95
119	12.2	RGB888 Data Reception	96
120	12.3	RGB666 Data Reception	96
121	12.4	RGB565 Data Reception	97
122	12.5	RGB555 Data Reception	97
123	12.6	RGB444 Data Reception	98
124	12.7	YUV422 8-bit Data Reception	98
125	12.8	YUV422 10-bit Data Reception	99
126	12.9	YUV420 8-bit (Legacy) Data Reception	99
127	12.10	YUV420 8-bit Data Reception	101
128	12.11	YUV420 10-bit Data Reception	102
129	12.12	RAW6 Data Reception	103
130	12.13	RAW7 Data Reception	103
131	12.14	RAW8 Data Reception	104
132	12.15	RAW10 Data Reception	104
133	12.16	RAW12 Data Reception	105
134	12.17	RAW14 Data Reception	105
135	Annex A	JPEG8 Data Format (informative)	106
136	A.1	Introduction	106
137	A.2	JPEG Data Definition	107
138	A.3	Image Status Information	107
139	A.4	Embedded Images	109
140	A.5	JPEG8 Non-standard Markers	110
141	A.6	JPEG8 Data Reception	110
142	Annex B	CSI-2 Implementation Example (informative)	111
143	B.1	Overview	111
144	B.2	CSI-2 Transmitter Detailed Block Diagram	111
145	B.3	CSI-2 Receiver Detailed Block Diagram	112
146	B.4	Details on the D-PHY implementation	113
147	B.4.	1 CSI-2 Clock Lane Transmitter	115
148	B.4.	2 CSI-2 Clock Lane Receiver	116
149	B.4.	3 CSI-2 Data Lane Transmitter	117
150	B.4.	4 CSI-2 Data Lane Receiver	118

151	Annex C	CSI-2 Recommended Receiver Error Behavior (informative)	120
152	C.1 C	Overview	120
153	С.2	D-PHY Level Error	120
154	C.3 P	Packet Level Error	121
155	C.4 P	Protocol Decoding Level Error	122
156	Annex D	CSI-2 Sleep Mode (informative)	123
157	D.1 C	Overview	123
158	D.2 S	SLM Command Phase	123
159	D.3 S	SLM Entry Phase	123
160	D.4 S	SLM Exit Phase	124
161	Annex E	Data Compression for RAW Data Types (normative)	125
162	E.1 P	Predictors	126
163	E.1.1	Predictor1	127
164	E.1.2	Predictor2	127
165	E.2 E	Encoders	128
166	E.2.1	Coder for 10-8-10 Data Compression	128
167	E.2.2	Coder for 10–7–10 Data Compression	130
168	E.2.3	Coder for 10-6-10 Data Compression	132
169	E.2.4	Coder for 12–8–12 Data Compression	135
170	E.2.5	Coder for 12–7–12 Data Compression	138
171	E.2.6	Coder for 12–6–12 Data Compression	141
172	Е.3 Г	Decoders	145
173	E.3.1	Decoder for 10-8-10 Data Compression	145
174	E.3.2	Decoder for 10–7–10 Data Compression	147
175	E.3.3	Decoder for 10-6-10 Data Compression	149
176	E.3.4	Decoder for 12–8–12 Data Compression	152
177	E.3.5	Decoder for 12–7–12 Data Compression	156
178	E.3.6	Decoder for 12–6–12 Data Compression	159
179	Annex F	JPEG Interleaving (informative)	164

# **Figures**

181	Figure 1 CSI-2 and CCI Transmitter and Receiver Interface	18
182	Figure 2 CSI-2 Layer Definitions	19
183	Figure 3 CCI Message Types	22
184	Figure 4 CCI Single Read from Random Location	22
185	Figure 5 CCI Single Read from Current Location	23
186	Figure 6 CCI Sequential Read Starting from a Random Location	23
187	Figure 7 CCI Sequential Read Starting from the Current Location	24
188	Figure 8 CCI Single Write to a Random Location	24
189	Figure 9 CCI Sequential Write Starting from a Random Location	25
190	Figure 10 Corruption of a 32-bit Wide Register during a Read Message	26
191	Figure 11 Corruption of a 32-bit Wide Register during a Write Message	27
192	Figure 12 Example 16-bit Register Write	27
193	Figure 13 Example 32-bit Register Write (address not shown)	28
194	Figure 14 Example 64-bit Register Write (address not shown)	28
195	Figure 15 Example 16-bit Register Read	29
196	Figure 16 Example 32-bit Register Read	30
197	Figure 17 Example 16-bit Register Write	31
198	Figure 18 Example 32-bit Register Write	32
199	Figure 19 CCI Timing	34
200	Figure 20 Conceptual Overview of the Lane Distributor Function	36
201	Figure 21 Conceptual Overview of the Lane Merging Function	37
202	Figure 22 Two Lane Multi-Lane Example	38
203	Figure 23 Three Lane Multi-Lane Example	39
204	Figure 24 Four Lane Multi-Lane Example	40
205	Figure 25 One Lane Transmitter and Four Lane Receiver Example	41
206	Figure 26 Two Lane Transmitter and Four Lane Receiver Example	41
207	Figure 27 Four Lane Transmitter and One Lane Receiver Example	42
208	Figure 28 Four Lane Transmitter and Two Lane Receiver Example	42
209	Figure 29 Low Level Protocol Packet Overview.	43
210	Figure 30 Long Packet Structure	44
211	Figure 31 Short Packet Structure	45
212	Figure 32 Data Identifier Byte	45
213	Figure 33 Logical Channel Block Diagram (Receiver)	46
214	Figure 34 Interleaved Video Data Streams Examples	46
215	Figure 35 24-bit ECC Generation Example	47

216	Figure 36 64-bit ECC Generation on TX Side	51
217	Figure 37 24-bit ECC Generation on TX Side	51
218	Figure 38 64-bit ECC on RX Side Including Error Correction	52
219	Figure 39 24-bit ECC on RX side Including Error Correction	53
220	Figure 40 Checksum Transmission	53
221	Figure 41 Checksum Generation for Packet Data	54
222	Figure 42 Definition of 16-bit CRC Shift Register	54
223	Figure 43 16-bit CRC Software Implementation Example	55
224	Figure 44 Packet Spacing	56
225	Figure 45 Multiple Packet Example	58
226	Figure 46 Single Packet Example	58
227	Figure 47 Line and Frame Blanking Definitions	59
228	Figure 48 Vertical Sync Example	60
229	Figure 49 Horizontal Sync Example	60
230	Figure 50 General Frame Format Example	61
231	Figure 51 Digital Interlaced Video Example	62
232	Figure 52 Digital Interlaced Video with Accurate Synchronization Timing Information	63
233	Figure 53 Interleaved Data Transmission using Data Type Value	64
234	Figure 54 Packet Level Interleaved Data Transmission	65
235	Figure 55 Frame Level Interleaved Data Transmission	66
236	Figure 56 Interleaved Data Transmission using Virtual Channels	67
237	Figure 57 Frame Structure with Embedded Data at the Beginning and End of the Frame	71
238	Figure 58 Legacy YUV420 8-bit Transmission	72
239	Figure 59 Legacy YUV420 8-bit Pixel to Byte Packing Bitwise Illustration	73
240	Figure 60 Legacy YUV420 Spatial Sampling for H.261, H.263 and MPEG 1	73
241	Figure 61 Legacy YUV420 8-bit Frame Format	74
242	Figure 62 YUV420 8-bit Data Transmission Sequence	74
243	Figure 63 YUV420 8-bit Pixel to Byte Packing Bitwise Illustration	75
244	Figure 64 YUV420 Spatial Sampling for H.261, H.263 and MPEG 1	75
245	Figure 65 YUV420 Spatial Sampling for MPEG 2 and MPEG 4	76
246	Figure 66 YUV420 8-bit Frame Format	76
247	Figure 67 YUV420 10-bit Transmission	77
248	Figure 68 YUV420 10-bit Pixel to Byte Packing Bitwise Illustration	77
249	Figure 69 YUV420 10-bit Frame Format	78
250	Figure 70 YUV422 8-bit Transmission	78
251	Figure 71 YUV422 8-bit Pixel to Byte Packing Bitwise Illustration	79
252	Figure 72 YUV422 Co-sited Spatial Sampling	79

253	Figure 73 YUV422 8-bit Frame Format	80
254	Figure 74 YUV422 10-bit Transmitted Bytes	80
255	Figure 75 YUV422 10-bit Pixel to Byte Packing Bitwise Illustration	81
256	Figure 76 YUV422 10-bit Frame Format	81
257	Figure 77 RGB888 Transmission	82
258	Figure 78 RGB888 Transmission in CSI-2 Bus Bitwise Illustration	82
259	Figure 79 RGB888 Frame Format	83
260	Figure 80 RGB666 Transmission with 18-bit BGR Words	83
261	Figure 81 RGB666 Transmission on CSI-2 Bus Bitwise Illustration	83
262	Figure 82 RGB666 Frame Format	84
263	Figure 83 RGB565 Transmission with 16-bit BGR Words	84
264	Figure 84 RGB565 Transmission on CSI-2 Bus Bitwise Illustration	85
265	Figure 85 RGB565 Frame Format	85
266	Figure 86 RGB555 Transmission on CSI-2 Bus Bitwise Illustration	85
267	Figure 87 RGB444 Transmission on CSI-2 Bus Bitwise Illustration	86
268	Figure 88 RAW6 Transmission	87
269	Figure 89 RAW6 Data Transmission on CSI-2 Bus Bitwise Illustration	87
270	Figure 90 RAW6 Frame Format	88
271	Figure 91 RAW7 Transmission	88
272	Figure 92 RAW7 Data Transmission on CSI-2 Bus Bitwise Illustration	88
273	Figure 93 RAW7 Frame Format	89
274	Figure 94 RAW8 Transmission	89
275	Figure 95 RAW8 Data Transmission on CSI-2 Bus Bitwise Illustration	89
276	Figure 96 RAW8 Frame Format	90
277	Figure 97 RAW10 Transmission	90
278	Figure 98 RAW10 Data Transmission on CSI-2 Bus Bitwise Illustration	90
279	Figure 99 RAW10 Frame Format	91
280	Figure 100 RAW12 Transmission	91
281	Figure 101 RAW12 Transmission on CSI-2 Bus Bitwise Illustration	91
282	Figure 102 RAW12 Frame Format	92
283	Figure 103 RAW14 Transmission	92
284	Figure 104 RAW14 Transmission on CSI-2 Bus Bitwise Illustration	93
285	Figure 105 RAW14 Frame Format	93
286	Figure 106 User Defined 8-bit Data (128 Byte Packet)	93
287	Figure 107 User Defined 8-bit Data Transmission on CSI-2 Bus Bitwise Illustration	94
288	Figure 108 Transmission of User Defined 8-bit Data	94
289	Figure 109 General/Arbitrary Data Reception	95

290	Figure 110 RGB888 Data Format Reception	96
291	Figure 111 RGB666 Data Format Reception	
292	Figure 112 RGB565 Data Format Reception	
293	Figure 113 RGB555 Data Format Reception	97
294	Figure 114 RGB444 Data Format Reception	98
295	Figure 115 YUV422 8-bit Data Format Reception	98
296	Figure 116 YUV422 10-bit Data Format Reception	99
297	Figure 117 YUV420 8-bit Legacy Data Format Reception	100
298	Figure 118 YUV420 8-bit Data Format Reception	101
299	Figure 119 YUV420 10-bit Data Format Reception	102
300	Figure 120 RAW6 Data Format Reception	103
301	Figure 121 RAW7 Data Format Reception	103
302	Figure 122 RAW8 Data Format Reception	104
303	Figure 123 RAW10 Data Format Reception	104
304	Figure 124 RAW12 Data Format Reception	105
305	Figure 125 RAW 14 Data Format Reception	105
306	Figure 126 JPEG8 Data Flow in the Encoder	106
307	Figure 127 JPEG8 Data Flow in the Decoder	106
308	Figure 128 EXIF Compatible Baseline JPEG DCT Format	107
309	Figure 129 Status Information Field in the End of Baseline JPEG Frame	108
310	Figure 130 Example of TN Image Embedding Inside the Compressed JPEG Data Block	109
311	Figure 131 JPEG8 Data Format Reception	110
312	Figure 132 Implementation Example Block Diagram and Coverage	111
313	Figure 133 CSI-2 Transmitter Block Diagram	112
314	Figure 134 CSI-2 Receiver Block Diagram	113
315	Figure 135 D-PHY Level Block Diagram	114
316	Figure 136 CSI-2 Clock Lane Transmitter	115
317	Figure 137 CSI-2 Clock Lane Receiver	116
318	Figure 138 CSI-2 Data Lane Transmitter	117
319	Figure 139 CSI-2 Data Lane Receiver	118
320	Figure 140 SLM Synchronization	124
321	Figure 141 Data Compression System Block Diagram	126
322	Figure 142 Pixel Order of the Original Image	126
323	Figure 143 Example Pixel Order of the Original Image	126
324	Figure 144 Data Type Interleaving: Concurrent JPEG and YUV Image Data	164
325	Figure 145 Virtual Channel Interleaving: Concurrent JPEG and YUV Image Data	165
326	Figure 146 Example JPEG and YUV Interleaving Use Cases	166

# **Tables**

327

328	Table 1 CCI I/O Characteristics	32
329	Table 2 CCI Timing Specification	
330	Table 3 Data Type Classes	47
331	Table 4 ECC Syndrome Association Matrix	48
332	Table 5 ECC Parity Generation Rules	49
333	Table 6 Synchronization Short Packet Data Type Codes	56
334	Table 7 Generic Short Packet Data Type Codes	57
335	Table 8 Primary and Secondary Data Formats Definitions	69
336	Table 9 Generic 8-bit Long Packet Data Types	70
337	Table 10 YUV Image Data Types	72
338	Table 11 Legacy YUV420 8-bit Packet Data Size Constraints	72
339	Table 12 YUV420 8-bit Packet Data Size Constraints	74
340	Table 13 YUV420 10-bit Packet Data Size Constraints	77
341	Table 14 YUV422 8-bit Packet Data Size Constraints	78
342	Table 15 YUV422 10-bit Packet Data Size Constraints	80
343	Table 16 RGB Image Data Types	82
344	Table 17 RGB888 Packet Data Size Constraints	82
345	Table 18 RGB666 Packet Data Size Constraints	83
346	Table 19 RGB565 Packet Data Size Constraints	84
347	Table 20 RAW Image Data Types	87
348	Table 21 RAW6 Packet Data Size Constraints	87
349	Table 22 RAW7 Packet Data Size Constraints	88
350	Table 23 RAW8 Packet Data Size Constraints	89
351	Table 24 RAW10 Packet Data Size Constraints	90
352	Table 25 RAW12 Packet Data Size Constraints	91
353	Table 26 RAW14 Packet Data Size Constraints	92
354	Table 27 User Defined 8-bit Data Types	94
355	Table 28 Status Data Padding	108
356	Table 29 IPFG8 Additional Marker Codes Listing	110

# Release History

Date	Release	Description
2005-11-29	v1.00	Initial Board-approved release.
2010-11-09	v1.01.00	Board-approved release.
2013-01-22	V1.1	Board approved release.

359

360

# MIPI Alliance Specification for Camera Serial Interface 2 (CSI-2)

# 1 Overview

## 361 **1.1 Scope**

- 362 The Camera Serial Interface 2 Specification defines an interface between a peripheral device (camera) and
- a host processor (baseband, application engine). The purpose of this document is to specify a standard
- interface between a camera and a host processor for mobile applications.
- A host processor in this document means the hardware and software that performs essential core functions
- 366 for telecommunication or application tasks. The engine of a mobile terminal includes hardware and the
- 367 functions, which enable the basic operation of the mobile terminal. These include, for example, the printed
- circuit boards, RF components, basic electronics, and basic software, such as the digital signal processing
- 369 software.

370

# 1.2 Purpose

- 371 Demand for increasingly higher image resolutions is pushing the bandwidth capacity of existing host
- 372 processor-to-camera sensor interfaces. Common parallel interfaces are difficult to expand, require many
- 373 interconnects and consume relatively large amounts of power. Emerging serial interfaces address many of
- 374 the shortcomings of parallel interfaces while introducing their own problems. Incompatible, proprietary
- interfaces prevent devices from different manufacturers from working together. This can raise system costs
- and reduce system reliability by requiring "hacks" to force the devices to interoperate. The lack of a clear
- industry standard can slow innovation and inhibit new product market entry.
- 378 CSI-2 provides the mobile industry a standard, robust, scalable, low-power, high-speed, cost-effective
- interface that supports a wide range of imaging solutions for mobile devices.

2	Terminology	

- The MIPI Alliance has adopted Section 13.1 of the *IEEE Standards Style Manual*, which dictates use of the
- words "shall", "should", "may", and "can" in the development of documentation, as follows:
- The word *shall* is used to indicate mandatory requirements strictly to be followed in order to conform to the standard and from which no deviation is permitted (*shall* equals *is required to*).
- The use of the word *must* is deprecated and shall not be used when stating mandatory requirements; *must* is used only to describe unavoidable situations.
- The use of the word *will* is deprecated and shall not be used when stating mandatory requirements; *will* is only used in statements of fact.
- The word *should* is used to indicate that among several possibilities one is recommended as particularly suitable, without mentioning or excluding others; or that a certain course of action is preferred but not necessarily required; or that (in the negative form) a certain course of action is deprecated but not prohibited (*should* equals *is recommended that*).
- The word *may* is used to indicate a course of action permissible within the limits of the standard (*may* equals *is permitted to*).
- The word *can* is used for statements of possibility and capability, whether material, physical, or causal (*can* equals *is able to*).
- 398 All sections are normative, unless they are explicitly indicated to be informative.

#### 2.1 Definitions

- 400 Lane: A differential conductor pair, used for data transmission. For CSI-2 a data Lane is unidirectional.
- 401 **Packet:** A group of two or more bytes organized in a specified way to transfer data across the interface. All
- packets have a minimum specified set of components. The byte is the fundamental unit of data from which
- 403 packets are made.

399

- 404 **Payload:** Application data only with all sync, header, ECC and checksum and other protocol-related
- information removed. This is the "core" of transmissions between application processor and peripheral.
- 406 **Sleep Mode:** Sleep mode (SLM) is a leakage level only power consumption mode.
- 407 **Transmission:** The time during which high-speed serial data is actively traversing the bus. A transmission
- 408 is comprised of one or more packets. A transmission is bounded by SoT (Start of Transmission) and EoT
- 409 (End of Transmission) at beginning and end, respectively.
- 410 **Virtual Channel:** Multiple independent data streams for up to four peripherals are supported by this
- 411 Specification. The data stream for each peripheral is a Virtual Channel. These data streams may be
- 412 interleaved and sent as sequential packets, with each packet dedicated to a particular peripheral or channel.
- 413 Packet protocol includes information that links each packet to its intended peripheral.

414	2.2	Abbreviations
415	e.g.	For example (Latin: exempli gratia)
416	i.e.	That is (Latin: id est)
417	2.3 A	Acronyms
418	BER	Bit Error Rate
419	CCI	Camera Control Interface
420	CIL	Control and Interface Logic
421	CRC	Cyclic Redundancy Check
422	CSI	Camera Serial Interface
423	CSPS	Chroma Sample Pixel Shifted
424	DDR	Dual Data Rate
425	DI	Data Identifier
426	DT	Data Type
427	ECC	Error Correction Code
428	ЕоТ	End of Transmission
429	EXIF	Exchangeable Image File Format
430	FE	Frame End
431	FS	Frame Start
432	HS	High Speed; identifier for operation mode
433	HS-RX	High-Speed Receiver (Low-Swing Differential)
434	HS-TX	High-Speed Transmitter (Low-Swing Differential)
435	I2C	Inter-Integrated Circuit
436	JFIF	JPEG File Interchange Format
437	JPEG	Joint Photographic Expert Group
438	LE	Line End
439	LLP	Low Level Protocol
440	LS	Line Start

	Version 1.1 18-Jul-2012		MIPI Alliand
441	LSB	Least Significant Bit	
442	LP	Low-Power; identifier for operation mode	
443	LP-RX	Low-Power Receiver (Large-Swing Single Ended)	
444	LP-TX	Low-Power Transmitter (Large-Swing Single Ended)	
445	MIPI	Mobile Industry Processor Interface	
446	MSB	Most Significant Bit	
447	PF	Packet Footer	
448	PH	Packet Header	
449	PI	Packet Identifier	
450	PT	Packet Type	
451	PHY	Physical Layer	
452	PPI	PHY Protocol Interface	
453	RGB	Color representation (Red, Green, Blue)	
454	RX	Receiver	
455	SCL	Serial Clock (for CCI)	
456	SDA	Serial Data (for CCI)	
457	SLM	Sleep Mode	
458	SoT	Start of Transmission	
459	TX	Transmitter	
460	ULPS	Ultra-low Power State	
461	VGA	Video Graphics Array	
462	YUV	Color representation (Y for luminance, U & V for chro	minance)

463	3 Referer	nces
464 465	[NXP01]	UM10204, <i>I2C-bus specification and user manual</i> , Revision 03, NXP B.V., 19 June 2007.
466 467	[MIPI01]	MIPI Alliance Specification for D-PHY, version 1.1, MIPI Alliance, Inc., 7 November 2011.

469

470 471

472 473

#### **Overview of CSI-2** 4

The CSI-2 Specification defines standard data transmission and control interfaces between transmitter and receiver. Data transmission interface (referred as CSI-2) is unidirectional differential serial interface with data and clock signals; the physical layer of this interface is the MIPI Alliance Specification for D-PHY [MIPI01]. Figure 1 illustrates connections between CSI-2 transmitter and receiver, which typically are a camera module and a receiver module, part of the mobile phone engine.

474 The control interface (referred as CCI) is a bi-directional control interface compatible with I2C standard.





Figure 1 CSI-2 and CCI Transmitter and Receiver Interface

# 477 5 CSI-2 Layer Definitions



Lane N - High Speed Unidirectional Data

Figure 2 CSI-2 Layer Definitions

Figure 2 defines the conceptual layer structure used in CSI-2. The layers can be characterized as follows:

• **PHY Layer.** The PHY Layer specifies the transmission medium (electrical conductors), the input/output circuitry and the clocking mechanism that captures "ones" and "zeroes" from the serial bit stream. This part of the Specification documents the characteristics of the transmission medium, electrical parameters for signaling and the timing relationship between clock and data Lanes.

The mechanism for signaling Start of Transmission (SoT) and End of Transmission (EoT) is specified as well as other "out of band" information that can be conveyed between transmitting and receiving PHYs. Bit-level and byte-level synchronization mechanisms are included as part of the PHY.

The PHY layer is described in [MIPI01].

478 479

480

481

482

483

484

485

486

487 488

489

490

- **Protocol Layer.** The Protocol layer is composed of several layers, each with distinct responsibilities. The CSI-2 protocol enables multiple data streams using a single interface on the host processor. The Protocol layer specifies how multiple data streams may be tagged and interleaved so each data stream can be properly reconstructed.
  - Pixel/Byte Packing/Unpacking Layer. The CSI-2 supports image applications with varying
    pixel formats from six to twenty-four bits per pixels. In the transmitter this layer packs pixels
    from the Application layer into bytes before sending the data to the Low Level Protocol layer.
    In the receiver this layer unpacks bytes from the Low Level Protocol layer into pixels before
    sending the data to the Application layer. Eight bits per pixel data is transferred unchanged by
    this layer.
  - Low Level Protocol. The Low Level Protocol (LLP) includes the means of establishing bitlevel and byte-level synchronization for serial data transferred between SoT (Start of Transmission) and EoT (End of Transmission) events and for passing data to the next layer. The minimum data granularity of the LLP is one byte. The LLP also includes assignment of bit-value interpretation within the byte, i.e. the "Endian" assignment.
  - Lane Management. CSI-2 is Lane-scalable for increased performance. The number of data Lanes may be one, two, three or four depending on the bandwidth requirements of the application. The transmitting side of the interface distributes ("distributor" function) the outgoing data stream to one or more Lanes. On the receiving side, the interface collects bytes from the Lanes and merges ("merger" function) them together into a recombined data stream that restores the original stream sequence.

Data within the Protocol layer is organized as packets. The transmitting side of the interface appends header and optional error-checking information on to data to be transmitted at the Low Level Protocol layer. On the receiving side, the header is stripped off at the Low Level Protocol layer and interpreted by corresponding logic in the receiver. Error-checking information may be used to test the integrity of incoming data.

- Application Layer. This layer describes higher-level encoding and interpretation of data contained in the data stream. The CSI-2 Specification describes the mapping of pixel values to bytes.
- The normative sections of the Specification only relate to the external part of the Link, e.g. the data and bit patterns that are transferred across the Link. All internal interfaces and layers are purely informative.

# 522 6 Camera Control Interface (CCI)

- 523 CCI is a two-wire, bi-directional, half duplex, serial interface for controlling the transmitter. CCI is
- 524 compatible with the fast mode variant of the I2C interface. CCI shall support 400kHz operation and 7-bit
- 525 Slave Addressing.
- 526 A CSI-2 receiver shall be configured as a master and a CSI-2 transmitter shall be configured as a slave on
- 527 the CCI bus. CCI is capable of handling multiple slaves on the bus. However, multi-master mode is not
- 528 supported by CCI. Any I2C commands that are not described in this section shall be ignored and shall not
- 529 cause unintended device operation. Note that the terms master and slave, when referring to CCI, should not
- be confused with similar terminology used for D-PHY's operation; they are not related.
- Typically, there is a dedicated CCI interface between the transmitter and the receiver.
- 532 CCI is a subset of the I2C protocol, including the minimum combination of obligatory features for I2C
- slave devices specified in the I2C specification. Therefore, transmitters complying with the CCI
- 534 specification can also be connected to the system I2C bus. However, care must be taken so that I2C masters
- do not try to utilize those I2C features that are not supported by CCI masters and CCI slaves
- Each CCI transmitter may have additional features to support I2C, but that is dependent on implementation.
- Further details can be found on a particular device's data sheet.
- This Specification does not attempt to define the contents of control messages sent by the CCI master. As
- such, it is the responsibility of the CSI-2 implementer to define a set of control messages and corresponding
- frame timing and I2C latency requirements, if any, that must be met by the CCI master when sending such
- 541 control messages to the CCI slave.
- The CCI defines an additional data protocol layer on top of I2C. The data protocol is presented in the
- 543 following sections.


#### 544 6.1 Data Transfer Protocol

- 545 The data transfer protocol is according to I2C standard. The START, REPEATED START and STOP
- conditions as well as data transfer protocol are specified in *The I^2C Specification* [NXP01].


#### **547 6.1.1 Message Type**

- A basic CCI message consists of START condition, slave address with read/write bit, acknowledge from
- slave, sub address (index) for pointing at a register inside the slave device, acknowledge signal from slave,
- 550 in write operation data byte from master, acknowledge/negative acknowledge from slave and STOP
- 551 condition. In read operation data byte comes from slave and acknowledge/negative acknowledge from
- master. This is illustrated in Figure 3.
- The slave address in the CCI is 7-bit.
- The CCI supports 8-bit index with 8-bit data or 16-bit index with 8-bit data. The slave device in question
- defines what message type is used.

Message type with 8-bit index and 8-bit data (7-bit address)



Message type with 16-bit index and 8-bit data (7-bit address)



556557

558

559

560

561

562

563564

565

566

567

568

569

570571

Figure 3 CCI Message Types

# 6.1.2 Read/Write Operations

The CCI compatible device shall be able to support four different read operations and two different write operations; single read from random location, sequential read from random location, single read from current location, sequential read from current location, single write to random location and sequential write starting from random location. The read/write operations are presented in the following sections.

The index in the slave device has to be auto incremented after each read/write operation. This is also explained in the following sections.

#### 6.1.2.1 Single Read from Random Location

In single read from random location the master does a dummy write operation to desired index, issues a repeated start condition and then addresses the slave again with read operation. After acknowledging its slave address, the slave starts to output data onto SDA line. This is illustrated in Figure 4. The master terminates the read operation by setting a negative acknowledge and stop condition.





Figure 4 CCI Single Read from Random Location

## 6.1.2.2 Single Read from the Current Location

It is also possible to read from last used index by addressing the slave with read operation. The slave responses by setting the data from last used index to SDA line. This is illustrated in Figure 5. The master terminates the read operation by setting a negative acknowledge and stop condition.



578

579

580

581 582

583

584

572


573

574575

Figure 5 CCI Single Read from Current Location

# 6.1.2.3 Sequential Read Starting from a Random Location

The sequential read starting from a random location is illustrated in Figure 6. The master does a dummy write to the desired index, issues a repeated start condition after an acknowledge from the slave and then addresses the slave again with a read operation. If a master issues an acknowledge after received data it acts as a signal to the slave that the read operation continues from the next index. When the master has read the last data byte it issues a negative acknowledge and stop condition.



585 586 587

588

Figure 6 CCI Sequential Read Starting from a Random Location

# 6.1.2.4 Sequential Read Starting from the Current Location

- A sequential read starting from the current location is similar to a sequential read from a random location.
- The only exception is there is no dummy write operation. The command sequence is illustrated in Figure 7.
- The master terminates the read operation by issuing a negative acknowledge and stop condition.

594

595596

597

598

599

600




Figure 7 CCI Sequential Read Starting from the Current Location

# 6.1.2.5 Single Write to a Random Location

A write operation to a random location is illustrated in Figure 8. The master issues a write operation to the slave then issues the index and data after the slave has acknowledged the write operation. The write operation is terminated with a stop condition from the master.




Figure 8 CCI Single Write to a Random Location

# 6.1.2.6 Sequential Write

The sequential write operation is illustrated in Figure 9. The slave auto-increments the index after each data byte is received. The sequential write operation is terminated with a stop condition from the master.

605

608




Figure 9 CCI Sequential Write Starting from a Random Location

#### 6.2 CCI Slave Addresses

For camera modules having only raw Bayer output the 7-bit slave address should be 011011Xb, where X = 0 or 1. For all other camera modules the 7-bit slave address should be 011110Xb.

# 6.3 CCI Multi-Byte Registers

#### 609 **6.3.1 Overview**

- Peripherals contain a wide range of different register widths for various control and setup purposes. The CSI-2 Specification supports the following register widths:
- 8-bit generic setup registers
- 16-bit parameters like line-length, frame-length and exposure values
- 32-bit high precision setup values
- 64-bit for needs of future sensors
- In general, the byte oriented access protocols described in the previous sections provide an efficient means
- to access multi-byte registers. However, the registers should reside in a byte-oriented address space, and the
- address of a multi-byte register should be the address of its first byte. Thus, addresses of contiguous multi-
- byte registers will not be contiguous. For example, a 32-bit register with its first byte at address 0x8000 can
- be read by means of a sequential read of four bytes, starting at random address 0x8000. If there is an
- additional 4-byte register with its first byte at 0x8004, it could then be accessed using a four-byte
- Sequential Read from the Current Location protocol.
- 623 The motivation for a general multi-byte protocol rather than fixing the registers at 16-bits width is
- flexibility. The protocol described in the following paragraphs provides a way of transferring 16-bit, 32-bit
- or 64-bit values over a 16-bit index, 8-bit data, two-wire serial link while ensuring that the bytes of data
- transferred for a multi-byte register value are always consistent (temporally coherent).
- 627 Using this protocol a single CCI message can contain one, two or all of the different register widths used
- within a device.
- The MS byte of a multi-byte register shall be located at the lowest address and the LS byte at the highest
- 630 address.

- The address of the first byte of a multi-byte register may, or may not be, aligned to the size of the register;
- i.e., a multiple of the number of register bytes. The register alignment is an implementation choice between
- processing optimized and bandwidth optimized organizations. There are no restrictions on the number or
- mix of multi-byte registers within the available 64K by 8-bit index space, with the exception that rules for
- the valid locations for the MS bytes and LS bytes of registers are followed.
- Partial access to multi-byte registers is not allowed. A multi-byte register shall only be accessed by a single
- 637 sequential message. When a multi-byte register is accessed, its first byte is accessed first, its second byte is
- accessed second, etc.

639

640

641642

643

646

647

## When a multi-byte register is accessed, the following re-timing rules must be followed:

- For a Write operation, the updating of the register shall be deferred to a time when the last bit of the last byte has been received
- For a Read operation, the value read shall reflect the status of all bytes at the time that the first bit
  of the first byte has been read
- Section 6.3.3 describes example behavior for the re-timing of multi-byte register accesses.
- Without re-timing, data may be corrupted as illustrated in Figure 10 and Figure 11.

## Internal 32-bit Register Value (Locations M, M+1, M+2 and M+3)




Figure 10 Corruption of a 32-bit Wide Register during a Read Message

Internal 32-bit Register Value (Locations M, M+1, M+2 and M+3)




Figure 11 Corruption of a 32-bit Wide Register during a Write Message

# 6.3.2 The Transmission Byte Order for Multi-byte Register Values

This is a normative section.

648 649

650

651

653

654

655

656

The first byte of a CCI message is always the MS byte of a multi-byte register and the last byte is always the LS byte.




Figure 12 Example 16-bit Register Write

659 660

661

662

663

664

665

666

667

668

669




Figure 13 Example 32-bit Register Write (address not shown)




Figure 14 Example 64-bit Register Write (address not shown)

# 6.3.3 Multi-Byte Register Protocol

This is an informative section.

Each device may have both single and multi-byte registers. Internally a device must understand what addresses correspond to the different register widths.

# 6.3.3.1 Reading Multi-byte Registers

To ensure that the value read from a multi-byte register is consistent, i.e. all bytes are temporally coherent, the device internally transfers the contents of the register into a temporary buffer when the MS byte of the register is read. The contents of the temporary buffer are then output as a sequence of bytes on the SDA line. Figure 15 and Figure 16 illustrate multi-byte register read operations.

The temporary buffer is always updated unless the read operation is incremental within the same multi-byte register.

674

675

676

677

678

679 680

681

684




Figure 15 Example 16-bit Register Read

In this definition there is no distinction made between whether the register is accessed incrementally via separate, single byte read messages with no intervening data writes or via a single multi-location read message. This protocol purely relates to the behavior of the index value.

- Examples of when the temporary buffer is updated are as follows:
  - The MS byte of a register is accessed
    - The index has crossed a multi-byte register boundary
    - Successive single byte reads from the same index location
    - The index value for the byte about to be read is the same or less than the previous index
- Unless the contents of a multi-byte register are accessed in an incremental manner the values read back are not guaranteed to be consistent.
  - The contents of the temporary buffer are reset to zero by START and STOP conditions.

686


687

688 689

690

691

692



#### 6.3.3.2 Writing Multi-byte Registers

To ensure that the value written is consistent, the bytes of data of a multi-byte register are written into a temporary buffer. Only after the LS byte of the register is written is the full multi-byte value transferred into the internal register location. Figure 17 and Figure 18 illustrate multi-byte register write operations.

CCI messages that only write to the LS or MS byte of a multi-byte register are not allowed. Single byte writes to a multi-byte register addresses may cause undesirable behavior in the device.




Figure 17 Example 16-bit Register Write

697

698

699

700

701

Internal 32-bit Register Value (Locations M, M+1, M+2 and M+3) 0xFC FD FE FF 0x01 02 03 04 Register Index Index M Index M+1 Index M+2 Index M+3 Temporary Buffer 0x00 00 00 00 0x01 00 00 00 0x01 02 00 00 0x01 02 03 00 0x00 00 00 00 A write to the LS byte of the register causes the contents of the temporary buffer to be transferred onto the register location SLAVE DATA=0x01 DATA=0x02 DATA=0x03 DATA=0x04 **ADDRESS** MS Data Byte LS Data Byte 0x01 0x02 0x03 0x04 DATA[31:24] DATA[23:16] DATA[15:8] DATA[7:0] DATA[31:0] S = START condition A = Acknowledge From slave to master P = STOP condition  $\overline{A}$  = Negative acknowledge From master to slave

Figure 18 Example 32-bit Register Write

# 6.4 Electrical Specifications and Timing for I/O Stages

The electrical specification and timing for I/O stages conform to I<sup>2</sup>C Standard- and Fast-mode devices. Information presented in Table 1 is from [NXP01].

Table 1 CCI I/O Characteristics

Parameter	Symbol	Standa	rd-mode	Fast-mode		Unit
		Min.	Max.	Min.	Max.	
LOW level input voltage	V <sub>IL</sub>	-0.5	0.3V <sub>DD</sub>	-0.5	0.3 V <sub>DD</sub>	٧
HIGH level input voltage	V <sub>IH</sub>	0.7V <sub>DD</sub>	Note 1	0.7V <sub>DD</sub>	Note 1	٧
Hysteresis of Schmitt trigger inputs $V_{DD} > 2V$ $V_{DD} < 2V$	V <sub>HYS</sub>	N/A N/A	N/A N/A	0.05V <sub>DD</sub> 0.1V <sub>DD</sub>		V
LOW level output voltage (open drain) at 3mA sink current $V_{DD} > 2V$ $V_{DD} < 2V$	V <sub>OL1</sub> V <sub>OL3</sub>	0 N/A	0.4 N/A	0 0	0.4 0.2V <sub>DD</sub>	V

Version 1.1 18-Jul-2012

Parameter	Symbol	Standard-mode		Fast-mode		Unit
		Min.	Max.	Min.	Max.	
HIGH level output voltage	V <sub>OH</sub>	N/A	N/A	0.8V <sub>DD</sub>		V
Output fall time from $V_{\text{IHmin}}$ to $V_{\text{ILmax}}$ with bus capacitance from 10 pF to 400 pF	t <sub>OF</sub>	-	250	20+0.1C <sub>B</sub> Note 2	250	ns
Pulse width of spikes which shall be suppressed by the input filter	t <sub>SP</sub>	N/A	N/A	0	50	ns
Input current each I/O pin with an input voltage between 0.1 V <sub>DD</sub> and 0.9 V <sub>DD</sub>	l <sub>l</sub>	-10	10	-10 Note 3	10 Note 3	μА
Input/Output capacitance (SDA)	C <sub>I/O</sub>	-	8	-	8	pF
Input capacitance (SCL)	CI	-	6	-	6	pF

## 702 Notes:

703

705

706

- 1.  $Maximum VIH = V_{DDmax} + 0.5V$
- 704 2.  $C_B$  = capacitance of one bus line in pF
  - 3. I/O pins of Fast-mode devices shall not obstruct the SDA and SCL line if  $V_{DD}$  is switched off

# **Table 2 CCI Timing Specification**

Parameter	Symbol	Standard-mode		Fast-mode		Unit
		Min.	Max.	Min.	Max.	
SCL clock frequency	f <sub>SCL</sub>	0	100	0	400	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated	t <sub>HD:STA</sub>	0.4	-	0.6	-	μs
LOW period of the SCL clock	t <sub>LOW</sub>	4.7	-	1.3	-	μs
HIGH period of the SCL clock	t <sub>HIGH</sub>	4.0	-	0.6	-	μs
Setup time for a repeated START condition	t <sub>SU;STA</sub>	4.7	-	0.6	-	μs
Data hold time	t <sub>HD;DAT</sub>	0 Note 2	3.45 Note 3	0 Note 2	0.9 Note 3	μs
Data set-up time	t <sub>SU;DAT</sub>	250	-	100 Note 4	-	ns
Rise time of both SDA and SCL signals	t <sub>R</sub>	-	1000	20+0.1C <sub>B</sub> Note 5	300	ns
Fall time of both SDA and SCL signals	t <sub>F</sub>	-	300	20+0.1C <sub>B</sub> Note 5	300	ns
Set-up time for STOP condition	t <sub>SU;STO</sub>	4.0	-	0.6	-	μs
Bus free time between a STOP and START condition	t <sub>BUF</sub>	4.7	-	1.3	-	μs
Capacitive load for each bus line	Св	-	400	-	400	pF
Noise margin at the LOW level for each connected device	V <sub>nL</sub>	0.1V <sub>DD</sub>	-	0.1V <sub>DD</sub>	-	V

Version 1.1 18-Jul-2012

Parameter	Symbol	Standar	d-mode	Fast-mode		Unit
		Min.	Max.	Min.	Max.	
(including hysteresis)						
Noise margin at the HIGH level for each connected device (including hysteresis)	V <sub>nH</sub>	0.2V <sub>DD</sub>	-	0.2V <sub>DD</sub>	-	V

#### 707 Notes:

708

709

710

711

712

713

714


715 716

717

718

720

- 1. All values referred to  $V_{IHmin} = 0.7V_{DD}$  and  $V_{ILmax} = 0.3V_{DD}$
- 2. A device shall internally provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IHmin</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL
- The maximum t<sub>HD;DAT</sub> has only to be met if the device does not the LOW period (t<sub>LOW</sub>) of the SCL signal
- 4. A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement t<sub>SU;DAT</sub> ≥ 250 ns shall be then met. This will be automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the low period of SCL signal, it shall output the next data bit to the SDA line t<sub>rMAX</sub> + t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-mode I2C bus specification) before the SCL line is released.
- 5. CB = total capacitance of one bus line in pF.
- 719 The CCI timing is illustrated in Figure 19.



721 Figure 19 CCI Timing

# 722 **7 Physical Layer**

- 723 CSI-2 uses the physical layer described in [MIPI01].
- 724 The physical layer for a CSI-2 implementation is composed of between one and four unidirectional data
- 725 Lanes and one clock Lane. All CSI-2 transmitters and receivers shall support continuous clock behavior on
- the Clock Lane, and optionally may support non-continuous clock behavior.
- 727 For continuous clock behavior the Clock Lane remains in high-speed mode generating active clock signals
- between the transmission of data packets.
- For non-continuous clock behavior the Clock Lane enters the LP-11 state between the transmission of data
- 730 packets.

732

- 731 The minimum physical layer requirement for a CSI-2 transmitter is
  - Data Lane Module: Unidirectional master, HS-TX, LP-TX and a CIL-MFEN function
- Clock Lane Module: Unidirectional master, HS-TX, LP-TX and a CIL-MCNN function
- The minimum physical layer requirement for a CSI-2 receiver is
- Data Lane Module: Unidirectional slave, HS-RX, LP-RX, and a CIL-SFEN function
- Clock Lane Module: Unidirectional slave, HS-RX, LP-RX, and a CIL-SCNN function
- All CSI-2 implementations shall support forward escape ULPS on all Data Lanes.

739

740

741

742

743

744

745

746

747

748

749750

# 8 Multi-Lane Distribution and Merging

CSI-2 is a Lane-scalable specification. Applications requiring more bandwidth than that provided by one data Lane, or those trying to avoid high clock rates, can expand the data path to two, three, or four Lanes wide and obtain approximately linear increases in peak bus bandwidth. The mapping between data at higher layers and the serial bit stream is explicitly defined to ensure compatibility between host processors and peripherals that make use of multiple data Lanes.

Conceptually, between the PHY and higher functional layers is a layer that handles multi-Lane configurations. In the transmitter, the layer distributes a sequence of packet bytes across N Lanes, where each Lane is an independent unit of physical-layer logic (serializers, etc.) and transmission circuitry. In the receiver, it collects incoming bytes from N Lanes and consolidates (merges) them into complete packets to pass into the packet decomposer.




Figure 20 Conceptual Overview of the Lane Distributor Function




Figure 21 Conceptual Overview of the Lane Merging Function

The Lane distributor takes a transmission of arbitrary byte length, buffers up N bytes (where N = number of Lanes), and then sends groups of N bytes in parallel across N Lanes. Before sending data, all Lanes perform the SoT sequence in parallel to indicate to their corresponding receiving units that the first byte of a packet is beginning. After SoT, the Lanes send groups of successive bytes from the first packet in parallel, following a round-robin process.

#### Examples:

751 752

753

754

755

756

757

758

759

760761

762763

764

765 766

767


768

- 2-Lane system (Figure 22): byte 0 of the packet goes to Lane 1, byte 1 goes to Lane 2, byte 2 to Lane 1, byte 3 goes to Lane 2, byte 4 goes to Lane 1 and so on.
- 3-Lane system (Figure 23): byte 0 of the packet goes to Lane 1, byte 1 goes to Lane 2, byte 2 to Lane 3, byte 3 goes to Lane 1, byte 4 goes to Lane 2 and so on.
- 4-Lane system (Figure 24):byte 0 of the packet goes to Lane 1, byte 1 goes to Lane 2, byte 2 to Lane 3, byte 3 goes to Lane 4, byte 4 goes to Lane 1 and so on

At the end of the transmission, there may be "extra" bytes since the total byte count may not be an integer multiple of the number of Lanes, N. One or more Lanes may send their last bytes before the others. The Lane distributor, as it buffers up the final set of less-than-N bytes in parallel for sending to N data Lanes, de-asserts its "valid data" signal into all Lanes for which there is no further data.

- Each D-PHY data Lane operates autonomously.
- Although multiple Lanes all start simultaneously with parallel "start packet" codes, they may complete the transaction at different times, sending "end packet" codes one cycle (byte) apart.
- The N PHYs on the receiving end of the link collect bytes in parallel, and feed them into the Lane-merging layer. This reconstitutes the original sequence of bytes in the transmission, which can then be partitioned into individual packets for the packet decoder layer.

### Number of Bytes, N, transmitted is an integer multiple of the number of lanes:



Number of Bytes, N, transmitted is NOT an integer multiple of the number of lanes:




Figure 22 Two Lane Multi-Lane Example

EoT - End of Transmission

KEY:

777778

LPS - Low Power State

Number of Bytes, N, transmitted is an integer multiple of the number of lanes:





Figure 23 Three Lane Multi-Lane Example

SoT - Start of Transmission

#### Number of Bytes, N, transmitted is an integer multiple of the number of lanes:



Number of Bytes, N, transmitted is NOT an integer multiple of the number of lanes:




Figure 24 Four Lane Multi-Lane Example

8.1 Multi-Lane Interoperability

779780

781

782 783

784 785

786

787

788

# 6.1 Multi-Lane Interoperability

The Lane distribution and merging layers shall be reconfigurable via the Camera Control Interface when more than one data Lane is used.

An "N" data Lane receiver shall be connected with an "M" data Lane transmitter, by CCI configuration of the Lane distribution and merging layers within the CSI-2 transmitter and receiver when more than one data Lane is used. Thus, a receiver with four data Lanes shall work with transmitters with one, two, three or four data Lanes. Likewise, a transmitter with four data Lanes shall work with receivers with four or fewer data Lanes. Transmitter Lanes 1 to M shall be connected to the receiver Lanes 1 to M.


#### 789 Two cases:

790 791

792

793

- If M<=N then there is no loss of performance the receiver has sufficient data Lanes to match the transmitter (Figure 25 and Figure 26).
  - If M> N then there may be a loss of performance (e.g. frame rate) as the receiver has fewer data Lanes than the transmitter (Figure 27 and Figure 28).



795 Figure 25 One Lane Transmitter and Four Lane Receiver Example





Figure 26 Two Lane Transmitter and Four Lane Receiver Example

794



798 799

Figure 27 Four Lane Transmitter and One Lane Receiver Example





Figure 28 Four Lane Transmitter and Two Lane Receiver Example

#### **Low Level Protocol** 9 802

The Low Level Protocol (LLP) is a byte orientated, packet based protocol that supports the transport of 804 arbitrary data using Short and Long packet formats. For simplicity, all examples in this section are single Lane configurations.

- 806 Low Level Protocol Features:
- 807 Transport of arbitrary data (Payload independent)
- 808 8-bit word size
- 809 Support for up to four interleaved virtual channels on the same link
- 810 Special packets for frame start, frame end, line start and line end information
  - Descriptor for the type, pixel depth and format of the Application Specific Payload data
- 812 16-bit Checksum Code for error detection.

#### DATA:



813 814 815

816

821

822

823 824

825

826

827

828

803

805

811

Figure 29 Low Level Protocol Packet Overview

#### 9.1 **Low Level Protocol Packet Format**

817 Two packet structures are defined for low-level protocol communication: Long packets and Short packets. 818 For each packet structure exit from the low power state followed by the Start of Transmission (SoT) 819 sequence indicates the start of the packet. The End of Transmission (EoT) sequence followed by the low 820 power state indicates the end of the packet.

#### 9.1.1 **Low Level Protocol Long Packet Format**

Figure 30 shows the structure of the Low Level Protocol Long Packet. A Long Packet shall be identified by Data Types 0x10 to 0x37. See Table 3 for a description of the Data Types. A Long Packet shall consist of three elements: a 32-bit Packet Header (PH), an application specific Data Payload with a variable number of 8-bit data words and a 16-bit Packet Footer (PF). The Packet Header is further composed of three elements: an 8-bit Data Identifier, a 16-bit Word Count field and an 8-bit ECC. The Packet footer has one element, a 16-bit checksum. See Section 9.2 through Section 9.5 for further descriptions of the packet elements.

833

834

835

836

837

844

845 846

847




Figure 30 Long Packet Structure

The Data Identifier defines the Virtual Channel for the data and the Data Type for the application specific payload data.

The Word Count defines the number of 8-bit data words in the Data Payload between the end of the Packet Header and the start of the Packet Footer. Neither the Packet Header nor the Packet Footer shall be included in the Word Count.

The Error Correction Code (ECC) byte allows single-bit errors to be corrected and 2-bit errors to be detected in the packet header. This includes both the data identifier value and the word count value.

After the end of the Packet Header the receiver reads the next Word Count \* 8-bit data words of the Data Payload. While reading the Data Payload the receiver shall not look for any embedded sync codes.

Therefore, there are no limitations on the value of a data word.


Once the receiver has read the Data Payload it reads the checksum in the Packet Footer. In the generic case, the length of the Data Payload shall be a multiple of 8-bit data words. In addition, each data format may impose additional restrictions on the length of the payload data, e.g. multiple of four bytes.

Each byte shall be transmitted least significant bit first. Payload data may be transmitted in any byte order restricted only by data format requirements. Multi-byte elements such as Word Count, Checksum and the Short packet 16-bit Data Field shall be transmitted least significant byte first.

After the EoT sequence the receiver begins looking for the next SoT sequence.

#### 9.1.2 Low Level Protocol Short Packet Format

- Figure 31 shows the structure of the Low Level Protocol Short Packet. A Short Packet shall be identified by
- Data Types 0x00 to 0x0F. See Table 3 for a description of the Data Types. A Short Packet shall contain
- 851 only a Packet Header; a Packet Footer shall not be present. The Word Count field in the Packet Header
- shall be replaced by a Short Packet Data Field.
- 853 For Frame Synchronization Data Types the Short Packet Data Field shall be the frame number. For Line
- 854 Synchronization Data Types the Short Packet Data Field shall be the line number. See Table 6 for a
- description of the Frame and Line synchronization Data Types.
- For Generic Short Packet Data Types the content of the Short Packet Data Field shall be user defined.
- The Error Correction Code (ECC) byte allows single-bit errors to be corrected and 2-bit errors to be
- 858 detected in the Short Packet.



**32-bit SHORT PACKET (SH)** Data Type (DT) = 0x00 - 0x0F

859 860

861


862 863

864

**Figure 31 Short Packet Structure** 

## 9.2 Data Identifier (DI)

The Data Identifier byte contains the Virtual Channel Identifier (VC) value and the Data Type (DT) value as illustrated in Figure 32. The Virtual Channel Identifier is contained in the two MS bits of the Data Identifier Byte. The Data Type value is contained in the six LS bits of the Data Identifier Byte.



865866

867

Figure 32 Data Identifier Byte

### 9.3 Virtual Channel Identifier

- The purpose of the Virtual Channel Identifier is to provide separate channels for different data flows that are interleaved in the data stream.
- The Virtual channel identifier number is in the top two bits of the Data Identifier Byte. The Receiver will monitor the virtual channel identifier and de-multiplex the interleaved video streams to their appropriate

872

873

874

875

876

877

878879

880

883

884

885

channel. A maximum of four data streams is supported; valid channel identifiers are 0 to 3. The virtual channel identifiers in the peripherals should be programmable to allow the host processor to control how the data streams are de-multiplexed. The principle of logical channels is presented in the Figure 33.




Figure 33 Logical Channel Block Diagram (Receiver)

Figure 34 illustrates an example of data streams utilizing virtual channel support.




Figure 34 Interleaved Video Data Streams Examples

## 9.4 Data Type (DT)

The Data Type value specifies the format and content of the payload data. A maximum of sixty-four data types are supported.

There are eight different data type classes as shown in Table 3. Within each class there are up to eight different data type definitions. The first two classes denote short packet data types. The remaining six classes denote long packet data types.

888

889

890

891 892

893 894

895

896

897

For details on the short packet data type classes refer to Section 9.8.

For details on the five long packet data type classes refer to Section 11.

#### **Table 3 Data Type Classes**

Data Type	Description
0x00 to 0x07	Synchronization Short Packet Data Types
0x08 to 0x0F	Generic Short Packet Data Types
0x10 to 0x17	Generic Long Packet Data Types
0x18 to 0x1F	YUV Data
0x20 to 0x27	RGB Data
0x28 to 0x2F	RAW Data
0x30 to 0x37	User Defined Byte-based Data
0x38 to 0x3F	Reserved

#### 9.5 Packet Header Error Correction Code

The correct interpretation of the data identifier and word count values is vital to the packet structure. The Packet Header Error Correction Code byte allows single-bit errors in the data identifier and the word count to be corrected and two-bit errors to be detected. The 24-bit subset of the code described in Section 9.5.2 shall be used. Therefore, bits 7 and 6 of the ECC byte shall be zero. The error state based on ECC decoding shall be available at the Application layer in the receiver.

The Data Identifier field DI[7:0] shall map to D[7:0] of the ECC input, the Word Count LS Byte (WC[7:0]) to D[15:8] and the Word Count MS Byte (WC[15:8]) to D[23:16]. This mapping is shown in Figure 35, which also serves as an ECC calculation example.




Figure 35 24-bit ECC Generation Example

904

905

906

907 908

909

### 9.5.1 General Hamming Code Applied to Packet Header

The number of parity or error check bits required is given by the Hamming rule, and is a function of the number of bits of information transmitted. The Hamming rule is expressed by the following inequality:

903  $d+p+1 \le 2^p$  where d is the number of data bits and p is the number of parity bits.

The result of appending the computed parity bits to the data bits is called the Hamming code word. The size of the code word c is obviously d+p, and a Hamming code word is described by the ordered set (c,d). A Hamming code word is generated by multiplying the data bits by a generator matrix G. This multiplication's result is called the code word vector (c1, c2, c3,...cn), consisting of the original data bits and the calculated parity bits. The generator matrix G used in constructing Hamming codes consists of G (the identity matrix) and a parity generation matrix G:

- 910  $\mathbf{G} = [\mathbf{I} \mid \mathbf{A}]$
- The packet header plus the ECC code can be obtained as: PH = p\*G where p represents the header (24 or 64 bits) and **G** is the corresponding generator matrix.
- Validating the received code word r, involves multiplying it by a parity check to form s, the syndrome or parity check vector:  $s = \mathbf{H}^*PH$  where PH is the received packet header and  $\mathbf{H}$  is the parity check matrix:
- 915  $\mathbf{H} = [\mathbf{A}^{\mathbf{T}} \mid \mathbf{I}]$

If all elements of s are zero, the code word was received correctly. If s contains non-zero elements, then at least one error is present. If a single bit error is encountered then the syndrome s is one of the elements of  $\mathbf{H}$  which will point to the bit in error. Further, in this case, if the bit in error is one of the parity bits, then the syndrome will be one of the elements on  $\mathbf{I}$ , else it will be the data bit identified by the position of the syndrome in  $\mathbf{A}^{\mathbf{T}}$ .

## 9.5.2 Hamming-modified Code

The error correcting code used is a 7+1bits Hamming-modified code (72,64) and the subset of it is 5+1bits or (30,24). Hamming codes use parity to correct one error or detect two errors, but they are not capable of doing both simultaneously, thus one extra parity bit needs to be added. The code used, is build to allow same syndromes to correct first 24-bits in a 64-bit sequence and those syndromes to be 6-bits wide. To specify in a compact way the encoding of parity and decoding of syndromes, the following matrix is used:

927 928

921

922

923

924

925

**Table 4 ECC Syndrome Association Matrix** 

	d2d1d0							
d5d4d3	0b000	0b001	0b010	0b011	0b100	0b101	0b110	0b111
0b000	0x07	0x0B	0x0D	0x0E	0x13	0x15	0x16	0x19
0b001	0x1A	0x1C	0x23	0x25	0x26	0x29	0x2A	0x2C
0b010	0x31	0x32	0x34	0x38	0x1F	0x2F	0x37	0x3B
0b011	0x43	0x45	0x46	0x49	0x4A	0x4C	0x51	0x52
0b100	0x54	0x58	0x61	0x62	0x64	0 <mark>x68</mark>	0x70	0x83
0b101	0x85	0x86	0x89	0x8A	0x3D	0x3E	0x4F	0x57
0b110	0x8C	0x91	0x92	0x94	0x98	0xA1	0xA2	0xA4

931

932

933

934

935

936

937

938

939

940

941

942

943

944

945

946

947

	d2d1d0							
d5d4d3	0b000	0b001	0b010	0b011	0b100	0b101	0b110	0b111
0b111	0xA8	0xB0	0xC1	0xC2	0xC4	0xC8	0xD0	0xE0

Each cell in the matrix represents a syndrome and the first twenty-four cells (the orange rows) are using the first three or five bits to build the syndrome. Each syndrome in the matrix is MSB left aligned:

e.g. 0x07=0b0000 0111=P7P6P5P4P3P2P1P0

The top row defines the three LSB of data position bit, and the left column defines the three MSB of data position bit (there are 64-bit positions in total).

e.g. 37th bit position is encoded 0b100\_101 and has the syndrome 0x68.

To derive the parity P0 for 24-bits, the P0's in the orange rows will define if the corresponding bit position is used in P0 parity or not.

## e.g. P0<sub>24-bits</sub> = D0^D1^D2^D4^D5^D7^D10^D11^D13^D16^D20^D21^D22^D23

Similar, to derive the parity P0 for 64-bits, all P0's in Table 5 will define the corresponding bit positions to be used.

To correct a single-bit error, the syndrome has to be one of the syndromes Table 4, which will identify the bit position in error. The syndrome is calculated as:

 $S = P_{SEND}^{A}P_{RECEIVED}$  where  $P_{SEND}$  is the 8/6-bit ECC field in the header and  $P_{RECEIVED}$  is the calculated parity of the received header.

Table 5 represents the same information as the matrix in Table 4, organized such that will give a better insight on the way parity bits are formed out of data bits. The orange area of the table has to be used to form the ECC to protect a 24-bit header, whereas the whole table has to be used to protect a 64-bit header.

#### **Table 5 ECC Parity Generation Rules**

Bit	P7	P6	P5	P4	P3	P2	P1	P0	Hex
0	0	0	0	0	0	1	1	1	0x07
1	0	0	0	0	1	0	1	1	0x0B
2	0	0	0	0	1	1	0	1	0x0D
3	0	0	0	0	1	1	1	0	0x0E
4	0	0	0	1	0	0	1	1	0x13
5	0	0	0	1	0	1	0	1	0x15
6	0	0	0	1	0	1	1	0	0x16
7	0	0	0	1	1	0	0	1	0x19
8	0	0	0	1	1	0	1	0	0x1A
9	0	0	0	1	1	1	0	0	0x1C
10	0	0	1	0	0	0	1	1	0x23
11	0	0	1	0	0	1	0	1	0x25
12	0	0	1	0	0	1	1	0	0x26

Version 1.1 18-Jul-2012

Bit	P7	P6	P5	P4	P3	P2	P1	P0	Hex
13	0	0	1	0	1	0	0	1	0x29
14	0	0	1	0	1	0	1	0	0x2A
15	0	0	1	0	1	1	0	0	0x2C
16	0	0	1	1	0	0	0	1	0x31
17	0	0	1	1	0	0	1	0	0x32
18	0	0	1	1	0	1	0	0	0x34
19	0	0	1	1	1	0	0	0	0x38
20	0	0	0	1	1	1	1	1	0x1F
21	0	0	1	0	1	1	1	1	0x2F
22	0	0	1	1	0	1	1	1	0x37
23	0	0	1	1	1	0	1	1	0x3B
24	0	1	0	0	0	0	1	1	0x43
25	0	1	0	0	0	1	0	1	0x45
26	0	1	0	0	0	1	1	0	0x46
27	0	1	0	0	1	0	0	1	0x49
28	0	1	0	0	1	0	1	0	0x4A
29	0	1	0	0	1	1	0	0	0x4C
30	0	1	0	1	0	0	0	1	0x51
31	0	1	0	1	0	0	1	0	0x52
32	0	1	0	1	0	1	0	0	0x54
33	0	1	0	1	1	0	0	0	0x58
34	0	1	1	0	0	0	0	1	0x61
35	0	1	1	0	0	0	1	0	0x62
36	0	1	1	0	0	1	0	0	0x64
37	0	1	1	0	1	0	0	0	0x68
38	0	1	1	1	0	0	0	0	0x70
39	1	0	0	0	0	0	1	1	0x83
40	1	0	0	0	0	1	0	1	0x85
41	1	0	0	0	0	1	1	0	0x86
42	1	0	0	0	1	0	0	1	0x89
43	1	0	0	0	1	0	1	0	0x8A
44	0	0	1	1	1	1	0	1	0x3D
45	0	0	1	1	1	1	1	0	0x3E
46	0	1	0	0	1	1	1	1	0x4F
47	0	1	0	1	0	1	1	1	0x57
48	1	0	0	0	1	1	0	0	0x8C
49	1	0	0	1	0	0	0	1	0x91

Version 1.1 18-Jul-2012

Bit	P7	P6	P5	P4	P3	P2	P1	P0	Hex
50	1	0	0	1	0	0	1	0	0x92
51	1	0	0	1	0	1	0	0	0x94
52	1	0	0	1	1	0	0	0	0x98
53	1	0	1	0	0	0	0	1	0xA1
54	1	0	1	0	0	0	1	0	0xA2
55	1	0	1	0	0	1	0	0	0xA4
56	1	0	1	0	1	0	0	0	0xA8
57	1	0	1	1	0	0	0	0	0xB0
58	1	1	0	0	0	0	0	1	0xC1
59	1	1	0	0	0	0	1	0	0xC2
60	1	1	0	0	0	1	0	0	0xC4
61	1	1	0	0	1	0	0	0	0xC8
62	1	1	0	1	0	0	0	0	0xD0
63	1	1	1	0	0	0	0	0	0xE0

## 9.5.3 ECC Generation on TX Side

949 This is an informative section.

948

951952

954

955

950 The ECC can be easily implemented using a parallel approach as depicted in Figure 36 for a 64-bit header.




Figure 36 64-bit ECC Generation on TX Side

953 And Figure 37 for a 24-bit header:




Figure 37 24-bit ECC Generation on TX Side

The parity generators are based on Table 5.

958

959 960

961

962963

964

965

966

967 968

969

970

971972

973

974

e.g. P3<sub>24-bit</sub> = D1^D2^D3^D7^D8^D9^D13^D14^D15^D19^D20^D21^D23

#### 9.5.4 Applying ECC on RX Side

Applying ECC on RX side involves generating a new ECC for the received packet, computing the syndrome using the new ECC and the received ECC, decoding the syndrome to find if a single-error has occurred and if so, correct it.





Figure 38 64-bit ECC on RX Side Including Error Correction

Decoding the syndrome has three aspects:

- Finding if the packet has any errors (if syndrome is 0, no errors are present)
- Checking if a single error has occurred by searching Table 5, if the syndrome is one of the entries in the table, then a single bit error has occurred and the corresponding bit is affected, thus this position in the data stream needs to be complemented. Also, if the syndrome is one of the rows of the identity matrix I, then one of the parity bits are in error. If the syndrome cannot be identified, then a higher order error has occurred and the error flag will be set (the stream is corrupted and cannot be restored).
- Correcting the single error detected, as previously indicated.

The 24-bit implementation uses fewer terms to calculate the parity and thus the syndrome decoding block is much simpler than the 64-bit implementation.



977

978

979

980


981

Figure 39 24-bit ECC on RX side Including Error Correction

#### 9.6 Checksum Generation

To detect possible errors in transmission, a checksum is calculated over each data packet. The checksum is realized as 16-bit CRC. The generator polynomial is  $x^{16}+x^{12}+x^5+x^0$ .


The transmission of the checksum is illustrated in Figure 40.



982 983

Figure 40 Checksum Transmission

The 16-bit checksum sequence is transmitted as part of the Packet Footer. When the Word Count is zero, the CRC shall be 0xFFFF.



988


989 990

991

992 993

Figure 41 Checksum Generation for Packet Data

The definition of a serial CRC implementation is presented in Figure 42. The CRC implementation shall be functionally equivalent with the C code presented in Figure 43. The CRC shift register is initialized to 0xFFFF at the beginning of each packet. After all payload data has passed through the CRC circuitry, the CRC circuitry contains the checksum. The 16-bit checksum produced by the C code in Figure 43 equals the final contents of the C[15:0] shift register shown in Figure 42. The checksum is then sent over CSI-2 bus to the receiver to verify that no errors have occurred in the transmission.



Polynomial:  $x^{16} + x^{12} + x^5 + x^0$ Note: C15 represents  $x^0$ , C0 represents  $x^{15}$ 


Figure 42 Definition of 16-bit CRC Shift Register

```
#define POLY 0x8408
                                         /* 1021H bit reversed */
               unsigned short crc16(char *data_p, unsigned short length)
                  unsigned char i;
                  unsigned int data;
                  unsigned int crc = 0xffff;
                   if (length == 0)
                      return (unsigned short)(crc);
                      for (i=0, data=(unsigned int)0xff & *data_p++;
                        i < 8; i++, data >>= 1)
                          if ((crc & 0x0001) ^ (data & 0x0001))
                             crc = (crc >> 1) ^ POLY;
                          else
                             crc >>= 1;
                   } while (--length);
                   // Uncomment to change from little to big Endian
               // crc = ((crc & 0xff) << 8) | ((crc & 0xff00) >> 8);
                  return (unsigned short)(crc);
               }
 997
998
                       Figure 43 16-bit CRC Software Implementation Example
999
       The data and checksum are transmitted least significant byte first. Each bit within a byte is transmitted least
1000
       significant bit first.
1001
1002
       Data:
1003
       FF 00 00 02 B9 DC F3 72 BB D4 B8 5A C8 75 C2 7C 81 F8 05 DF FF 00 00 01
1004
       Checksum LS byte and MS byte:
1005
       F0 00
1006
1007
       Data:
1008
       FF 00 00 00 1E F0 1E C7 4F 82 78 C5 82 E0 8C 70 D2 3C 78 E9 FF 00 00 01
1009
       Checksum LS byte and MS byte:
       69 E5
1010
1011
              Packet Spacing
       9.7
1012
       Between Low Level Protocol packets there must always be a transition into and out of the Low Power State
1013
       (LPS). Figure 44 illustrates the packet spacing with the LPS.
1014
       The packet spacing does not have to be a multiple of 8-bit data words as the receiver will resynchronize to
```

the correct byte boundary during the SoT sequence prior to the Packet Header of the next packet.

#### SHORT / LONG PACKET SPACING:

Variable - always a LPS between packets



1016 1017

1018

1019

1020

1021

1022

Figure 44 Packet Spacing

## 9.8 Synchronization Short Packet Data Type Codes

Short Packet Data Types shall be transmitted using only the Short Packet format. See Section 9.1.2 for a format description.

**Table 6 Synchronization Short Packet Data Type Codes** 

Data Type	Description
0x00	Frame Start Code
0x01	Frame End Code
0x02	Line Start Code (Optional)
0x03	Line End Code (Optional)
0x04 to 0x07	Reserved

#### 9.8.1 Frame Synchronization Packets

- Each image frame shall begin with a Frame Start (FS) Packet containing the Frame Start Code. The FS
- Packet shall be followed by one or more long packets containing image data and zero or more short packets
- 1025 containing synchronization codes. Each image frame shall end with a Frame End (FE) Packet containing
- the Frame End Code. See Table 6 for a description of the synchronization code data types.
- 1027 For FS and FE synchronization packets the Short Packet Data Field shall contain a 16-bit frame number.
- This frame number shall be the same for the FS and FE synchronization packets corresponding to a given
- 1029 frame.
- The 16-bit frame number, when used, shall be non-zero to distinguish it from the use-case where frame number is inoperative and remains set to zero.
- The behavior of the 16-bit frame number shall be as one of the following
- Frame number is always zero frame number is inoperative.

1037

1038

1046

1047

1048

1049

1050

1051

1052 1053

1054

1055

1056

1057

1058

1059

1060

1061

1062

- Frame number increments by 1 for every FS packet with the same Virtual Channel and is periodically reset to one e.g. 1, 2, 1, 2, 1, 2 or 1, 2, 3, 4, 1, 2, 3, 4
- 1036 The frame number must be a non-zero value.

## 9.8.2 Line Synchronization Packets

- Line synchronization packets are optional.
- For Line Start (LS) and Line End (LE) synchronization packets the Short Packet Data Field shall contain a 16-bit line number. This line number shall be the same for the LS and LE packets corresponding to a given
- line. Line numbers are logical line numbers and are not necessarily equal to the physical line numbers
- The 16-bit line number, when used, shall be non-zero to distinguish it from the case where line number is inoperative and remains set to zero.
- The behavior of the 16-bit line number shall be as one of the following:
- Line number is always zero line number is inoperative.
  - Line number increments by one for every LS packet within the same Virtual Channel and the same Data Type. The line number is periodically reset to one for the first LS packet after a FS packet. The intended usage is for progressive scan (non-interlaced) video data streams. The line number must be a non-zero value.
  - Line number increments by the same arbitrary step value greater than one for every LS packet within the same Virtual Channel and the same Data Type. The line number is periodically reset to a non-zero arbitrary start value for the first LS packet after a FS packet. The arbitrary start value may be different between successive frames. The intended usage is for interlaced video data streams.

#### 9.9 Generic Short Packet Data Type Codes

Table 7 lists the Generic Short Packet Data Types.

## **Table 7 Generic Short Packet Data Type Codes**

Data Type	Description
0x08	Generic Short Packet Code 1
0x09	Generic Short Packet Code 2
0x0A	Generic Short Packet Code 3
0x0B	Generic Short Packet Code 4
0x0C	Generic Short Packet Code 5
0x0D	Generic Short Packet Code 6
0x0E	Generic Short Packet Code 7
0x0F	Generic Short Packet Code 8

The intention of the Generic Short Packet Data Types is to provide a mechanism for including timing information for the opening/closing of shutters, triggering of flashes, etc within the data stream. The intent of the 16-bit User defined data field in the generic short packets is to pass a data type value and a 16-bit data value from the transmitter to application layer in the receiver. The CSI-2 receiver shall pass the data type value and the associated 16-bit data value to the application layer.

1067 1068


1069

### 9.10 Packet Spacing Examples

Packets are separated by an EoT, LPS, SoT sequence as defined in [MIPI01].

Figure 45 and Figure 46 contain examples of data frames composed of multiple packets and a single packet, respectively.

Note that the VVALID, HVALID and DVALID signals in the figures in this section are only concepts to help illustrate the behavior of the frame start/end and line start/end packets. The VVALID, HVALID and DVALID signals do not form part of the Specification.




KEY:

SoT – Start of Transmission EoT – End of Transmission LPS – Low Power State

PH – Packet Header PF – Packet Footer FS – Frame Start FE – Frame End LS – Line Start LE – Line End

1070 1071 1072

**Figure 45 Multiple Packet Example** 




KEY:

SoT – Start of Transmission EoT – End of Transmission LPS – Low Power State

PH – Packet Header
FS – Frame Start
LS – Line Start
PF – Packet Footer
FE – Frame End
LE – Line End

Figure 46 Single Packet Example



1078

1079

1082

1083

1084

1085

1086

1087

1088

1089

1090

**Figure 47 Line and Frame Blanking Definitions** 

The period between the Packet Footer of one long packet and the Packet Header of the next long packet is called the Line Blanking Period.

The period between the Frame End packet in frame N and the Frame Start packet in frame N+1 is called the Frame Blanking Period (Figure 47).

The Line Blanking Period is not fixed and may vary in length. The receiver should be able to cope with a near zero Line Blanking Period as defined in [MIPI01]. The transmitter defines the minimum time for the Frame Blanking Period. The Frame Blanking Period duration should be programmable in the transmitter.

Frame Start and Frame End packets shall be used.

Recommendations (informative) for frame start and end packet spacing:


- The Frame Start packet to first data packet spacing should be as close as possible to the minimum packet spacing
- The last data packet to Frame End packet spacing should be as close as possible to the minimum packet spacing

The intention is to ensure that the Frame Start and Frame End packets accurately denote the start and end of a frame of image data. A valid exception is when the positions of the Frame Start and Frame End packets are being used to convey pixel level accurate vertical synchronization timing information.

The positions of the Frame Start and Frame End packets can be varied within the Frame Blanking Period in order to provide pixel level accurate vertical synchronization timing information. See Figure 48.

Line Start and Line End packets shall be used for pixel level accurate horizontal synchronization timing information.

The positions of the Line Start and Line End packets, if present, can be varied within the Line Blanking Period in order to provide pixel accurate horizontal synchronization timing information. See Figure 49.




 $\begin{array}{c} 1100 \\ 1101 \end{array}$ 

1102

1098

1099

Figure 48 Vertical Sync Example



1103 1104

1105

1106

1107

1108

1109

1110

Figure 49 Horizontal Sync Example

## 9.11 Packet Data Payload Size Rules

For YUV, RGB or RAW data types, one long packet shall contain one line of image data. Each long packet of the same Data Type shall have equal length when packets are within the same Virtual Channel and when packets are within the same frame. An exception to this rule is the YUV420 data type which is defined in Section 11.2.2.


For User Defined Byte-based Data Types, long packets can have arbitrary length. The spacing between packets can also vary.

- The total size of data within a long packet for all data types shall be a multiple of eight bits. However, it is
- also possible that a data type's payload data transmission format, as defined elsewhere in this Specification,
- imposes additional constraints on payload size. In order to meet these constraints it may sometimes be
- 1116 necessary to add some number of "padding" pixels to the end of a payload e.g., when a packet with the
- 1117 RAW10 data type contains an image line whose length is not a multiple of four pixels as required by the
- 1118 RAW10 transmission format as described in Section 11.4.4. The values of such padding pixels are not
- 1119 specified.

1120


## 9.12 Frame Format Examples

- 1121 This in an informative section.
- 1122 This section contains three examples to illustrate how the CSI-2 features can be used.
- General Frame Format Example, Figure 50
- Digital Interlaced Video Example, Figure 51
- Digital Interlaced Video with accurate synchronization timing information, Figure 52



1126

Figure 50 General Frame Format Example




Data per line is a multiple of 16-bits (YUV422)

KEY:

 $\begin{array}{lll} \text{PH} - \text{Packet Header} & \text{PF} - \text{Packet Footer} \\ \text{FS} - \text{Frame Start} & \text{FE} - \text{Frame End} \\ \text{LS} - \text{Line Start} & \text{LE} - \text{Line End} \\ \end{array}$ 

Figure 51 Digital Interlaced Video Example



FS – Frame Start FE – Frame End

LS – Line Start LE – Line End

Figure 52 Digital Interlaced Video with Accurate Synchronization Timing Information

## 9.13 Data Interleaving

- The CSI-2 supports the interleaved transmission of different image data formats within the same video data stream.
- There are two methods to interleave the transmission of different image data formats:
- Data Type

11301131

1132

1139

- Virtual Channel Identifier
- 1138 The preceding methods of interleaved data transmission can be combined in any manner.

## 9.13.1 Data Type Interleaving

- The Data Type value uniquely defines the data format for that packet of data. The receiver uses the Data
- 1141 Type value in the packet header to de-multiplex data packets containing different data formats as illustrated
- in Figure 53. Note, in the figure the Virtual Channel Identifier is the same in each Packet Header.

1145 1146

1147

1148

1149 1150

1151

1152 1153

1154 1155

1157

1159

1160

1161

1162

1163

1143 The packet payload data format shall agree with the Data Type code in the Packet Header as follows:

- For defined image data types any non-reserved codes in the range 0x18 to 0x3F only the single corresponding MIPI-defined packet payload data format shall be considered correct
- Reserved image data types any reserved codes in the range 0x18 to 0x3F shall not be used. No packet payload data format shall be considered correct for reserved image data types
- For generic long packet data types (codes 0x10 thru 0x17) and user-defined, byte-based (codes 0x30 – 0x37), any packet payload data format shall be considered correct
- Generic long packet data types (codes 0x10 thru 0x17) and user-defined, byte-based (codes 0x30 0x37), should not be used with packet payloads that meet any MIPI image data format definition
- Synchronization short packet data types (codes 0x00 thru 0x07) shall consist of only the header and shall not include payload data bytes
- Generic short packet data types (codes 0x08 thru 0x0F) shall consist of only the header and shall not include payload data bytes
- 1156 Data formats are defined further in Section 11.





Figure 53 Interleaved Data Transmission using Data Type Value

All of the packets within the same virtual channel, independent of the Data Type value, share the same frame start/end and line start/end synchronization information. By definition, all of the packets, independent of data type, between a Frame Start and a Frame End packet within the same virtual channel belong to the same frame.

1164 Packets of different data types may be interleaved at either the packet level as illustrated in Figure 54 or the 1165 frame level as illustrated in Figure 55. Data formats are defined in Section 11.



#### KEY:

11661167

LPS – Low Power State

ED - Packet Header containing Embedded Data type code

FS - Frame Start


D1 - Packet Header containing Data Type 1 Image Data Code

FE – Frame End

D2 - Packet Header containing Data Type 2 Image Data Code

PF - Packet Footer

Figure 54 Packet Level Interleaved Data Transmission



#### KEY:

11681169

1170

1171

1172

LPS – Low Power State ED – Packet Header containing Embedded Data type code FS – Frame Start D1 – Packet Header containing Data Type 1 Image Data Code FE – Frame End D2 – Packet Header containing Data Type 2 Image Data Code

PF – Packet Footer

Figure 55 Frame Level Interleaved Data Transmission

## 9.13.2 Virtual Channel Identifier Interleaving

The Virtual Channel Identifier allows different data types within a single data stream to be logically separated from each other. Figure 56 illustrates data interleaving using the Virtual Channel Identifier.

1173 Each virtual channel has its own Frame Start and Frame End packet. Therefore, it is possible for different 1174 virtual channels to have different frame rates, though the data rate for both channels would remain the

1175

1178 1179

1180

1181

1182 1183

1176 In addition, Data Type value Interleaving can be used for each virtual channel thereby allowing different 1177 data types within a virtual channel and thus a second level of data interleaving.

Therefore, receivers should be able to de-multiplex different data packets based on the combination of the Virtual Channel Identifier and the Data Type value. For example, data packets containing the same Data Type value but transmitted on different virtual channels are considered to belong to different frames (streams) of image data.




Figure 56 Interleaved Data Transmission using Virtual Channels

## 1184 10 Color Spaces

- The color space definitions in this section are simply references to other standards. The references are
- included only for informative purposes and not for compliance. The color space used is not limited to the
- 1187 references given.

## 1188 10.1 RGB Color Space Definition

- 1189 In this Specification, the abbreviation RGB means the nonlinear sR'G'B' color space in 8-bit representation
- based on the definition of sRGB in IEC 61966.
- The 8-bit representation results as RGB888. The conversion to the more commonly used RGB565 format is
- achieved by scaling the 8-bit values to five bits (blue and red) and six bits (green). The scaling can be done
- either by simply dropping the LSBs or rounding.

## 1194 **10.2** YUV Color Space Definition

- In this Specification, the abbreviation YUV refers to the 8-bit gamma corrected Y'CBCR color space
- defined in ITU-R BT601.4.

1205

1206

1207

#### 11 Data Formats

The intent of this section is to provide a definitive reference for data formats typically used in CSI-2 applications. Table 8 summarizes the formats, followed by individual definitions for each format. Generic data types not shown in the table are described in Section 11.1. For simplicity, all examples are single Lane configurations.

The formats most widely used in CSI-2 applications are distinguished by a "primary" designation in Table
8. Transmitter implementations of CSI-2 should support at least one of these primary formats. Receiver
implementations of CSI-2 should support all of the primary formats.

The packet payload data format shall agree with the Data Type value in the Packet Header. See Section 9.4 for a description of the Data Type values.

### **Table 8 Primary and Secondary Data Formats Definitions**

Data Format	Primary	Secondary
YUV420 8-bit (legacy)		S
YUV420 8-bit		S
YUV420 10-bit		S
YUV420 8-bit (CSPS)		S
YUV420 10-bit (CSPS)		S
YUV422 8-bit	Р	
YUV422 10-bit		S
RGB888	Р	
RGB666		S
RGB565	Р	
RGB555		S
RGB444		S
RAW6		S
RAW7		S
RAW8	Р	
RAW10	Р	
RAW12		S

Data Format	Primary	Secondary
RAW14		S
Generic 8-bit Long Packet Data Types	Р	
User Defined Byte-based Data (Note 1)	Р	

1208 Notes:

1209

1212

1214

1215

1220

- Compressed image data should use the user defined, byte-based data type codes
- For clarity the Start of Transmission and End of Transmission sequences in the figures in this section have been omitted.

## 11.1 Generic 8-bit Long Packet Data Types

Table 9 defines the generic 8-bit Long packet data types.

## **Table 9 Generic 8-bit Long Packet Data Types**

Data Type	Description
0x10	Null
0x11	Blanking Data
0x12	Embedded 8-bit non Image Data
0x13	Reserved
0x14	Reserved
0x15	Reserved
0x16	Reserved
0x17	Reserved

## 11.1.1 Null and Blanking Data

- For both the null and blanking data types the receiver must ignore the content of the packet payload data.
- 1217 A blanking packet differs from a null packet in terms of its significance within a video data stream. A null
- 1218 packet has no meaning whereas the blanking packet may be used, for example, as the blanking lines
- between frames in an ITU-R BT.656 style video stream.


#### 11.1.2 Embedded Information

- 1221 It is possible to embed extra lines containing additional information to the beginning and to the end of each
- 1222 picture frame as presented in the Figure 57. If embedded information exists, then the lines containing the
- embedded data must use the embedded data code in the data identifier.
- There may be zero or more lines of embedded data at the start of the frame. These lines are termed the
- frame header.
- There may be zero or more line of embedded data at the end of the frame. These lines are termed the frame
- 1227 footer.

12341235

### 11.2 YUV Image Data

- Table 10 defines the data type codes for YUV data formats described in this section. The number of lines transmitted for the YUV420 data type shall be even.
- YUV420 data formats are divided into legacy and non-legacy data formats. The legacy YUV420 data format is for compatibility with existing systems. The non-legacy YUV420 data formats enable lower cost
- implementations.



Payload Data per packet must be a multiple of 8-bits

KEY:		
LPS – Low Power State	DI – Data Identifier	WC – Word Count
ECC – Error Correction Code	CS – Checksum	ED – Embedded Data
FS – Frame Start	FE – Frame End	
LS – Line Start	LE – Line End	

Figure 57 Frame Structure with Embedded Data at the Beginning and End of the Frame

1237

1243

## **Table 10 YUV Image Data Types**

Data Type	Description	
0x18	YUV420 8-bit	
0x19	YUV420 10-bit	
0x1A	Legacy YUV420 8-bit	
0x1B	Reserved	
0x1C	YUV420 8-bit (Chroma Shifted Pixel Sampling)	
0x1D	YUV420 10-bit (Chroma Shifted Pixel Sampling)	
0x1E	YUV422 8-bit	
0x1F	YUV422 10-bit	

## 11.2.1 Legacy YUV420 8-bit

Legacy YUV420 8-bit data transmission is performed by transmitting UYY... / VYY... sequences in odd / even lines. U component is transferred in odd lines (1,3,5...) and V component is transferred in even lines

1240 (2,4,6...). This sequence is illustrated in Figure 58.

Table 11 specifies the packet size constraints for YUV420 8-bit packets. Each packet must be a multiple of the values in the table.

**Table 11 Legacy YUV420 8-bit Packet Data Size Constraints** 

Pixels	Bytes	Bits
2	3	24

Bit order in transmission follows the general CSI-2 rule, LSB first. The pixel to byte mapping is illustrated in Figure 59.




Figure 58 Legacy YUV420 8-bit Transmission

1251

1252

1253

12541255




Figure 59 Legacy YUV420 8-bit Pixel to Byte Packing Bitwise Illustration

There is one spatial sampling option

• H.261, H.263 and MPEG1 Spatial Sampling (Figure 60).





Figure 60 Legacy YUV420 Spatial Sampling for H.261, H.263 and MPEG 1

Version 1.1 18-Jul-2012



12561257

1258

1266

1267

1268

Figure 61 Legacy YUV420 8-bit Frame Format

#### 11.2.2 YUV420 8-bit

YUV420 8-bit data transmission is performed by transmitting YYYY... / UYVYUYVY... sequences in odd / even lines. Only the luminance component (Y) is transferred for odd lines (1, 3, 5...) and both luminance (Y) and chrominance (U and V) components are transferred for even lines (2, 4, 6...). The format for the even lines (UYVY) is identical to the YUV422 8-bit data format. The data transmission sequence is illustrated in Figure 62.

The payload data size, in bytes, for even lines (UYVY) is double the payload data size for odd lines (Y).

This is exception to the general CSI-2 rule that each line shall have an equal length.

Table 12 specifies the packet size constraints for YUV420 8-bit packets. Each packet must be a multiple of the values in the table.

Table 12 YUV420 8-bit Packet Data Size Constraints

Odd Lines (1, 3, 5) Luminance Only, Y			Even Lines (2, 4, 6) Luminance and Chrominance, UYVY		
Pixels	Bytes	Bits	Pixels	Bytes	Bits
2	2	16	2	4	32

Bit order in transmission follows the general CSI-2 rule, LSB first. The pixel to byte mapping is illustrated in Figure 63.






Figure 62 YUV420 8-bit Data Transmission Sequence

#### **Odd lines:**



#### **Even lines:**



1274 1275 1276

1277

1278

1279

Figure 63 YUV420 8-bit Pixel to Byte Packing Bitwise Illustration

There are two spatial sampling options

- H.261, H.263 and MPEG1 Spatial Sampling (Figure 64).
- Chroma Shifted Pixel Sampling (CSPS) for MPEG2, MPEG4 (Figure 65).

1280 Figure 66 shows the YUV420 frame format.




Figure 64 YUV420 Spatial Sampling for H.261, H.263 and MPEG 1

1284

12851286

1287

1288

1289

1290

1291 1292




Figure 65 YUV420 Spatial Sampling for MPEG 2 and MPEG 4




Figure 66 YUV420 8-bit Frame Format

#### 11.2.3 YUV420 10-bit

YUV420 10-bit data transmission is performed by transmitting YYYY... / UYVYUYVY... sequences in odd / even lines. Only the luminance component (Y) is transferred in odd lines (1, 3, 5...) and both luminance (Y) and chrominance (U and V) components transferred in even lines (2, 4, 6...). The format for the even lines (UYVY) is identical to the YUV422 –10-bit data format. The sequence is illustrated in Figure 67.

The payload data size, in bytes, for even lines (UYVY) is double the payload data size for odd lines (Y).


This is exception to the general CSI-2 rule that each line shall have an equal length.

Table 13 specifies the packet size constraints for YUV420 10-bit packets. The length of each packet must be a multiple of the values in the table.

Table 13 YUV420 10-bit Packet Data Size Constraints

Odd Lines (1, 3, 5) Luminance Only, Y			Even Lines (2, 4, 6) Luminance and Chrominance, UYVY		
Pixels	Bytes	Bits	Pixels	Bytes	Bits
4	5	40	4	10	80


Bit order in transmission follows the general CSI-2 rule, LSB first. The pixel to byte mapping is illustrated in Figure 68.



1300 1301

1302

Figure 67 YUV420 10-bit Transmission




1303 1304

1305

Figure 68 YUV420 10-bit Pixel to Byte Packing Bitwise Illustration

The pixel spatial sampling options are the same as for the YUV420 8-bit data format.

Version 1.1 18-Jul-2012



1306

13071308

1309

1312

1313

1314

1315

1316

1317

1318

Figure 69 YUV420 10-bit Frame Format

#### 11.2.4 YUV422 8-bit

YUV422 8-bit data transmission is performed by transmitting a UYVY sequence. This sequence is illustrated in Figure 70.

Table 14 specifies the packet size constraints for YUV422 8-bit packet. The length of each packet must be a multiple of the values in the table.

Table 14 YUV422 8-bit Packet Data Size Constraints

Pixels	Bytes	Bits
2	4	32

Bit order in transmission follows the general CSI-2 rule, LSB first. The pixel to byte mapping is illustrated in Figure 71.




Figure 70 YUV422 8-bit Transmission

1321

1322

1323




Figure 71 YUV422 8-bit Pixel to Byte Packing Bitwise Illustration





Figure 72 YUV422 Co-sited Spatial Sampling

The pixel spatial alignment is the same as in CCIR-656 standard. The frame format for YUV422 is presented in Figure 73.



1328

1331

1332

1333

Figure 73 YUV422 8-bit Frame Format

## 11.2.5 YUV422 10-bit

YUV422 10-bit data transmission is performed by transmitting a UYVY sequence. This sequence is illustrated in Figure 74.

Table 15 specifies the packet size constraints for YUV422 10-bit packet. The length of each packet must be a multiple of the values in the table.

## Table 15 YUV422 10-bit Packet Data Size Constraints

Pixels	Bytes	Bits
2	5	40

Bit order in transmission follows the general CSI-2 rule, LSB first. The pixel to byte mapping is illustrated in Figure 75.




Figure 74 YUV422 10-bit Transmitted Bytes

#### **Pixel Data:**

1338 1339 1340

1341

1342

13431344

1345

1346




Figure 75 YUV422 10-bit Pixel to Byte Packing Bitwise Illustration

The pixel spatial alignment is the same as in the YUV422 8-bit data case. The frame format for YUV422 is presented in the Figure 76.




Figure 76 YUV422 10-bit Frame Format

## 11.3 RGB Image Data

Table 16 defines the data type codes for RGB data formats described in this section.

1348

1353

1354

1355

1358

1359 1360

1361

Data

**Table 16 RGB Image Data Types** 

Data Type	Description
0x20	RGB444
0x21	RGB555
0x22	RGB565
0x23	RGB666
0x24	RGB888
0x25	Reserved
0x26	Reserved
0x27	Reserved

#### 11.3.1 RGB888

RGB888 data transmission is performed by transmitting a BGR byte sequence. This sequence is illustrated in Figure 77. The RGB888 frame format is illustrated in Figure 79.

Table 17 specifies the packet size constraints for RGB888 packets. The length of each packet must be a multiple of the values in the table.

**Table 17 RGB888 Packet Data Size Constraints** 

Pixels	Bytes	Bits
1	3	24

Bit order in transmission follows the general CSI-2 rule, LSB first. The pixel to byte mapping is illustrated in Figure 78.



Figure 77 RGB888 Transmission

24-bit RGB pixel





Figure 78 RGB888 Transmission in CSI-2 Bus Bitwise Illustration



1363

1364

1367

13681369

1370

1371

1372

13731374

Figure 79 RGB888 Frame Format

#### 11.3.2 RGB666

RGB666 data transmission is performed by transmitting B0..5 G0..5 R0..5 (18-bit) sequence. This sequence is illustrated in Figure 80. The frame format for RGB666 is presented in the Figure 82.

Table 18 specifies the packet size constraints for RGB666 packets. The length of each packet must be a multiple of the values in the table.

**Table 18 RGB666 Packet Data Size Constraints** 

Pixels	Bytes	Bits
4	9	72

Bit order in transmission follows the general CSI-2 rule, LSB first. In RGB666 case the length of one data word is 18-bits, not eight bits. The word wise flip is done for 18-bit BGR words i.e. instead of flipping each byte (8-bits), each 18-bits pixel value is flipped. This is illustrated in Figure 81.

Line Start	Packet Header	BGR1[17:0]	BGR2[17:0]	BGR3[17:0]
Line End	BGR638[17:0	BGR639[17:0	] BGR640[17:0	Packet Footer

Figure 80 RGB666 Transmission with 18-bit BGR Words





Figure 81 RGB666 Transmission on CSI-2 Bus Bitwise Illustration



1378

1379

1382

1383

1384

1385

1386

1387

Figure 82 RGB666 Frame Format

#### 11.3.3 RGB565

RGB565 data transmission is performed by transmitting B0...B4, G0...G5, R0...R4 in a 16-bit sequence.
This sequence is illustrated in Figure 83. The frame format for RGB565 is presented in the Figure 85.

Table 19 specifies the packet size constraints for RGB565 packets. The length of each packet must be a multiple of the values in the table.

**Table 19 RGB565 Packet Data Size Constraints** 

Pixels	Bytes	Bits
1	2	16

Bit order in transmission follows the general CSI-2 rule, LSB first. In RGB565 case the length of one data word is 16-bits, not eight bits. The word wise flip is done for 16-bit BGR words i.e. instead of flipping each byte (8-bits), each two bytes (16-bits) are flipped. This is illustrated in Figure 84.

Line Start	Packet Header	BGR1[15:0]	BGR2[15:0]	BGR3[15:0]
Line End	BGR638[15:0	] BGR639[15:0	] BGR640[15:0	] Packet Footer

1388 1389

Figure 83 RGB565 Transmission with 16-bit BGR Words




Figure 84 RGB565 Transmission on CSI-2 Bus Bitwise Illustration

		16-bit						
FS		BGR	BGR	BGR	 BGR	BGR		1
		BGR	BGR	BGR	 BGR	BGR	1	
		BGR	BGR	BGR	 BGR	BGR	1	
	표	BGR	BGR	BGR	 BGR	BGR	1 ዜ	
	er,	BGR	BGR	BGR	 BGR	BGR		
	Header,				 		ooter	
					 		1 11	
	ķe	BGR	BGR	BGR	 BGR	BGR	Packer	
	Packer	BGR	BGR	BGR	 BGR	BGR	Pa	
		BGR	BGR	BGR	 BGR	BGR	1	
		BGR	BGR	BGR	 BGR	BGR	1	
		BGR	BGR	BGR	 BGR	BGR		FE

Figure 85 RGB565 Frame Format

1395

1396

1397

1398

1399

1391

1392

#### 11.3.4 RGB555

RGB555 data can be transmitted over a CSI-2 bus with some special arrangements. The RGB555 data should be made to look like RGB565 data. This can be accomplished by inserting padding bits to the LSBs of the green color component as illustrated in Figure 86.

Both the frame format and the package size constraints are the same as the RGB565 case.

Bit order in transmission follows the general CSI-2 rule, LSB first. In RGB555 case the length of one data word is 16-bits, not eight bits. The word wise flip is done for 16-bit BGR words i.e. instead of flipping each byte (8-bits), each two bytes (16-bits) are flipped. This is illustrated in Figure 86.




Figure 86 RGB555 Transmission on CSI-2 Bus Bitwise Illustration

14031404

Copyright © 2005-2013 MIPI Alliance, Inc. All rights reserved. MIPI Alliance Member Confidential.

#### 11.3.5 **RGB444**

1406 RGB444 data can be transmitted over a CSI-2 bus with some special arrangements. The RGB444 data 1407 should be made to look like RGB565 data. This can be accomplished by inserting padding bits to the LSBs 1408 of each color component as illustrated in Figure 87.

# Both the frame format and the package size constraints are the same as the RGB565 case.

1410 Bit order in transmission follows the general CSI-2 rule, LSB first. In RGB444 case the length of one data 1411 word is 16-bits, not eight bits. The word-wise flip is done for 16-bit BGR words i.e. instead of flipping each byte (8-bits), each two bytes (16-bits) are flipped. This is illustrated in Figure 87. 1412

> 12-bit RGB pixel padded to 16-bits B11B10 B5 B4 B15 B0 R1[3:0] 1 G1[3:0] 1 0 B1[3:0] 1 16-bit Data Transmitted LS Bit First B10 B11 B0 B4 B5 B15 B0 B1 B2 B3 G3 0 G0 G1 G2 1 R0 R1 R2 R3

1413 1414

1415

1416

1405

1409

Figure 87 RGB444 Transmission on CSI-2 Bus Bitwise Illustration

#### 11.4 **RAW Image Data**

Data

The RAW 6/7/8/10/12/14 modes are used for transmitting Raw image data from the image sensor.

1417 The intent is that Raw image data is unprocessed image data for example Raw Bayer data or 1418 complementary color data, but RAW image data is not limited to these data types.

1419 It is possible to transmit e.g. light shielded pixels in addition to effective pixels. This leads to a situation 1420 where the line length is longer than sum of effective pixels per line. The line length, if not specified

1421 otherwise, has to be a multiple of word (32 bits).

1422 Table 20 defines the data type codes for RAW data formats described in this section.

1424

1425

1426

1427

1429

1431

14331434

# **Table 20 RAW Image Data Types**

Data Type	Description
0x28	RAW6
0x29	RAW7
0x2A	RAW8
0x2B	RAW10
0x2C	RAW12
0x2D	RAW14
0x2E	Reserved
0x2F	Reserved

#### 11.4.1 RAW6


The 6-bit Raw data transmission is performed by transmitting the pixel data over CSI-2 bus. Each line is separated by line start / end synchronization codes. This sequence is illustrated in Figure 88 (VGA case). Table 21 specifies the packet size constraints for RAW6 packets. The length of each packet must be a

multiple of the values in the table.

**Table 21 RAW6 Packet Data Size Constraints** 

Pixels	Bytes	Bits
4	3	24

Each 6-bit pixel is sent LSB first. This is an exception to general CSI-2 rule byte wise LSB first.



1432 Figure 88 RAW6 Transmission





Figure 89 RAW6 Data Transmission on CSI-2 Bus Bitwise Illustration



6-bit Pixel Value

1435

1438

1439

1440 1441

1442

1444

1446 1447

1448

1436 Figure 90 RAW6 Frame Format


# 1437 **11.4.2 RAW7**

The 7-bit Raw data transmission is performed by transmitting the pixel data over CSI-2 bus. Each line is separated by line start / end synchronization codes. This sequence is illustrated in Figure 91 (VGA case). Table 22 specifies the packet size constraints for RAW7 packets. The length of each packet must be a multiple of the values in the table.


**Table 22 RAW7 Packet Data Size Constraints** 

Pixels	Bytes	Bits
8	7	56

Each 7-bit pixel is sent LSB first. This is an exception to general CSI-2 rule byte-wise LSB first.




1445 Figure 91 RAW7 Transmission



7-bit Pixel Values Transmitted LS Bit First

Figure 92 RAW7 Data Transmission on CSI-2 Bus Bitwise Illustration



7-bit Pixel Value

1450

1451

1452

1453

14541455

14581459

1460 1461 Figure 93 RAW7 Frame Format

## 11.4.3 RAW8

The 8-bit Raw data transmission is performed by transmitting the pixel data over a CSI-2 bus. Table 23 specifies the packet size constraints for RAW8 packets. The length of each packet must be a multiple of the values in the table.

**Table 23 RAW8 Packet Data Size Constraints** 

Pixels	Bytes	Bits
1	1	8

- 1456 This sequence is illustrated in Figure 94 (VGA case).
- Bit order in transmission follows the general CSI-2 rule, LSB first.





Figure 94 RAW8 Transmission



Byte Values Transmitted LS Bit First

Figure 95 RAW8 Data Transmission on CSI-2 Bus Bitwise Illustration

Version 1.1 18-Jul-2012

			_			_				_			
FS		P1	P2	P3	P4	P5	 P637	P638	P639	P640			
		P1	P2	P3	P4	P5	 P637	P638	P639	P640			
		P1	P2	P3	P4	P5	 P637	P638	P639	P640			
	РН	P1	P2	P3	P4	P5	 P637	P638	P639	P640	PF		
	er,	P1	P2	P3	P4	P5	 P637	P638	P639	P640	er,		
	Heade	P1	P2	P3	P4	P5	 P637	P638	P639	P640	ootei		
	_	P1	P2	P3	P4	P5	 P637	P638	P639	P640	Ļ.		
	ackei	P1	P2	P3	P4	P5	 P637	P638	P639	P640	Packer		
	Рас	P1	P2	P3	P4	P5	 P637	P638	P639	P640	Ра		
		P1	P2	P3	P4	P5	 P637	P638	P639	P640			
		P1	P2	P3	P4	P5	 P637	P638	P639	P640			
		P1	P2	P3	P4	P5	 P637	P638	P639	P640		FE	

14621463

1464

1465

1466

1467

1468

Figure 96 RAW8 Frame Format


#### 11.4.4 RAW10

The transmission of 10-bit Raw data is accomplished by packing the 10-bit pixel data to look like 8-bit data format. Table 24 specifies the packet size constraints for RAW10 packets. The length of each packet must be a multiple of the values in the table.

**Table 24 RAW10 Packet Data Size Constraints** 

Pixels	Bytes	Bits
4	5	40


- 1469 This sequence is illustrated in Figure 97 (VGA case).
- Bit order in transmission follows the general CSI-2 rule, LSB first.



1471 1472

1473

Figure 97 RAW10 Transmission



1474

14751476

Figure 98 RAW10 Data Transmission on CSI-2 Bus Bitwise Illustration

Version 1.1 18-Jul-2012

FS		P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs		1
		P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs		
		P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs		
	РН	P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs	PF	
	er,	P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs	er,	l
	Header,	P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs	ooter,	
		P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs	ļ.	
	Packer	P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs	acker	
	Рас	P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs	Ра	
		P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs		
		P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs		L
		P1	P2	P3	P4	LSBs	P5	 P637	P638	P639	P640	LSBs		F

1477

1479

1480

1481

1482

1483

1478

Figure 99 RAW10 Frame Format


## 11.4.5 RAW12

The transmission of 12-bit Raw data is also accomplished by packing the 12-bit pixel data to look like 8-bit data format. Table 25 specifies the packet size constraints for RAW12 packets. The length of each packet must be a multiple of the values in the table.

**Table 25 RAW12 Packet Data Size Constraints** 

Pixels	Bytes	Bits
2	3	24

- 1484 This sequence is illustrated in Figure 100 (VGA case).
- Bit order in transmission follows the general CSI-2 rule, LSB first.



14861487

Figure 100 RAW12 Transmission




Figure 101 RAW12 Transmission on CSI-2 Bus Bitwise Illustration

FS		P1	P2	LSBs	P3	P4	LSBs	 P638	LSBs	P639	P640	LSBs		1
		P1	P2	LSBs	P3	P4	LSBs	 P638	LSBs	P639	P640	LSBs		
		P1	P2	LSBs	P3	P4	LSBs	 P638	LSBs	P639	P640	LSBs		
	PH	P1	P2	LSBs	P3	P4	LSBs	 P638	LSBs	P639	P640	LSBs	ΡF	
	er,	P1	P2	LSBs	P3	P4	LSBs	 P638	LSBs	P639	P640	LSBs		
	Header	P1	P2	LSBs	P3	P4	LSBs	 P638	LSBs	P639	P640	LSBs	oote	
		P1	P2	LSBs	P3	P4	LSBs	 P638	LSBs	P639	P640	LSBs	ļ.	
	Packer	P1	P2	LSBs	P3	P4	LSBs	 P638	LSBs	P639	P640	LSBs	Packer	
	Рас	P1	P2	LSBs	P3	P4	LSBs	 P638	LSBs	P639	P640	LSBs	Pa	
		P1	P2	LSBs	P3	P4	LSBs	 P638	LSBs	P639	P640	LSBs		
		P1	P2	LSBs	P3	P4	LSBs	 P638	LSBs	P639	P640	LSBs		
		P1	P2	LSBs	P3	P4	LSBs	 P638	LSBs	P639	P640	LSBs		Г

1492

1493

1494

1495

1496

1498

1499

1500

Figure 102 RAW12 Frame Format

# 11.4.6 RAW14


The transmission of 14-bit Raw data is accomplished by packing the 14-bit pixel data in 8-bit slices. For every four pixels, seven bytes of data is generated. Table 26 specifies the packet size constraints for RAW14 packets. The length of each packet must be a multiple of the values in the table.

**Table 26 RAW14 Packet Data Size Constraints** 

Pixels	Bytes	Bits
4	7	56

The sequence is illustrated in Figure 103 (VGA case).

The LS bits for P1, P2, P3 and P4 are distributed in three bytes as shown in Figure 104. The same is true for the LS bits for P637, P638, P639 and P640. The bit order during transmission follows the general CSI-2 rule, i.e. LSB first.



 $\begin{array}{c} 1501 \\ 1502 \end{array}$ 

Figure 103 RAW14 Transmission





Figure 104 RAW14 Transmission on CSI-2 Bus Bitwise Illustration



15071508

1509

1510

1511


1512

Figure 105 RAW14 Frame Format

# 11.5 User Defined Data Formats

The User Defined Data Type values shall be used to transmit arbitrary data, such as JPEG and MPEG4 data, over the CSI-2 bus. Data shall be packed so that the data length is divisible by eight bits. If data padding is required, the padding shall be added before data is presented to the CSI-2 protocol interface.

1513 Bit order in transmission follows the general CSI-2 rule, LSB first.



1514 1515

Figure 106 User Defined 8-bit Data (128 Byte Packet)





Figure 107 User Defined 8-bit Data Transmission on CSI-2 Bus Bitwise Illustration

The packet data size in bits shall be divisible by eight, i.e. a whole number of bytes shall be transmitted.

#### 1520 For User Defined data:

- The frame is transmitted as a sequence of arbitrary sized packets.
- The packet size may vary from packet to packet.
  - The packet spacing may vary between packets.



1524 1525

1526

1527

1528

15171518

1519

1521

1522

1523

Figure 108 Transmission of User Defined 8-bit Data

Eight different User Defined data type codes are available as shown in Table 27.

**Table 27 User Defined 8-bit Data Types** 

Data Type	Description
0x30	User Defined 8-bit Data Type 1
0x31	User Defined 8-bit Data Type 2
0x32	User Defined 8-bit Data Type 3
0x33	User Defined 8-bit Data Type 4
0x34	User Defined 8-bit Data Type 5
0x35	User Defined 8-bit Data Type 6
0x36	User Defined 8-bit Data Type 7
0x37	User Defined 8-bit Data Type 8

1535


# 12 Recommended Memory Storage

- 1530 This section is informative.
- 1531 The CSI-2 data protocol requires certain behavior from the receiver connected to the CSI transmitter. The
- 1532 following sections describe how different data formats should be stored inside the receiver. While
- 1533 informative, this section is provided to ease application software development by suggesting a common
- data storage format among different receivers.

## 12.1 General/Arbitrary Data Reception

- 1536 In the generic case and for arbitrary data the first byte of payload data transmitted maps the LS byte of the
- 1537 32-bit memory word and the fourth byte of payload data transmitted maps to the MS byte of the 32-bit
- memory word.
- Figure 109 shows the generic CSI-2 byte to 32-bit memory word mapping rule.

#### Data on CSI-2 bus



Buffer	Data i	in recei	iver's	buffe	er																						
Addr	MSB	Byte4	[7:0]				Byte	3[7	:0]					Ву	/te2	2[7:	0]					Ву	rte1	[7:0	0]	L	.SB
00h	d7 d6	d5 d4	d3 d2	d1 d	0 <b>c7</b>	c6 c	5 C4	4 c3	c2	c1	c0	b7	b6	b5	b4	b3	b2	b1	b0	а7	a6	а5	a4	а3	a2	a1	a0
		Byte8	[7:0]				Byte	7[7	:0]					Ву	/te6	6[7:	0]					Ву	rte5	[7:0	0]		
01h	h7 h6	h5 h4	h3 h2	h1 h	0 <b>g7</b>	g6 g	15 g	4 g3	g2	g1	g0	f7	f6	f5	f4	f3	f2	f1	f0	е7	е6	е5	e4	е3	e2	e1	e0
		Byte12	2[7:0]			E	Byte	11[7	7:0]					Ву	te1	0[7	:0]					Ву	rte9	[7:0	0]		
02h	17 16	l5 l4	l3 l2	I1 IC	) <b>k</b> 7	k6 l	5 k	4 k3	k2	k1	k0	j7	j6	j5	j4	j3	j2	j1	j0	i7	i6	i5	i4	i3	i2	i1	i0
																											=

32-bit standard memory width

1540 1541

1542 Figure 109 General/Arbitrary Data Reception

15451546

15481549

#### 12.2 RGB888 Data Reception

The RGB888 data format byte to 32-bit memory word mapping follows the generic CSI-2 rule.




Figure 110 RGB888 Data Format Reception

# 1547 12.3 RGB666 Data Reception

#### Data on CSI-2 bus B1[5:0] G1[5:0] R1[5:0] B2[5:0] G2[5:0] R2 Data a0 a1 a2 a3 a4 a5 b0 b1 b2 b3 b4 b5 c0 c1 c2 c3 c4 c5 d0 d1 d2 d3 d4 d5 e0 e1 e2 e3 e4 e5 f0 f1 G3[5:0] B3[5:0] R3[5:0] B4[5:0] G4 f2 f3 f4 f5 g0 g1 g2 g3 g4 g5 h0 h1 h2 h3 h4 h5 i0 i1 i2 i3 i4 i5 j0 j1 j2 j3 j4 j5 k0 k1 k2 k3 R4[5:0] B5[5:0] G5[5:0] R5[5:0] B6[5:0] k4 k5 10 11 12 13 14 15 m0 m1 m2 m3 m4 m5 n0 n1 n2 n3 n4 n5 00 01 02 03 04 05 p0 p1 p2 p3 p4 p5




Figure 111 RGB666 Data Format Reception


1553

1554

1555

# **1550 12.4 RGB565 Data Reception**

Data on CSI-2 bus




32-bit standard memory width

Figure 112 RGB565 Data Format Reception

# 12.5 RGB555 Data Reception

Data on CSI-2 bus



Addr G2[4:0] MSB R2[4:0] B2[4:0] R1[4:0] B1[4:0] LSB G1[4:0] 00h f4 f3 f2 f1 f0 e4 e3 e2 e1 e0 0 d4 d3 d2 d1 d0 c4 c3 c2 c1 c0 b4 b3 b2 b1 b0 0 a4 a3 a2 a1 a0 R4[4:0] G4[4:0] B4[4:0] R3[4:0] G3[4:0] B3[4:0] 14 | 13 | 12 | 11 | 10 | k4 | k3 | k2 | k1 | k0 | 0 | j4 | j3 | j2 | j1 | j0 | i4 | i3 | i2 | i1 | i0 | h4 | h3 | h2 | h1 | h0 | 0 | g4 | g3 | g2 | g1 | g0 01h

32-bit standard memory width

Figure 113 RGB555 Data Format Reception

15591560

1561

1564 1565

1566

1567

1568

# 12.6 RGB444 Data Reception

The RGB444 data format byte to 32-bit memory word mapping has a special transform as shown in Figure 1558 114.





Figure 114 RGB444 Data Format Reception

# 12.7 YUV422 8-bit Data Reception

The YUV422 8-bit data format the byte to 32-bit memory word mapping does not follow the generic CSI-2 rule.

For YUV422 8-bit data format the first byte of payload data transmitted maps the MS byte of the 32-bit memory word and the fourth byte of payload data transmitted maps to the LS byte of the 32-bit memory word.

# Data on CSI-2 bus U1 Y1



V1

Y2

32-bit standard memory width

Figure 115 YUV422 8-bit Data Format Reception

15711572

1573

1576

1577 1578

# 12.8 YUV422 10-bit Data Reception

1570 The YUV422 10-bit data format the byte to 32-bit memory word mapping follows the generic CSI-2 rule.

#### Data on CSI-2 bus U1[9:2] Y1[9:2] V1[9:2] Y2[9:2] a2 a3 a4 a5 a6 a7 a8 a9 b2 b3 b4 b5 b6 b7 b8 b9 c2 c3 c4 c5 c6 c7 c8 c9 d2 d3 d4 d5 d6 d7 d8 d9 **U1[1:0]** Y1[1:0] **V1[1:0]** Y2[1:0] U3[9:2] Y3[9:2] V3[9:2] a0 a1 b0 b1 c0 c1 d0 d1 e2 e3 e4 e5 e6 e7 e8 e9 f2 f3 f4 f5 f6 f7 f8 f9 g2 g3 g4 g5 g6 g7 g8 g9 **U3[1:0]** Y3[1:0] **V3[1:0]** Y4[1:0] U5[9:2] Y4[9:2] Y5[9:2] h2 h3 h4 h5 h6 h7 h8 h9 e0 e1 f0 f1 g0 g1 h0 h1 i2 i3 i4 i5 i6 i7 i8 i9 j2 j3 j4 j5 j6 j7 j8 j9 Buffer Data in receiver's buffer В

Addr	MSB	3	Y2	[9:2	]					,	V1[9:2]					Y1[9:2]							U1[9:2] L						LSB		
00h	d9	d8 c	17 d6	d5	d4	d3	d2	c9	c8	с7	c6	c5	c4	с3	c2	b9	b8	b7	b6	b5	b4	b3	b2	а9	a8	а7	a6	а5	a4	а3	a2
				[9:2								9:2								9:2									1:0]		
01h	<b>g9</b>	g8 g	g7 g6	g5	g4	g3	g2	f9	f8	f7	f6	f5	f4	f3	f2	е9	e8	е7	е6	е5	e4	е3	<b>e2</b>	d1	d0	с1	c0	b1	b0	a1	a0
			U5[9:2]						Y4[	1:0]	V3[	1:0]	Y3[	1:0]	U3[	1:0]			,	Y4[	9:2										
02h	ј9	j8 j	7 j6	j5	j4	j3	j2	i9	i8	i7	i6	i5	i4	i3	i2	h1	h0	g1	g0	f1	f0	e1	е0	h9	h8	h7	h6	h5	h4	h3	h2
		32-bit standa													ard	ĺm	emo	ory	wic	lth											

Figure 116 YUV422 10-bit Data Format Reception

# 12.9 YUV420 8-bit (Legacy) Data Reception

The YUV420 8-bit (legacy) data format the byte to 32-bit memory word mapping does not follow the generic CSI-2 rule.

For YUV422 8-bit (legacy) data format the first byte of payload data transmitted maps the MS byte of the 32-bit memory word and the fourth byte of payload data transmitted maps to the LS byte of the 32-bit memory word.




Figure 117 YUV420 8-bit Legacy Data Format Reception

1583 1584

# 12.10 YUV420 8-bit Data Reception

The YUV420 8-bit data format the byte to 32-bit memory word mapping follows the generic CSI-2 rule.




Figure 118 YUV420 8-bit Data Format Reception

15871588

#### 12.11 YUV420 10-bit Data Reception

The YUV420 10-bit data format the byte to 32-bit memory word mapping follows the generic CSI-2 rule.





Figure 119 YUV420 10-bit Data Format Reception

# 12.12 RAW6 Data Reception



1590

1592

1589

1591 Figure 120 RAW6 Data Format Reception

# 12.13 RAW7 Data Reception




Figure 121 RAW7 Data Format Reception

1597 1598

1599

1601 1602

# 12.14 RAW8 Data Reception

The RAW8 data format the byte to 32-bit memory word mapping follows the generic CSI-2 rule.




Figure 122 RAW8 Data Format Reception

# 12.15 RAW10 Data Reception

The RAW10 data format the byte to 32-bit memory word mapping follows the generic CSI-2 rule.




Figure 123 RAW10 Data Format Reception

16051606

1607

1608 1609

## 12.16 RAW12 Data Reception

The RAW12 data format the byte to 32-bit memory word mapping follows the generic CSI-2 rule.




Figure 124 RAW12 Data Format Reception

# 12.17 RAW14 Data Reception





Figure 125 RAW 14 Data Format Reception

# 1610 Annex A JPEG8 Data Format (informative)

## A.1 Introduction

- This Annex contains an informative example of the transmission of compressed image data format using the arbitrary Data Type values.
- 1614 JPEG8 has two non-standard extensions:
- Status information (mandatory)
- Embedded Image information e.g. a thumbnail image (optional)
- Any non-standard or additional data inside the baseline JPEG data structure has to be removed from JPEG8 data before it is compliant with e.g. standard JPEG image viewers in e.g. a personal computer.
- The JPEG8 data flow is illustrated in the Figure 126 and Figure 127.



1621 Figure 126 JPEG8 Data Flow in the Encoder




Figure 127 JPEG8 Data Flow in the Decoder

16221623

1629


16301631

1634

1635

## A.2 JPEG Data Definition

- The JPEG data generated in camera module is baseline JPEG DCT format defined in ISO/IEC 10918-1, with following additional definitions or modifications:
- sRGB color space shall be used. The JPEG is generated from YCbCr format after sRGB to YCbCr conversion.
  - The JPEG metadata has to be EXIF compatible, i.e. metadata within application segments has to be placed in beginning of file, in the order illustrated in Figure 128.
    - A status line is added in the end of JPEG data as defined in Section A.3.
- If needed, an embedded image is interlaced in order which is free of choice as defined in Section A.4.
  - Prior to storing into a file, the CSI-2 JPEG data is processed by the data separation process described in Section A.1.



1636

1637

1638

Figure 128 EXIF Compatible Baseline JPEG DCT Format

## A.3 Image Status Information

- Information of at least the following items has to be stored in the end of the JPEG sequence as illustrated in Figure 129:
- Image exposure time
- Analog & digital gains used
- White balancing gains for each color component
- Camera version number
- Camera register settings
- Image resolution and possible thumbnail resolution

Version 1.1 18-Jul-2012

The camera register settings may include a subset of camera's registers. The essential information needed for JPEG8 image is the information needed for converting the image back to linear space. This is necessary e.g. for printing service. An example of register settings is following:

- Sample frequency
- **1651 ●** Exposure
- Analog and digital gain
- 1653 Gamma
- Color gamut conversion matrix
- 1655 Contrast
- 1656 Brightness
- Pre-gain
- The status information content has to be defined in the product specification of each camera module containing the JPEG8 feature. The format and content is manufacturer specific.
- The image status data should be arranged so that each byte is split into two 4-bit nibbles and "1010" padding sequence is added to MSB, as presented in the Table 28. This ensures that no JPEG escape
- sequences (0xFF 0x00) are present in the status data.
- The SOSI and EOSI markers are defined in Section A.5.

# **Table 28 Status Data Padding**

Data Word	After Padding
D7D6D5D4 D3D2D1D0	1010D7D6D5D4 1010D3D2D1D0




Figure 129 Status Information Field in the End of Baseline JPEG Frame

16651666

1684

1685

1691 1692

## A.4 Embedded Images

- An image may be embedded inside the JPEG data, if needed. The embedded image feature is not
- 1669 compulsory for each camera module containing the JPEG8 feature. An example of embedded data is a 24-
- bit RGB thumbnail image.
- The philosophy of embedded / interleaved thumbnail additions is to minimize the needed frame memory.
- 1672 The EI (Embedded Image) data can be included in any part of the compressed image data segment and in as
- many pieces as needed. See Figure 130.
- 1674 Embedded Image data is separated from compressed data by SOEI (Start Of Embedded Image) and EOEI
- 1675 (End Of Embedded Image) non-standard markers, which are defined in Section A.5. The amount of fields
- separated by SOEI and EOEI is not limited.
- 1677 The pixel to byte packing for image data within an EI data field should be as specified for the equivalent
- 1678 CSI-2 data format. However there is an additional restriction; the embedded image data must not generate
- any false JPEG marker sequences (0xFFXX).
- The suggested method of preventing false JPEG marker codes from occurring within the embedded image data it to limit the data range for the pixel values. For example
- For RGB888 data the suggested way to solve the false synchronization code issue is to constrain the numerical range of R, G and B values from 1 to 254.
  - For RGB565 data the suggested way to solve the false synchronization code issue is to constrain the numerical range of G component from 1-62 and R component from 1-30.
- Each EI data field is separated by the SOEI / EOEI markers, has to contain an equal amount bytes and a complete number of pixels. An EI data field may contain multiple lines or a full frame of image data.
- The embedded image data is decoded and removed apart from the JPEG compressed data prior to writing the JPEG into a file. In the process, EI data fields are appended one after each other, in order of occurrence in the received JPEG data.




Figure 130 Example of TN Image Embedding Inside the Compressed JPEG Data Block

1699

1700

17021703

#### A.5 JPEG8 Non-standard Markers

JPEG8 uses the reserved JPEG data markers for special purposes, marking the additional segments inside the data file. These segments are not part of the JPEG, JFIF [0], EXIF [0] or any other specifications; instead their use is specified in this document in Section A.3 and Section A.4.

The use of the non-standard markers is always internal to a product containing the JPEG8 camera module, and these markers are always removed from the JPEG data before storing it into a file.

**Table 29 JPEG8 Additional Marker Codes Listing** 

Non-standard Marker Symbol	Marker Data Code
SOSI	0xFF 0xBC
EOSI	0xFF 0xBD
SOEI	0xFF 0xBE
EOEI	0xFF 0xBF

## A.6 JPEG8 Data Reception

1701 The compressed data format the byte to 32-bit memory word mapping follows the generic CSI-2 rule.





Figure 131 JPEG8 Data Format Reception

## 1704 Annex B CSI-2 Implementation Example (informative)

#### B.1 Overview

The CSI-2 implementation example assumes that the interface comprises of D-PHY unidirectional Clock and Data, with forward escape mode functionality. The scope in this implementation example refers only to the unidirectional data link without any references to the CCI interface, as it can be seen in Figure 132. This implementation example varies from the informative PPI example in [MIPI01].



1710 1711 1712

1721

1705

1706

1707

1708

1709


Figure 132 Implementation Example Block Diagram and Coverage

- 1713 For this implementation example a layered structure is described with the following parts:
- D-PHY implementation details
- Multi lane merger details
- Protocol layer details
- This implementation example refers to a RAW8 data type only; hence no packing/unpacking or byte clock/pixel clock timing will be referenced as for this type of implementation they are not needed.
- No error recovery mechanism or error processing details will be presented, as the intent of the document is to present an implementation from the data flow perspective.

#### B.2 CSI-2 Transmitter Detailed Block Diagram

Using the layered structure described in the overview the CSI-2 transmitter could have the block diagram in Figure 133.

Version 1.1 18-Jul-2012



17241725

1726


1727 1728

Figure 133 CSI-2 Transmitter Block Diagram

## **B.3** CSI-2 Receiver Detailed Block Diagram

Using the layered structure described in the overview, the CSI-2 receiver could have the block diagram in Figure 134.





1731

1732

Figure 134 CSI-2 Receiver Block Diagram

## B.4 Details on the D-PHY implementation

1733 The PHY level of implementation has the top level structure as seen in Figure 135.





Figure 135 D-PHY Level Block Diagram

- 1737 The components can be categorized as:
- CSI-2 Transmitter side:
- Clock lane (Transmitter)
- Data1 lane (Transmitter)
- Data2 lane (Transmitter)
- CSI-2 Receiver side:
- Clock lane (Receiver)
- Data1 lane (Receiver)
- Data2 lane (Receiver)

#### B.4.1 CSI-2 Clock Lane Transmitter

1747 The suggested implementation can be seen in Figure 136.



17481749

1752

1755

1756

1757

1758 1759

1760

1761

1762

1763 1764

1765

1766


1767

Figure 136 CSI-2 Clock Lane Transmitter

- 1750 The modular D-PHY components used to build a CSI-2 clock lane transmitter are:
- **LP-TX** for the Low-power function
  - **HS-TX** for the High-speed function
- **CIL-MCNN** for the Lane control and interface logic
- 1754 The PPI interface signals to the CSI-2 clock lane transmitter are:
  - TxDDRClkHS-Q (Input): High-Speed Transmit DDR Clock (Quadrature).
  - **TxRequestHS** (Input): High-Speed Transmit Request. This active high signal causes the lane module to begin transmitting a high-speed clock.
    - TxReadyHS (Output): High-Speed Transmit Ready. This active high signal indicates that the clock lane is transmitting HS clock.
    - Shutdown (Input): Shutdown Lane Module. This active high signal forces the lane module into "shutdown", disabling all activity. All line drivers, including terminators, are turned off when Shutdown is asserted. When Shutdown is high, all other PPI inputs are ignored and all PPI outputs are driven to the default inactive state. Shutdown is a level sensitive signal and does not depend on any clock.
    - TxUlpmClk (Input): Transmit Ultra Low-Power mode on Clock Lane This active high signal is asserted to cause a Clock Lane module to enter the Ultra Low-Power mode. The lane module remains in this mode until TxUlpmClk is de-asserted.

#### B.4.2 CSI-2 Clock Lane Receiver

1769 The suggested implementation can be seen in Figure 137.



17701771

1775

1777

1778

1779

1780

1781 1782

1783

1784

1785

1786

1787 1788

1789


1790

Figure 137 CSI-2 Clock Lane Receiver

- 1772 The modular D-PHY components used to build a CSI-2 clock lane receiver are:
- **LP-RX** for the Low-power function
- **HS-RX** for the High-speed function
  - **CIL-SCNN** for the Lane control and interface logic
- 1776 The PPI interface signals to the CSI-2 clock lane receiver are:
  - **RxDDRClkHS** (Output): High-Speed Receive DDR Clock used to sample the data in all data lanes.
  - **RxClkActiveHS** (Output): High-Speed Reception Active. This active high signal indicates that the clock lane is receiving valid clock. This signal is asynchronous.
  - **Stopstate** (Output): Lane is in Stop state. This active high signal indicates that the lane module is currently in Stop state. This signal is asynchronous.
  - **Shutdown** (Input): Shutdown Lane Module. This active high signal forces the lane module into "shutdown", disabling all activity. All line drivers, including terminators, are turned off when Shutdown is asserted. When Shutdown is high, all PPI outputs are driven to the default inactive state. Shutdown is a level sensitive signal and does not depend on any clock.
  - **RxUlpmEsc** (Output): Escape Ultra Low Power (Receive) mode. This active high signal is asserted to indicate that the lane module has entered the ultra low power mode. The lane module remains in this mode with RxUlpmEsc asserted until a Stop state is detected on the lane interconnect.

#### 1791 B.4.3 CSI-2 Data Lane Transmitter

The suggested implementation can be seen in Figure 138.



1793 1794

1797

1800

1801

1802

1803

1804

1805

1806 1807

1808

1809

1810

1811

1812

1813 1814

Figure 138 CSI-2 Data Lane Transmitter

- The modular D-PHY components used to build a CSI-2 data lane transmitter are:
- **LP-TX** for the Low-power function
  - **HS-TX** for the High-speed function
- **CIL-MFEN** for the Lane control and interface logic
- 1799 The PPI interface signals to the CSI-2 data lane transmitter are:
  - TxDDRClkHS-I (Input): High-Speed Transmit DDR Clock (in-phase).
    - TxByteClkHS (Input): High-Speed Transmit Byte Clock. This is used to synchronize PPI signals in the high-speed transmit clock domain. It is recommended that both transmitting data lane modules share one TxByteClkHS signal. The frequency of TxByteClkHS must be exactly 1/8 the high-speed bit rate.
    - TxDataHS[7:0] (Input): High-Speed Transmit Data. Eight bit high-speed data to be transmitted. The signal connected to TxDataHS[0] is transmitted first. Data is registered on rising edges of TxByteClkHS.
  - TxRequestHS (Input): High-Speed Transmit Request. A low-to-high transition on TxRequestHS causes the lane module to initiate a Start-of-Transmission sequence. A high-to-low transition on TxRequest causes the lane module to initiate an End-of-Transmission sequence. This active high signal also indicates that the protocol is driving valid data on TxByteDataHS to be transmitted. The lane module accepts the data when both TxRequestHS and TxReadyHS are active on the same rising TxByteClkHS clock edge. The protocol always provides valid transmit data when TxRequestHS is active. Once asserted, TxRequestHS should remain high until the all the data has been accepted.

Version 1.1 18-Jul-2012

- TxReadyHS (Output): High-Speed Transmit Ready. This active high signal indicates that TxDataHS is accepted by the lane module to be serially transmitted. TxReadyHS is valid on rising edges of TxByteClkHS. Valid data has to be provided for the whole duration of active TxReadyHS.
  - Shutdown (Input): Shutdown Lane Module. This active high signal forces the lane module into "shutdown", disabling all activity. All line drivers, including terminators, are turned off when Shutdown is asserted. When Shutdown is high, all other PPI inputs are ignored and all PPI outputs are driven to the default inactive state. Shutdown is a level sensitive signal and does not depend on any clock.
  - TxUlpmEsc (Input): Escape mode Transmit Ultra Low Power. This active high signal is asserted with TxRequestEsc to cause the lane module to enter the ultra low power mode. The lane module remains in this mode until TxRequestEsc is de-asserted.
  - TxRequestEsc (Input): This active high signal, asserted together with TxUlpmEsc is used to request entry into escape mode. Once in escape mode, the lane stays in escape mode until TxRequestEsc is de-asserted. TxRequestEsc is only asserted by the protocol while TxRequestHS is low.
  - **TxClkEsc** (Input): Escape mode Transmit Clock. This clock is directly used to generate escape sequences. The period of this clock determines the symbol time for low power signals. It is therefore constrained by the normative part of the [MIPI01].

#### B.4.4 CSI-2 Data Lane Receiver

1836 The suggested implementation can be seen in Figure 139.




Figure 139 CSI-2 Data Lane Receiver

The modular D-PHY components used to build a CSI-2 data lane receiver are:

- **LP-RX** for the Low-power function
- **HS-RX** for the High-speed function
- **CIL-SFEN** for the Lane control and interface logic
- The PPI interface signals to the CSI-2 data lane receiver are:
  - **RxDDRClkHS** (Input): High-Speed Receive DDR Clock used to sample the date in all data lanes. This signal is supplied by the CSI-2 clock lane receiver.
    - RxByteClkHS (Output): High-Speed Receive Byte Clock. This signal is used to synchronize signals in the high-speed receive clock domain. The RxByteClkHS is generated by dividing the received RxDDRClkHS.
    - RXDataHS[7:0] (Output): High-Speed Receive Data. Eight bit high-speed data received by the lane module. The signal connected to RxDataHS[0] was received first. Data is transferred on rising edges of RxByteClkHS.
    - RxValidHS (Output): High-Speed Receive Data Valid. This active high signal indicates that the lane module is driving valid data to the protocol on the RxDataHS output. There is no "RxReadyHS" signal, and the protocol is expected to capture RxDataHS on every rising edge of RxByteClkHS where RxValidHS is asserted. There is no provision for the protocol to slow down ("throttle") the receive data.
    - **RxActiveHS** (Output): High-Speed Reception Active. This active high signal indicates that the lane module is actively receiving a high-speed transmission from the lane interconnect.
    - RxSyncHS (Output): Receiver Synchronization Observed. This active high signal indicates that the lane module has seen an appropriate synchronization event. In a typical high-speed transmission, RxSyncHS is high for one cycle of RxByteClkHS at the beginning of a high-speed transmission when RxActiveHS is first asserted. This signal missing is signaled using ErrSotSyncHS.
    - **RxUlpmEsc** (Output): Escape Ultra Low Power (Receive) mode. This active high signal is asserted to indicate that the lane module has entered the ultra low power mode. The lane module remains in this mode with RxUlpmEsc asserted until a Stop state is detected on the lane interconnect.
    - **Stopstate** (Output): Lane is in Stop state. This active high signal indicates that the lane module is currently in Stop state. This signal is asynchronous.
    - Shutdown (Input): Shutdown Lane Module. This active high signal forces the lane module into "shutdown", disabling all activity. All line drivers including terminators, are turned off when Shutdown is asserted. When Shutdown is high, all PPI outputs are driven to the default inactive state. Shutdown is a level sensitive signal and does not depend on any clock.
    - ErrSotHS (Output): Start-of-Transmission (SoT) Error. If the high-speed SoT leader sequence is corrupted, but in such a way that proper synchronization can still be achieved, this error signal is asserted for one cycle of RxByteClkHS. This is considered to be a "soft error" in the leader sequence and confidence in the payload data is reduced.
    - **ErrSotSyncHS** (Output): Start-of-Transmission Synchronization Error. If the high-speed SoT leader sequence is corrupted in a way that proper synchronization cannot be expected, this error is asserted for one cycle of RxByteClkHS.
- **ErrControl** (Output): Control Error. This signal is asserted when an incorrect line state sequence is detected.
  - **ErrEsc** (Output): Escape Entry Error. If an unrecognized escape entry command is received, this signal is asserted and remains high until the next change in line state. The only escape entry command supported by the receiver is the ULPS.

## 1886 Annex C CSI-2 Recommended Receiver Error Behavior (informative)

1887	<b>C.1</b>	Overview	
1888 1889 1890 1891 1892 1893 1894	This section proposes one approach to handling error conditions at the receiving side of a CSI-2 Link. Although the section is informative and therefore does not affect compliance for CSI-2, the approach is offered by the MIPI Camera Working Group as a recommended approach. The CSI-2 receiver assumes the case of a CSI-2 Link comprised of unidirectional Lanes for D-PHY Clock and Data Lanes with Escape Mode functionality on the Data Lanes and a continuously running clock. This Annex does not discuss other cases, including those that differ widely in implementation, where the implementer should consider other potential error situations.		
1895 1896 1897	Because of the layered structure of a compliant CSI-2 receiver implementation, the error behavior is described in a similar way with several "levels" where errors could occur, each requiring some implementation at the appropriate functional layer of the design:		
1898 1899	•	D-PHY Level errors Refers to any PHY related transmission error and is unrelated to the transmission's contents:	
1900		• Start of Transmission (SoT) errors, which can be:	
1901		• Recoverable, if the PHY successfully identifies the Sync code but an error was detected.	
1902 1903		• Unrecoverable, if the PHY does not successfully identify the sync code but does detect a HS transmission.	
1904 1905		• <i>Control Error</i> , which signals that the PHY has detected a control sequence that should not be present in this implementation of the Link.	
1906 1907	•	Packet Level errors This type of error refers strictly to data integrity of the received Packet Header and payload data:	
1908		• Packet Header errors, signaled through the ECC code, that result in:	
1909		A single bit-error, which can be detected and corrected by the ECC code	
1910 1911		<ul> <li>Two bit-errors in the header, which can be detected but not corrected by the ECC code, resulting in a corrupt header</li> </ul>	
1912		Packet payload errors, signaled through the CRC code	
1913 1914 1915	•	Protocol Decoding Level errors This type of error refers to errors present in the decoded Packet Header or errors resulting from an incomplete sequence of events:	
1916 1917		• Frame Sync Error, caused when a FS could not be successfully paired with a FE on a given virtual channel	
1918 1919		• <i>Unrecognized ID</i> , caused by the presence of an unimplemented or unrecognized ID in the header	

- The proposed methodology for handling errors is signal based, since it offers an easy path to a viable CSI-2
- implementation that handles all three error levels. Even so, error handling at the Protocol Decoding Level
- should implement sequential behavior using a state machine for proper operation.

## C.2 D-PHY Level Error

- 1924 The recommended behavior for handling this error level covers only those errors generated by the Data
- Lane(s), since an implementation can assume that the Clock Lane is running reliably as provided by the
- expected BER of the Link, as discussed in [MIPI01]. Note that this error handling behavior assumes

Version 1.1 18-Jul-2012

1930

1931

1932 1933

1934

1935

19361937

1938

1939

1940

1942

1943

1944

1945

1946

1947 1948

1949

1950

1951

1954

1958

1959

- unidirectional Data Lanes without escape mode functionality. Considering this, and using the signal names and descriptions from the [MIPI01], PPI Annex, signal errors at the PHY-Protocol Interface (PPI) level consist of the following:
  - ErrSotHS: Start-of-Transmission (SoT) Error. If the high-speed SoT leader sequence is corrupted, but in such a way that proper synchronization can still be achieved, this error signal is asserted for one cycle of RxByteClkHS. This is considered to be a "soft error" in the leader sequence and confidence in the payload data is reduced.
  - **ErrSotSyncHS:** Start-of-Transmission Synchronization Error. If the high-speed SoT leader sequence is corrupted in a way that proper synchronization cannot be expected, this error signal is asserted for one cycle of RxByteClkHS.
  - ErrControl: Control Error. This signal is asserted when an incorrect line state sequence is detected. For example, if a Turn-around request or Escape Mode request is immediately followed by a Stop state instead of the required Bridge state, this signal is asserted and remains high until the next change in line state.
- 1941 The recommended receiver error behavior for this level is:
  - **ErrSotHS** should be passed to the Application Layer. Even though the error was detected and corrected and the Sync mechanism was unaffected, confidence in the data integrity is reduced and the application should be informed. This signal should be referenced to the corresponding data packet.
  - **ErrSotSyncHS** should be passed to the Protocol Decoding Level, since this is an unrecoverable error. An unrecoverable type of error should also be signaled to the Application Layer, since the whole transmission until the first D-PHY Stop state should be ignored if this type of error occurs.
  - **ErrControl** should be passed to the Application Layer, since this type of error doesn't normally occur if the interface is configured to be unidirectional. Even so, the application needs to be aware of the error and configure the interface accordingly through other, implementation specific means.
- Also, it is recommended that the PPI StopState signal for each implemented Lane should be propagated to the Application Layer during configuration or initialization to indicate the Lane is ready.

#### C.3 Packet Level Error

- The recommended behavior for this error level covers only errors recognized by decoding the Packet Header's ECC byte and computing the CRC of the data payload.
- 1957 Decoding and applying the ECC byte of the Packet Header should signal the following errors:
  - ErrEccDouble: Asserted when an ECC syndrome was computed and two bit-errors are detected in the received Packet Header.
- **ErrEccCorrected:** Asserted when an ECC syndrome was computed and a single bit-error in the Packet Header was detected and corrected.
- **ErrEccNoError:** Asserted when an ECC syndrome was computed and the result is zero indicating a Packet Header that is considered to be without errors or has more than two bit-errors. CSI-2's ECC mechanism cannot detect this type of error.
- Also, computing the CRC code over the whole payload of the received packet could generate the following errors:
- ErrCrc: Asserted when the computed CRC code is different than the received CRC code.
- ErrID: Asserted when a Packet Header is decoded with an unrecognized or unimplemented data ID.

1972

1973

1974 1975

1976

1977

1978

1979

1980

1981

1982

1983

1984

1985

1986

1992

1993

1997

1998

1999

2000

2001

2002

2003

20042005

20062007

2008 2009

2010

2011

- 1970 The recommended receiver error behavior for this level is:
  - ErrEccDouble should be passed to the Application Layer since assertion of this signal proves that the Packet Header information is corrupt, and therefore the WC is not usable, and thus the packet end cannot be estimated. Commonly, this type of error will be accompanied with an ErrCrc. This type of error should also be passed to the Protocol Decoding Level, since the whole transmission until D-PHY Stop state should be ignored.
    - **ErrEccCorrected** should be passed to the Application Layer since the application should be informed that an error had occurred but was corrected, so the received Packet Header was unaffected, although the confidence in the data integrity is reduced.
  - **ErrEccNoError** can be passed to the Protocol Decoding Level to signal the validity of the current Packet Header.
    - **ErrCrc** should be passed to the Protocol Decoding Level to indicate that the packet's payload data might be corrupt.
      - **ErrID** should be passed to the Application Layer to indicate that the data packet is unidentified and cannot be unpacked by the receiver. This signal should be asserted after the ID has been identified and de-asserted on the first Frame End (FE) on same virtual channel.

## C.4 Protocol Decoding Level Error

- The recommended behavior for this error level covers errors caused by decoding the Packet Header information and detecting a sequence that is not allowed by the CSI-2 protocol or a sequence of detected errors by the previous layers. CSI-2 implementers will commonly choose to implement this level of error handling using a state machine that should be paired with the corresponding virtual channel. The state machine should generate at least the following error signals:
  - **ErrFrameSync:** Asserted when a Frame End (FE) is not paired with a Frame Start (FS) on the same virtual channel. A ErrSotSyncHS should also generate this error signal.
- **ErrFrameData:** Asserted after a FE when the data payload received between FS and FE contains errors.
- 1996 The recommended receiver error behavior for this level is:
  - **ErrFrameSync** should be passed to the Application Layer with the corresponding virtual channel, since the frame could not be successfully identified. Several error cases on the same virtual channel can be identified for this type of error.
    - If a FS is followed by a second FS on the same virtual channel, the frame corresponding to the first FS is considered in error.
    - If a Packet Level ErrEccDouble was signaled from the Protocol Layer, the whole transmission until the first D-PHY Stop-state should be ignored since it contains no information that can be safely decoded and cannot be qualified with a data valid signal.
    - If a FE is followed by a second FE on the same virtual channel, the frame corresponding to the second FE is considered in error.
    - If an ErrSotSyncHS was signaled from the PHY Layer, the whole transmission until the first D-PHY Stop state should be ignored since it contains no information that can be safely decoded and cannot be qualified with a data valid signal.
  - **ErrFrameData**: should be passed to the Application Layer to indicate that the frame contains data errors. This signal should be asserted on any ErrCrc and de-asserted on the first FE.

## 2012 Annex D CSI-2 Sleep Mode (informative)

#### 2013 **D.1 Overview**


- 2014 Since a camera in a mobile terminal spends most of its time in an inactive state, implementers need a way
- 2015 to put the CSI-2 Link into a low power mode that approaches, or may be as low as, the leakage level. This
- section proposes one approach for putting a CSI-2 Link in a "Sleep Mode" (SLM). Although the section is
- 2017 informative and therefore does not affect compliance for CSI-2, the approach is offered by the MIPI
- 2018 Camera Working Group as a recommended approach.
- 2019 This approach relies on an aspect of a D-PHY transmitter's behavior that permits regulators to be disabled
- 2020 safely when LP-00 (Space state) is on the Link. Accordingly, this will be the output state for a CSI-2
- 2021 camera transmitter in SLM.
- 2022 SLM can be thought of as a three-phase process:
- 2023 1. SLM Command Phase. The 'ENTER SLM' command is issued to the TX side only, or to both sides of the Link.
- 2025 2. SLM Entry Phase. The CSI-2 Link has entered, or is entering, the SLM in a controlled or synchronized manner. This phase is also part of the power-down process.
- 3. SLM Exit Phase. The CSI-2 Link has exited the SLM and the interface/device is operational. This phase is also part of the power-up process.
- 2029 In general, when in SLM, both sides of the interface will be in ULPS, as defined in [MIPI01].

#### 2030 D.2 SLM Command Phase

- For the first phase, initiation of SLM occurs by a mechanism outside the scope of CSI-2. Of the many
- 2032 mechanisms available, two examples would be:
- 2033 1. An External SLEEP signal input to the CSI-2 transmitter and optionally also to the CSI-2
- 2034 Receiver. When at logic 0, the CSI-2 Transmitter and, if connected, the CSI Receiver, will enter
- 2035 Sleep mode. When at logic 1, normal operation will take place.
- 2036 2. A CCI control command, provided on the I2C control Link, is used to trigger ULPS.

## 2037 **D.3 SLM Entry Phase**

- 2038 For the second phase, consider one option:
- 2039 Only the TX side enters SLM and propagates the ULPS to the RX side by sending a D-PHY 'ULPS'
- 2040 command on Clock Lane and on Data Lane(s). In the following picture only Data Lane 'ULPS' command
- is used as an example.



2044

2045

2046

2047

2048

2049

2050

2051 2052

2053

2054

2055

Figure 140 SLM Synchronization

#### D.4 SLM Exit Phase


For the third phase, three options are presented and assume the camera peripheral is in ULPS or Sleep mode at power-up:

- 1. Use a SLEEP signal to power-up both sides of the interface.
- 2. Detect any CCI activity on the I2C control Link, which have been in 00 state ({SCL, SDA}), after receiving the I2C instruction to enter ULPS command as per Section D.2, option 2. Any change on those lines should wake up the camera peripheral. The drawback of this method is that I2C lines are used exclusively for control of the camera.
- 3. Detect a wake-up sequence on the I2C lines. This sequence, which may vary by implementation, shall not disturb the I2C interface so that it can be used by other devices. One example sequence is: StopI2C-StartI2C-StopI2C. See Section 6 for details on CCI.
- A handshake using the 'ULPS' mechanism in the as described in [MIPI01] should be used for powering up the interface.

Version 1.1 18-Jul-2012

## 2058 Annex E Data Compression for RAW Data Types (normative)

- 2059 A CSI-2 implementation using RAW data types may support compression on the interface to reduce the
- data bandwidth requirements between the host processor and a camera module. Data compression is not
- 2061 mandated by this Specification. However, if data compression is used, it shall be implemented as described
- in this annex.
- 2063 Data compression schemes use an X-Y-Z naming convention where X is the number of bits per pixel in
- the original image, Y is the encoded (compressed) bits per pixel and Z is the decoded (uncompressed) bits
- 2065 per pixel.
- 2066 The following data compression schemes are defined:
- 2067 12–8–12
- 2068 12–7–12
- 2069 12–6–12
- 2070 10–8–10
- 2071 10–7–10
- 2072 10–6–10
- 2073 To identify the type of data on the CSI-2 interface, packets with compressed data shall have a User Defined
- 2074 Data Type value as indicated in Table 27. Note that User Defined data type codes are not reserved for
- 2075 compressed data types. Therefore, a CSI-2 device shall be able to communicate over the CCI the data
- 2076 compression scheme represented by a particular User Defined data type code for each scheme supported by
- 2077 the device. Note that the method to communicate the data compression scheme to Data Type code mapping
- is beyond the scope of this document.
- 2079 The number of bits in a packet shall be a multiple of eight. Therefore, implementations with data
- 2080 compression schemes that result in each pixel having less than eight encoded bits per pixel shall transfer the
- 2081 encoded data in a packed pixel format. For example, the 12–7–12 data compression scheme uses a packed
- 2082 pixel format as described in Section 11.4.2 except the Data Type value in the Packet Header is a User
- 2083 Defined data type code.
- The data compression schemes in this annex are lossy and designed to encode each line independent of the
- other lines in the image.
- 2086 The following definitions are used in the description of the data compression schemes:
- **Xorig** is the original pixel value
- 2088 **Xpred** is the predicted pixel value
- **Xdiff** is the difference value (**Xorig Xpred**)
- **Xenco** is the encoded value
- **Xdeco** is the decoded pixel value
- The data compression system consists of encoder, decoder and predictor blocks as shown in Figure 141.



2095

2096

2097

2098

2099

2100

2101

2102

2103

2104

2105 2106

Figure 141 Data Compression System Block Diagram


The encoder uses a simple algorithm to encode the pixel values. A fixed number of pixel values at the beginning of each line are encoded without using prediction. These first few values are used to initialize the predictor block. The remaining pixel values on the line are encoded using prediction.

If the predicted value of the pixel, **Xpred**, is close enough to the original value of the pixel, **Xorig**, (abs(**Xorig - Xpred**) < difference limit) its difference value, **Xdiff**, is quantized using a DPCM codec. Otherwise, **Xorig** is quantized using a PCM codec. The quantized value is combined with a code word describing the codec used to quantize the pixel and the sign bit, if applicable, to create the encoded value, **Xenco**.

#### E.1 Predictors

In order to have meaningful data transfer, both the transmitter and the receiver need to use the same predictor block.


The order of pixels in a raw image is shown in Figure 142.



21082109

Figure 142 Pixel Order of the Original Image

Figure 143 shows an example of the pixel order with RGB data.



21112112

Figure 143 Example Pixel Order of the Original Image

2113 Two predictors are defined for use in the data compression schemes.

Version 1.1 18-Jul-2012

- 2114 Predictor1 uses a very simple algorithm and is intended to minimize processing power and memory size
- 2115 requirements. Typically, this predictor is used when the compression requirements are modest and the
- 2116 original image quality is high. Predictor1 should be used with 10-8-10, 10-7-10 and 12-8-12 data
- 2117 compression schemes.
- 2118 The second predictor, Predictor2, is more complex than Predictor1. This predictor provides slightly better
- 2119 prediction than Predictor1 and therefore the decoded image quality can be improved compared to
- 2120 Predictor1. Predictor2 should be used with 10–6–10, 12–7–12, and 12–6–12 data compression schemes.
- 2121 Both receiver and transmitter shall support Predictor 1 for all data compression schemes.
- 2122 **E.1.1 Predictor1**
- 2123 Predictor1 uses only the previous same color component value as the prediction value. Therefore, only a
- 2124 two-pixel deep memory is required.
- The first two pixels  $(C0_0, C1_1 / C2_0, C3_1)$  or as in example  $G_0, R_1 / B_0, G_1$  in a line are encoded without
- 2126 prediction.
- 2127 The prediction values for the remaining pixels in the line are calculated using the previous same color
- decoded value, **Xdeco**. Therefore, the predictor equation can be written as follows:
- 2129  $\mathbf{Xpred}(\mathbf{n}) = \mathbf{Xdeco}(\mathbf{n-2})$
- 2130 **E.1.2 Predictor2**
- 2131 Predictor2 uses the four previous pixel values, when the prediction value is evaluated. This means that also
- the other color component values are used, when the prediction value has been defined. The predictor
- 2133 equations can be written as shown in the following formulas.
- 2134 Predictor2 uses all color components of the four previous pixel values to create the prediction value.
- 2135 Therefore, a four-pixel deep memory is required.
- The first pixel ( $C0_0 / C2_0$ , or as in example  $G_0 / B_0$ ) in a line is coded without prediction.
- The second pixel  $(C1_1 / C3_1)$  or as in example  $R_1 / G_1$  in a line is predicted using the previous decoded
- 2138 different color value as a prediction value. The second pixel is predicted with the following equation:
- 2139  $\mathbf{Xpred}(\mathbf{n}) = \mathbf{Xdeco}(\mathbf{n-1})$
- The third pixel ( $C0_2 / C2_2$  or as in example  $G_2 / G_2$ ) in a line is predicted using the previous decoded same
- 2141 color value as a prediction value. The third pixel is predicted with the following equation:
- 2142  $\mathbf{Xpred}(\mathbf{n}) = \mathbf{Xdeco}(\mathbf{n-2})$
- The fourth pixel  $(C1_3/C3_3)$  or as in example  $R_3/G_3$  in a line is predicted using the following equation:
- 2144 if ((Xdeco( n-1 ) <= Xdeco( n-2 ) AND Xdeco( n-2 ) <= Xdeco( n-3 )) OR 2145 (Xdeco( n-1 ) >= Xdeco( n-2 ) AND Xdeco( n-2 ) >= Xdeco( n-3 ))) then
- 2146  $\mathbf{Xpred}(\mathbf{n}) = \mathbf{Xdeco}(\mathbf{n-1})$
- 2147 else
- 2148  $\mathbf{Xpred(n)} = \mathbf{Xdeco(n-2)}$
- 2149 endif

```
Version 1.1
18-Jul-2012
```

2150 Other pixels in all lines are predicted using the equation:

```
if ((Xdeco(n-1) \le Xdeco(n-2) \land ND Xdeco(n-2) \le Xdeco(n-3)) \land C
2151
                   (Xdeco(n-1) >= Xdeco(n-2) AND Xdeco(n-2) >= Xdeco(n-3))) then
2152
                      Xpred(n) = Xdeco(n-1)
2153
               else if ((Xdeco( n-1 ) <= Xdeco( n-3 ) AND Xdeco( n-2 ) <= Xdeco( n-4 )) OR
2154
                  (Xdeco(n-1) >= Xdeco(n-3) AND Xdeco(n-2) >= Xdeco(n-4))) then
2155
2156
                      Xpred(n) = Xdeco(n-2)
               else
2157
                  Xpred(n) = (Xdeco(n-2) + Xdeco(n-4) + 1) / 2
2158
2159
```

#### 2160 E.2 Encoders

- There are six different encoders available, one for each data compression scheme.
- For all encoders, the formula used for non-predicted pixels (beginning of lines) is different than the formula
- 2163 for predicted pixels.

## 2164 E.2.1 Coder for 10–8–10 Data Compression

- 2165 The 10–8–10 coder offers a 20% bit rate reduction with very high image quality.
- 2166 Pixels without prediction are encoded using the following formula:

```
2167 Xenco(n) = Xorig(n)/4
```

2168 To avoid a full-zero encoded value, the following check is performed:

```
2169 if (Xenco(n) == 0) then
2170 Xenco(n) = 1
2171 endif
```

2172 Pixels with prediction are encoded using the following formula:

```
if (abs(Xdiff(n)) < 32) then
2173
2174
                   use DPCM1
               else if (abs(Xdiff(n)) < 64) then
2175
                   use DPCM2
2176
               else if (abs(Xdiff(n)) < 128) then
2177
                   use DPCM3
2178
2179
               else
2180
                   use PCM
               endif
2181
```

#### 2182 **E.2.1.1 DPCM1 for 10–8–10 Coder**

2183 **Xenco( n )** has the following format:

```
2184 Xenco( n ) = "00 \text{ s } xxxxx"
```

```
18-Jul-2012
2185
                 where,
2186
                     "00" is the code word
                     "s" is the sign bit
2187
                     "xxxxx" is the five bit value field
2188
2189
         The coder equation is described as follows:
2190
                 if (Xdiff(n) \le 0) then
2191
                     sign = 1
2192
                 else
                     sign = 0
2193
2194
                 endif
                 value = abs(Xdiff( n ))
2195
2196
        Note: Zero code has been avoided (0 is sent as -0).
2197
        E.2.1.2
                      DPCM2 for 10-8-10 Coder
2198
        Xenco( n ) has the following format:
                 Xenco( n ) = "010 \text{ s xxxx}"
2199
2200
                 where,
2201
                     "010" is the code word
2202
                     "s" is the sign bit
                     "xxxx" is the four bit value field
2203
        The coder equation is described as follows:
2204
2205
                 if (Xdiff(n) < 0) then
2206
                     sign = 1
2207
                 else
2208
                     sign = 0
2209
                 endif
2210
                 value = (abs(Xdiff(n)) - 32) / 2
2211
        E.2.1.3
2212
                      DPCM3 for 10-8-10 Coder
2213
        Xenco( n ) has the following format:
2214
                 Xenco(n) = "011 s xxxx"
2215
                 where,
2216
                     "011" is the code word
                     "s" is the sign bit
2217
                     "xxxx" is the four bit value field
2218
```

Version 1.1

```
2220
        The coder equation is described as follows:
2221
                if (Xdiff(n) < 0) then
2222
                    sign = 1
2223
                else
2224
                    sign = 0
                endif
2225
2226
                value = (abs(Xdiff(n)) - 64) / 4
2227
        E.2.1.4
                     PCM for 10-8-10 Coder
2228
        Xenco( n ) has the following format:
2229
                Xenco( n ) = "1 xxxxxxx"
2230
                where,
2231
                    "1" is the code word
2232
                    the sign bit is not used
                    "xxxxxxx" is the seven bit value field
2233
2234
        The coder equation is described as follows:
2235
                value = Xorig(n)/8
                    Coder for 10-7-10 Data Compression
        E.2.2
2236
2237
        The 10–7–10 coder offers 30% bit rate reduction with high image quality.
2238
        Pixels without prediction are encoded using the following formula:
2239
                Xenco(n) = Xorig(n)/8
2240
        To avoid a full-zero encoded value, the following check is performed:
2241
                if (Xenco(n) == 0) then
                    Xenco(n) = 1
2242
2243
        Pixels with prediction are encoded using the following formula:
2244
                if (abs(Xdiff(n)) < 8) then
2245
                    use DPCM1
                else if (abs(Xdiff(n)) < 16) then
2246
2247
                    use DPCM2
2248
                else if (abs(Xdiff(n)) < 32) then
                    use DPCM3
2249
                else if (abs(Xdiff( n )) < 160) then
2250
                    use DPCM4
2251
2252
                else
                    use PCM
2253
2254
                endif
```

```
Version 1.1
18-Jul-2012
```

```
2255
         E.2.2.1
                      DPCM1 for 10-7-10 Coder
2256
         Xenco( n ) has the following format:
2257
                 Xenco( n ) = "000 \text{ s xxx}"
2258
                 where,
                     "000" is the code word
2259
2260
                     "s" is the sign bit
                     "xxx" is the three bit value field
2261
2262
         The coder equation is described as follows:
                 if (Xdiff(n) \le 0) then
2263
2264
                     sign = 1
2265
                 else
2266
                     sign = 0
2267
                 endif
                 value = abs(Xdiff( n ))
2268
2269
         Note: Zero code has been avoided (0 is sent as -0).
         E.2.2.2
2270
                      DPCM2 for 10-7-10 Coder
2271
         Xenco( n ) has the following format:
2272
                 Xenco( n ) = "0010 \text{ s xx}"
2273
                 where,
2274
                     "0010" is the code word
2275
                     "s" is the sign bit
                     "xx" is the two bit value field
2276
2277
         The coder equation is described as follows:
                 if (Xdiff(n) < 0) then
2278
2279
                     sign = 1
2280
                 else
2281
                     sign = 0
2282
                 endif
2283
                 value = (abs(Xdiff(n)) - 8) / 2
2284
         E.2.2.3
                      DPCM3 for 10-7-10 Coder
2285
         Xenco( n ) has the following format:
2286
                 Xenco( n ) = "0011 \text{ s xx}"
2287
                 where,
                     "0011" is the code word
2288
2289
                     "s" is the sign bit
                     "xx" is the two bit value field
2290
```

```
Version 1.1
         18-Jul-2012
2291
         The coder equation is described as follows:
2292
                 if (Xdiff(n) < 0) then
                     sign = 1
2293
2294
                 else
2295
                     sign = 0
2296
                 endif
2297
                 value = (abs(Xdiff(n)) - 16) / 4
2298
         E.2.2.4
                      DPCM4 for 10-7-10 Coder
2299
        Xenco( n ) has the following format:
                 Xenco( n ) = "01 \text{ s } xxxx"
2300
2301
                 where,
2302
                     "01" is the code word
                     "s" is the sign bit
2303
                     "xxxx" is the four bit value field
2304
2305
        The coder equation is described as follows:
                 if (Xdiff(n) < 0) then
2306
2307
                     sign = 1
2308
                 else
2309
                     sign = 0
                 endif
2310
                 value = (abs(Xdiff(n)) - 32) / 8
2311
         E.2.2.5
                      PCM for 10–7–10 Coder
2312
2313
        Xenco( n ) has the following format:
                 Xenco( n ) = "1 xxxxxx"
2314
2315
                 where.
2316
                     "1" is the code word
2317
                     the sign bit is not used
                     "xxxxxx" is the six bit value field
2318
2319
         The coder equation is described as follows:
                 value = Xorig(n) / 16
2320
        E.2.3
2321
                    Coder for 10-6-10 Data Compression
2322
        The 10–6–10 coder offers 40% bit rate reduction with acceptable image quality.
```

Pixels without prediction are encoded using the following formula:

Xenco(n) = Xorig(n) / 16

2323

```
Version 1.1
18-Jul-2012
```

```
2325
        To avoid a full-zero encoded value, the following check is performed:
2326
                if (Xenco(n) == 0) then
                     Xenco(n) = 1
2327
                endif
2328
2329
        Pixels with prediction are encoded using the following formula:
2330
                if (abs(Xdiff(n)) < 1) then
2331
                     use DPCM1
2332
                else if (abs(Xdiff(n)) < 3) then
                     use DPCM2
2333
                else if (abs(Xdiff(n)) < 11) then
2334
                     use DPCM3
2335
                else if (abs(Xdiff(n)) < 43) then
2336
                     use DPCM4
2337
2338
                else if (abs(Xdiff(n)) < 171) then
                     use DPCM5
2339
2340
                else
                     use PCM
2341
2342
                endif
2343
        E.2.3.1
                     DPCM1 for 10-6-10 Coder
2344
        Xenco( n ) has the following format:
2345
                Xenco( n ) = "00000 \text{ s}"
2346
                where,
                     "00000" is the code word
2347
                     "s" is the sign bit
2348
                     the value field is not used
2349
2350
        The coder equation is described as follows:
2351
                 sign = 1
2352
        Note: Zero code has been avoided (0 is sent as -0).
2353
        E.2.3.2
                      DPCM2 for 10-6-10 Coder
2354
        Xenco( n ) has the following format:
2355
                Xenco( n ) = "00001 \text{ s}"
2356
                where.
                     "00001" is the code word
2357
                     "s" is the sign bit
2358
2359
                     the value field is not used
2360
```

```
2361
         The coder equation is described as follows:
2362
                 if (Xdiff(n) < 0) then
2363
                     sign = 1
2364
                 else
2365
                     sign = 0
2366
                 endif
2367
         E.2.3.3
                      DPCM3 for 10-6-10 Coder
2368
         Xenco( n ) has the following format:
2369
                 Xenco( n ) = "0001 s x"
2370
                 where,
                     "0001" is the code word
2371
2372
                     "s" is the sign bit
                     "x" is the one bit value field
2373
2374
         The coder equation is described as follows:
2375
                 if (Xdiff(n) < 0) then
                     sign = 1
2376
2377
                 else
2378
                     sign = 0
                 value = (abs(Xdiff(n)) - 3) / 4
2379
2380
                 endif
                      DPCM4 for 10-6-10 Coder
         E.2.3.4
2381
2382
         Xenco( n ) has the following format:
2383
                 Xenco( n ) = "001 \text{ s } xx"
2384
                 where,
2385
                     "001" is the code word
                     "s" is the sign bit
2386
                     "xx" is the two bit value field
2387
2388
         The coder equation is described as follows:
2389
                 if (Xdiff(n) < 0) then
2390
                     sign = 1
2391
                 else
2392
                     sign = 0
2393
                 endif
                 value = (abs(Xdiff(n)) - 11) / 8
2394
```

```
2395
         E.2.3.5
                      DPCM5 for 10-6-10 Coder
2396
        Xenco( n ) has the following format:
2397
                 Xenco( n ) = "01 \text{ s } xxx"
2398
                 where.
2399
                     "01" is the code word
2400
                     "s" is the sign bit
                     "xxx" is the three bit value field
2401
2402
        The coder equation is described as follows:
                 if (Xdiff(n) < 0) then
2403
2404
                     sign = 1
2405
                 else
2406
                     sign = 0
2407
                 endif
                 value = (abs(Xdiff(n)) - 43) / 16
2408
2409
         E.2.3.6
                      PCM for 10-6-10 Coder
2410
        Xenco( n ) has the following format:
2411
                 Xenco( n ) = "1 \times x \times x \times"
2412
                 where.
                     "1" is the code word
2413
2414
                     the sign bit is not used
                     "xxxxx" is the five bit value field
2415
2416
         The coder equation is described as follows:
2417
                 value = Xorig(n)/32
         E.2.4
2418
                    Coder for 12-8-12 Data Compression
2419
        The 12–8–12 coder offers 33% bit rate reduction with very high image quality.
2420
         Pixels without prediction are encoded using the following formula:
2421
                 Xenco(n) = Xorig(n) / 16
2422
         To avoid a full-zero encoded value, the following check is performed:
                 if (Xenco(n) == 0) then
2423
2424
                     Xenco(n) = 1
2425
                 endif
2426
         Pixels with prediction are encoded using the following formula:
2427
                 if (abs(Xdiff(n)) < 8) then
2428
                     use DPCM1
```

```
18-Jul-2012
2429
                else if (abs(Xdiff(n)) < 40) then
                     use DPCM2
2430
                else if (abs(Xdiff(n)) < 104) then
2431
2432
                     use DPCM3
                else if (abs(Xdiff(n)) < 232) then
2433
2434
                     use DPCM4
                else if (abs(Xdiff( n )) < 360) then
2435
2436
                     use DPCM5
2437
                else
                     use PCM
2438
2439
        E.2.4.1
                     DPCM1 for 12-8-12 Coder
2440
        Xenco( n ) has the following format:
                Xenco(n) = "0000 s xxx"
2441
2442
                where,
2443
                     "0000" is the code word
2444
                     "s" is the sign bit
                     "xxx" is the three bit value field
2445
2446
        The coder equation is described as follows:
                if (Xdiff(n) \le 0) then
2447
2448
                     sign = 1
2449
                else
2450
                     sign = 0
2451
                endif
2452
                value = abs(Xdiff( n ))
2453
        Note: Zero code has been avoided (0 is sent as -0).
        E.2.4.2
2454
                      DPCM2 for 12-8-12 Coder
2455
        Xenco( n ) has the following format:
                Xenco( n ) = "011 \text{ s } xxxx"
2456
2457
                where.
2458
                     "011" is the code word
2459
                     "s" is the sign bit
2460
                     "xxxx" is the four bit value field
2461
        The coder equation is described as follows:
                if (Xdiff(n) < 0) then
2462
2463
                     sign = 1
2464
                else
                     sign = 0
2465
2466
                endif
                value = (abs(Xdiff(n)) - 8) / 2
2467
```

Version 1.1

```
Version 1.1
        18-Jul-2012
2468
         E.2.4.3
                      DPCM3 for 12-8-12 Coder
2469
        Xenco( n ) has the following format:
                 Xenco( n ) = "010 \text{ s } xxxx"
2470
2471
                 where,
                     "010" is the code word
2472
2473
                     "s" is the sign bit
                     "xxxx" is the four bit value field
2474
2475
        The coder equation is described as follows:
                 if (Xdiff(n) < 0) then
2476
2477
                     sign = 1
2478
                 else
2479
                     sign = 0
2480
                 endif
                 value = (abs(Xdiff(n)) - 40) / 4
2481
2482
         E.2.4.4
                      DPCM4 for 12-8-12 Coder
2483
        Xenco( n ) has the following format:
2484
                 Xenco( n ) = "001 \text{ s } xxxx"
2485
                 where.
                     "001" is the code word
2486
2487
                     "s" is the sign bit
                     "xxxx" is the four bit value field
2488
2489
        The coder equation is described as follows:
2490
                 if (Xdiff(n) < 0) then
2491
                     sign = 1
2492
                 else
2493
                     sign = 0
                 endif
2494
                 value = (abs(Xdiff(n)) - 104) / 8
2495
                      DPCM5 for 12-8-12 Coder
2496
         E.2.4.5
```

**Xenco( n )** has the following format:

where,

**Xenco**(n) = "0001 s xxx"

"s" is the **sign** bit

"0001" is the code word

"xxx" is the three bit value field

2497

2498

2499

2500

2501

2502

# Copyright © 2005-2013 MIPI Alliance, Inc. All rights reserved. MIPI Alliance Member Confidential.

```
Version 1.1
        18-Jul-2012
2503
        The coder equation is described as follows:
                if (Xdiff(n) < 0) then
2504
                    sign = 1
2505
2506
                else
2507
                    sign = 0
2508
                endif
2509
                value = (abs(Xdiff(n)) - 232) / 16
2510
        E.2.4.6
                     PCM for 12-8-12 Coder
2511
        Xenco( n ) has the following format:
                Xenco( n ) = "1 xxxxxxx"
2512
2513
                where,
2514
                    "1" is the code word
                    the sign bit is not used
2515
2516
                    "xxxxxxx" is the seven bit value field
        The coder equation is described as follows:
2517
2518
                value = Xorig(n)/32
        E.2.5
                    Coder for 12–7–12 Data Compression
2519
2520
        The 12–7–12 coder offers 42% bit rate reduction with high image quality.
2521
        Pixels without prediction are encoded using the following formula:
2522
                Xenco(n) = Xorig(n) / 32
2523
        To avoid a full-zero encoded value, the following check is performed:
2524
                if (Xenco(n) == 0) then
2525
                    Xenco(n) = 1
                endif
2526
2527
        Pixels with prediction are encoded using the following formula:
2528
                if (abs(Xdiff(n)) < 4) then
2529
                    use DPCM1
2530
                else if (abs(Xdiff(n)) < 12) then
2531
                     use DPCM2
                else if (abs(Xdiff(n)) < 28) then
2532
2533
                    use DPCM3
                else if (abs(Xdiff(n)) < 92) then
2534
2535
                    use DPCM4
2536
                else if (abs(Xdiff(n)) < 220) then
```

use **DPCM5** 

use **DPCM6** 

use PCM

else

endif

else if (abs(Xdiff(n)) < 348) then

2537

2538

25392540

```
Version 1.1
         18-Jul-2012
2543
         E.2.5.1
                      DPCM1 for 12-7-12 Coder
2544
         Xenco( n ) has the following format:
                 Xenco( n ) = "0000 \text{ s xx}"
2545
2546
                 where,
                     "0000" is the code word
2547
                     "s" is the sign bit
2548
                     "xx" is the two bit value field
2549
2550
         The coder equation is described as follows:
                 if (Xdiff(n) \le 0) then
2551
2552
                     sign = 1
2553
                 else
2554
                     sign = 0
2555
                 endif
                 value = abs(Xdiff( n ))
2556
2557
         Note: Zero code has been avoided (0 is sent as -0).
         E.2.5.2
2558
                      DPCM2 for 12-7-12 Coder
2559
         Xenco( n ) has the following format:
2560
                 Xenco( n ) = "0001 \text{ s xx}"
2561
                 where,
2562
                     "0001" is the code word
2563
                     "s" is the sign bit
2564
                     "xx" is the two bit value field
2565
         The coder equation is described as follows:
                 if (Xdiff(n) < 0) then
2566
2567
                     sign = 1
2568
                 else
2569
                     sign = 0
2570
                 endif
2571
                 value = (abs(Xdiff(n)) - 4) / 2
2572
         E.2.5.3
                      DPCM3 for 12-7-12 Coder
2573
         Xenco( n ) has the following format:
2574
                 Xenco( n ) = "0010 \text{ s xx}"
2575
                 where,
```

"0010" is the code word

"xx" is the two bit value field

"s" is the **sign** bit

2576

2577

```
18-Jul-2012
2579
         The coder equation is described as follows:
                 if (Xdiff(n) < 0) then
2580
                     sign = 1
2581
2582
                 else
2583
                     sign = 0
2584
                 endif
2585
                 value = (abs(Xdiff(n)) - 12) / 4
2586
         E.2.5.4
                      DPCM4 for 12-7-12 Coder
2587
         Xenco( n ) has the following format:
                 Xenco( n ) = "010 \text{ s } xxx"
2588
2589
                 where,
2590
                     "010" is the code word
                     "s" is the sign bit
2591
                     "xxx" is the three bit value field
2592
2593
         The coder equation is described as follows:
2594
                 if (Xdiff(n) < 0) then
2595
                     sign = 1
2596
                 else
2597
                     sign = 0
                 endif
2598
                 value = (abs(Xdiff(n)) - 28) / 8
2599
2600
         E.2.5.5
                      DPCM5 for 12–7–12 Coder
2601
         Xenco( n ) has the following format:
                 Xenco( n ) = "011 \text{ s } xxx"
2602
2603
                 where,
2604
                     "011" is the code word
2605
                     "s" is the sign bit
                     "xxx" is the three bit value field
2606
2607
         The coder equation is described as follows:
                 if (Xdiff(n) < 0) then
2608
2609
                     sign = 1
2610
                 else
2611
                     sign = 0
```

2613

endif

**value** = (abs(**Xdiff**(**n**)) - 92) / 16

Version 1.1

```
Version 1.1
         18-Jul-2012
2614
         E.2.5.6
                      DPCM6 for 12-7-12 Coder
2615
         Xenco( n ) has the following format:
                 Xenco( n ) = "0011 \text{ s xx}"
2616
2617
                 where,
2618
                     "0011" is the code word
                     "s" is the sign bit
2619
                     "xx" is the two bit value field
2620
         The coder equation is described as follows:
2621
                 if (Xdiff(n) < 0) then
2622
2623
                     sign = 1
2624
                 else
2625
                     sign = 0
2626
                 endif
                 value = (abs(Xdiff(n)) - 220) / 32
2627
2628
         E.2.5.7
                      PCM for 12–7–12 Coder
2629
         Xenco( n ) has the following format:
2630
                 Xenco( n ) = "1 \times x \times x \times x"
2631
                 where.
                     "1" is the code word
2632
                     the sign bit is not used
2633
                     "xxxxxx" is the six bit value field
2634
2635
         The coder equation is described as follows:
2636
                 value = Xorig(n) / 64
         E.2.6
2637
                     Coder for 12-6-12 Data Compression
         The 12–6–12 coder offers 50% bit rate reduction with acceptable image quality.
2638
2639
         Pixels without prediction are encoded using the following formula:
2640
                 Xenco(n) = Xorig(n) / 64
2641
         To avoid a full-zero encoded value, the following check is performed:
```

if (Xenco(n) == 0) then

Xenco(n) = 1

endif

2642

2643

```
2645
        Pixels with prediction are encoded using the following formula:
                if (abs(Xdiff(n)) < 2) then
2646
                     use DPCM1
2647
                else if (abs(Xdiff(n)) < 10) then
2648
2649
                     use DPCM3
                else if (abs(Xdiff(n)) < 42) then
2650
2651
                     use DPCM4
                else if (abs(Xdiff(n)) < 74) then
2652
                     use DPCM5
2653
2654
                else if (abs(Xdiff( n )) < 202) then
2655
                     use DPCM6
                else if (abs(Xdiff(n)) < 330) then
2656
                     use DPCM7
2657
2658
                else
                     use PCM
2659
2660
                endif
2661
         Note: DPCM2 is not used.
         E.2.6.1
                      DPCM1 for 12-6-12 Coder
2662
2663
        Xenco( n ) has the following format:
                Xenco( n ) = "0000 \text{ s x}"
2664
2665
                where,
2666
                     "0000" is the code word
                     "s" is the sign bit
2667
2668
                     "x" is the one bit value field
2669
         The coder equation is described as follows:
2670
                 if (Xdiff(n) \le 0) then
2671
                     sign = 1
2672
                 else
2673
                     sign = 0
                endif
2674
                value = abs(Xdiff( n ))
2675
2676
         Note: Zero code has been avoided (0 is sent as -0).
2677
        E.2.6.2
                      DPCM3 for 12–6–12 Coder
2678
        Xenco( n ) has the following format:
                Xenco( n ) = "0001 \text{ s x}"
2679
2680
                where,
2681
                     "0001" is the code word
                     "s" is the sign bit
2682
                     "x" is the one bit value field
2683
```

```
18-Jul-2012
2684
         The coder equation is described as follows:
2685
                 if (Xdiff(n) < 0) then
                     sign = 1
2686
2687
                 else
2688
                     sign = 0
                 endif
2689
2690
                 value = (abs(Xdiff(n)) - 2) / 4
2691
        E.2.6.3
                      DPCM4 for 12-6-12 Coder
2692
        Xenco( n ) has the following format:
                 Xenco( n ) = "010 \text{ s xx}"
2693
2694
                 where,
2695
                     "010" is the code word
2696
                     "s" is the sign bit
2697
                     "xx" is the two bit value field
2698
        The coder equation is described as follows:
2699
                 if (Xdiff(n) < 0) then
                     sign = 1
2700
2701
                 else
2702
                     sign = 0
2703
                 endif
                 value = (abs(Xdiff(n)) - 10) / 8
2704
2705
        E.2.6.4
                      DPCM5 for 12–6–12 Coder
2706
        Xenco( n ) has the following format:
2707
                 Xenco( n ) = "0010 \text{ s x}"
2708
                 where,
2709
                     "0010" is the code word
2710
                     "s" is the sign bit
                     "x" is the one bit value field
2711
2712
         The coder equation is described as follows:
                 if (Xdiff(n) < 0) then
2713
2714
                     sign = 1
2715
                 else
2716
                     sign = 0
2717
                 endif
                 value = (abs(Xdiff(n)) - 42) / 16
```

Version 1.1

```
Version 1.1
18-Jul-2012
```

#### 2719 E.2.6.5 **DPCM6** for 12-6-12 Coder 2720 **Xenco( n )** has the following format: **Xenco( n )** = "011 s xx" 2721 2722 where, "011" is the code word 2723 "s" is the **sign** bit 2724 "xx" is the two bit value field 2725 2726 The coder equation is described as follows: 2727 if (Xdiff(n) < 0) then sign = 12728 2729 else 2730 sign = 02731 endif value = (abs(Xdiff(n)) - 74) / 322732 2733 E.2.6.6 **DPCM7 for 12–6–12 Coder** 2734 **Xenco( n )** has the following format: 2735 **Xenco**( n ) = "0011 s x" 2736 where. "0011" is the code word 2737 2738 "s" is the **sign** bit "x" is the one bit **value** field 2739 2740 The coder equation is described as follows: if (Xdiff(n) < 0) then 2741 2742 sign = 12743 else 2744 sign = 02745 endif **value** = (abs(**Xdiff**(**n**)) - 202) / 64 2746 E.2.6.7 2747 PCM for 12-6-12 Coder **Xenco( n )** has the following format: 2748 2749 **Xenco( n )** = "1 xxxxx" 2750 where, "1" is the code word 2751 2752 the **sign** bit is not used 2753 "xxxxx" is the five bit value field

Version 1.1 18-Jul-2012

2754 The coder equation is described as follows:

```
value = Xorig(n) / 128
2755
```

#### 2756 **E.3 Decoders**

- 2757 There are six different decoders available, one for each data compression scheme.
- For all decoders, the formula used for non-predicted pixels (beginning of lines) is different than the formula 2758
- 2759 for predicted pixels.

### E.3.1 2760 Decoder for 10-8-10 Data Compression

2761 Pixels without prediction are decoded using the following formula:

```
2762
              Xdeco(n) = 4 * Xenco(n) + 2
```

2763 Pixels with prediction are decoded using the following formula:

```
2764
                 if (Xenco(\mathbf{n}) & 0xc0 == 0x00) then
                     use DPCM1
2765
                 else if (Xenco(\mathbf{n}) & 0xe0 == 0x40) then
2766
2767
                     use DPCM2
2768
                 else if (Xenco(\mathbf{n}) & 0xe0 == 0x60) then
2769
                     use DPCM3
2770
                 else
                     use PCM
2771
2772
                 endif
2773
```

#### 2774 E.3.1.1 DPCM1 for 10-8-10 Decoder

**Xenco( n )** = "00 s xxxxx"

2775 **Xenco( n )** has the following format:

2776

```
2777
                 where,
2778
                      "00" is the code word
2779
                      "s" is the sign bit
2780
                      "xxxxx" is the five bit value field
2781
         The decoder equation is described as follows:
```

```
2782
               sign = Xenco(n) & 0x20
               value = Xenco(n) & 0x1f
2783
               if (sign > 0) then
2784
                  Xdeco(n) = Xpred(n) - value
2785
2786
               else
2787
                  Xdeco(n) = Xpred(n) + value
2788
               endif
```

```
2789
        E.3.1.2
                     DPCM2 for 10-8-10 Decoder
2790
        Xenco( n ) has the following format:
2791
                Xenco( n ) = "010 \text{ s } xxxx"
2792
                where.
2793
                    "010" is the code word
2794
                    "s" is the sign bit
                    "xxxx" is the four bit value field
2795
2796
        The decoder equation is described as follows:
2797
                sign = Xenco(n) & 0x10
                value = 2 * (Xenco(n) & 0xf) + 32
2798
2799
                if (sign > 0) then
                    Xdeco(n) = Xpred(n) - value
2800
2801
                    Xdeco(n) = Xpred(n) + value
2802
2803
                endif
2804
        E.3.1.3
                     DPCM3 for 10-8-10 Decoder
2805
        Xenco( n ) has the following format:
2806
                Xenco( n ) = "011 \text{ s } xxxx"
2807
                where.
2808
                    "011" is the code word
                    "s" is the sign bit
2809
                    "xxxx" is the four bit value field
2810
2811
        The decoder equation is described as follows:
                sign = Xenco(n) & 0x10
2812
                value = 4 * (Xenco(n) & 0xf) + 64 + 1
2813
                if (sign > 0) then
2814
                    Xdeco( n ) = Xpred( n ) - value
2815
                    if (Xdeco(n) < 0) then
2816
                        Xdeco(n) = 0
2817
                    endif
2818
2819
                else
                    Xdeco(n) = Xpred(n) + value
2820
                    if (Xdeco(n) > 1023) then
2821
2822
                        Xdeco(n) = 1023
2823
                    endif
2824
                endif
        E.3.1.4
2825
                     PCM for 10-8-10 Decoder
        Xenco( n ) has the following format:
2826
2827
                Xenco(\mathbf{n}) = "1 xxxxxxx"
```

```
18-Jul-2012
2828
                where,
2829
                    "1" is the code word
                    the sign bit is not used
2830
2831
                    "xxxxxxx" is the seven bit value field
2832
        The codec equation is described as follows:
                value = 8 * (Xenco(n) & 0x7f)
2833
2834
                if (value > Xpred( n )) then
                    Xdeco(n) = value + 3
2835
2836
                endif
2837
                else
                    Xdeco(n) = value + 4
2838
2839
                endif
        E.3.2
                    Decoder for 10-7-10 Data Compression
2840
2841
        Pixels without prediction are decoded using the following formula:
2842
                Xdeco(n) = 8 * Xenco(n) + 4
2843
        Pixels with prediction are decoded using the following formula:
                if (Xenco(n) & 0x70 == 0x00) then
2844
                    use DPCM1
2845
                else if (Xenco( \mathbf{n} ) & 0x78 == 0x10) then
2846
2847
                    use DPCM2
                else if (Xenco( n ) & 0x78 == 0x18) then
2848
2849
                    use DPCM3
                else if (Xenco(\mathbf{n}) & 0x60 == 0x20) then
2850
                    use DPCM4
2851
2852
                else
2853
                    use PCM
                endif
2854
        E.3.2.1
                     DPCM1 for 10-7-10 Decoder
2855
2856
        Xenco( n ) has the following format:
2857
                Xenco( n ) = "000 \text{ s } xxx"
2858
                where,
2859
                    "000" is the code word
2860
                    "s" is the sign bit
2861
                    "xxx" is the three bit value field
2862
        The codec equation is described as follows:
                sign = Xenco(n) & 0x8
2863
                value = Xenco(n) & 0x7
2864
                if (sign > 0) then
2865
                    Xdeco( n ) = Xpred( n ) - value
2866
2867
                else
```

```
18-Jul-2012
2868
                    Xdeco(n) = Xpred(n) + value
2869
                endif
        E.3.2.2
                     DPCM2 for 10-7-10 Decoder
2870
2871
        Xenco( n ) has the following format:
                Xenco( n ) = "0010 \text{ s xx}"
2872
2873
                where,
2874
                    "0010" is the code word
                    "s" is the sign bit
2875
                    "xx" is the two bit value field
2876
2877
        The codec equation is described as follows:
2878
                sign = Xenco(n) & 0x4
2879
                value = 2 * (Xenco(n) & 0x3) + 8
                if (sign > 0) then
2880
                    Xdeco(n) = Xpred(n) - value
2881
2882
                else
                    Xdeco(n) = Xpred(n) + value
2883
2884
                endif
2885
        E.3.2.3
                     DPCM3 for 10-7-10 Decoder
2886
        Xenco( n ) has the following format:
                Xenco( n ) = "0011 \text{ s xx}"
2887
2888
                where,
                    "0011" is the code word
2889
2890
                    "s" is the sign bit
2891
                    "xx" is the two bit value field
2892
        The codec equation is described as follows:
2893
                sign = Xenco(n) & 0x4
                value = 4 * (Xenco(n) & 0x3) + 16 + 1
2894
                if (sign > 0) then
2895
                    Xdeco(n) = Xpred(n) - value
2896
                    if (Xdeco(n) < 0) then
2897
                        Xdeco(n) = 0
2898
2899
                    endif
2900
                else
                    Xdeco(n) = Xpred(n) + value
2901
2902
                    if (Xdeco(n) > 1023) then
2903
                        Xdeco(n) = 1023
2904
                    endif
2905
                endif
```

```
2906
        E.3.2.4
                     DPCM4 for 10-7-10 Decoder
2907
        Xenco( n ) has the following format:
2908
                Xenco( n ) = "01 \text{ s } xxxx"
2909
                where.
2910
                    "01" is the code word
2911
                    "s" is the sign bit
                    "xxxx" is the four bit value field
2912
2913
        The codec equation is described as follows:
2914
                sign = Xenco(n) & 0x10
                value = 8 * (Xenco(n) & 0xf) + 32 + 3
2915
2916
                if (sign > 0) then
2917
                    Xdeco(n) = Xpred(n) - value
                    if (Xdeco(n) < 0) then
2918
                        Xdeco(n) = 0
2919
2920
                    endif
2921
                else
2922
                    Xdeco(n) = Xpred(n) + value
                    if (Xdeco(n) > 1023) then
2923
2924
                        Xdeco(n) = 1023
2925
                    endif
                endif
2926
2927
        E.3.2.5
                     PCM for 10-7-10 Decoder
2928
        Xenco( n ) has the following format:
2929
                Xenco( n ) = "1 xxxxxx"
2930
                where,
2931
                    "1" is the code word
2932
                    the sign bit is not used
2933
                    "xxxxxx" is the six bit value field
2934
        The codec equation is described as follows:
2935
                value = 16 * (Xenco(n) & 0x3f)
                if (value > Xpred( n )) then
2936
2937
                    Xdeco(n) = value + 7
2938
                else
2939
                    Xdeco(n) = value + 8
2940
                endif
        E.3.3
                   Decoder for 10-6-10 Data Compression
2941
2942
        Pixels without prediction are decoded using the following formula:
2943
                Xdeco(n) = 16 * Xenco(n) + 8
```

```
2944
        Pixels with prediction are decoded using the following formula:
                if (Xenco(n) & 0x3e == 0x00) then
2945
                     use DPCM1
2946
                else if (Xenco(\mathbf{n}) & 0x3e == 0x02) then
2947
2948
                     use DPCM2
                else if (Xenco(\mathbf{n}) & 0x3c == 0x04) then
2949
2950
                     use DPCM3
2951
                else if (Xenco(\mathbf{n}) & 0x38 == 0x08) then
                     use DPCM4
2952
2953
                else if (Xenco(\mathbf{n}) & 0x30 == 0x10) then
2954
                     use DPCM5
                else
2955
                     use PCM
2956
                endif
2957
        E.3.3.1
2958
                      DPCM1 for 10-6-10 Decoder
2959
        Xenco( n ) has the following format:
2960
                Xenco( n ) = "00000 \text{ s}"
2961
                where,
2962
                     "00000" is the code word
2963
                     "s" is the sign bit
2964
                     the value field is not used
2965
        The codec equation is described as follows:
2966
                Xdeco(n) = Xpred(n)
2967
        E.3.3.2
                     DPCM2 for 10-6-10 Decoder
2968
        Xenco( n ) has the following format:
2969
                Xenco( n ) = "00001 \text{ s}"
2970
                where,
2971
                     "00001" is the code word
2972
                     "s" is the sign bit
                     the value field is not used
2973
2974
        The codec equation is described as follows:
2975
                sign = Xenco(n) & 0x1
2976
                value = 1
2977
                if (sign > 0) then
                     Xdeco(n) = Xpred(n) - value
2978
2979
                     Xdeco(n) = Xpred(n) + value
2980
2981
                endif
```

```
2982
        E.3.3.3
                     DPCM3 for 10-6-10 Decoder
2983
        Xenco( n ) has the following format:
2984
                Xenco( n ) = "0001 s x"
2985
                where.
2986
                    "0001" is the code word
2987
                    "s" is the sign bit
                    "x" is the one bit value field
2988
2989
        The codec equation is described as follows:
2990
                sign = Xenco(n) & 0x2
                value = 4 * (Xenco(n) & 0x1) + 3 + 1
2991
2992
                if (sign > 0) then
2993
                    Xdeco(n) = Xpred(n) - value
                    if (Xdeco(n) < 0) then
2994
                        Xdeco(n) = 0
2995
2996
                    endif
2997
                else
                    Xdeco(n) = Xpred(n) + value
2998
                    if (Xdeco(n) > 1023) then
2999
3000
                        Xdeco(n) = 1023
                    endif
3001
                endif
3002
3003
        E.3.3.4
                     DPCM4 for 10-6-10 Decoder
3004
        Xenco( n ) has the following format:
3005
                Xenco( n ) = "001 \text{ s xx}"
3006
                where,
3007
                    "001" is the code word
3008
                    "s" is the sign bit
3009
                    "xx" is the two bit value field
3010
        The codec equation is described as follows:
3011
                sign = Xenco(n) & 0x4
3012
                value = 8 * (Xenco(n) & 0x3) + 11 + 3
                if (sign > 0) then
3013
                    Xdeco(n) = Xpred(n) - value
3014
3015
                    if (Xdeco(n) < 0) then
                        Xdeco(n) = 0
3016
3017
                    endif
3018
                else
                    Xdeco(n) = Xpred(n) + value
3019
                    if (Xdeco(n) > 1023) then
3020
                        Xdeco(n) = 1023
3021
                    endif
3022
3023
                endif
```

Version 1.1 18-Jul-2012

```
3024
        E.3.3.5
                     DPCM5 for 10-6-10 Decoder
3025
        Xenco( n ) has the following format:
3026
                Xenco( n ) = "01 \text{ s } xxx"
3027
                where.
3028
                    "01" is the code word
3029
                    "s" is the sign bit
                    "xxx" is the three bit value field
3030
3031
        The codec equation is described as follows:
                sign = Xenco(n) & 0x8
3032
                value = 16 * (Xenco(n) & 0x7) + 43 + 7
3033
3034
                if (sign > 0) then
                    Xdeco(n) = Xpred(n) - value
3035
                    if (Xdeco(n) < 0) then
3036
                        Xdeco(n) = 0
3037
3038
                    endif
3039
                else
                    Xdeco(n) = Xpred(n) + value
3040
                    if (Xdeco(n) > 1023) then
3041
3042
                        Xdeco(n) = 1023
3043
                    endif
                endif
3044
3045
        E.3.3.6
                     PCM for 10-6-10 Decoder
3046
        Xenco( n ) has the following format:
3047
                Xenco( n ) = "1 xxxxx"
3048
                where,
3049
                    "1" is the code word
3050
                    the sign bit is not used
3051
                    "xxxxx" is the five bit value field
3052
        The codec equation is described as follows:
3053
                value = 32 * (Xenco(n) & 0x1f)
                if (value > Xpred( n )) then
3054
                    Xdeco(n) = value + 15
3055
3056
                else
3057
                    Xdeco(n) = value + 16
                endif
3058
        E.3.4
                   Decoder for 12-8-12 Data Compression
3059
3060
        Pixels without prediction are decoded using the following formula:
3061
                Xdeco(n) = 16 * Xenco(n) + 8
```

```
3062
         Pixels with prediction are decoded using the following formula:
3063
                if (Xenco(\mathbf{n}) & 0xf0 == 0x00) then
3064
                     use DPCM1
                else if (Xenco(\mathbf{n}) & 0xe0 == 0x60) then
3065
                     use DPCM2
3066
                else if (Xenco(\mathbf{n}) & 0xe0 == 0x40) then
3067
3068
                     use DPCM3
3069
                else if (Xenco( n ) & 0xe0 == 0x20) then
                     use DPCM4
3070
3071
                else if (Xenco(\mathbf{n}) & 0xf0 == 0x10) then
3072
                     use DPCM5
                else
3073
3074
                     use PCM
                endif
3075
        E.3.4.1
3076
                      DPCM1 for 12-8-12 Decoder
3077
        Xenco( n ) has the following format:
3078
                Xenco( n ) = "0000 \text{ s } xxx"
3079
                where,
3080
                     "0000" is the code word
3081
                     "s" is the sign bit
                     "xxx" is the three bit value field
3082
3083
        The codec equation is described as follows:
3084
                sign = Xenco(n) & 0x8
                value = Xenco(n) & 0x7
3085
                if (sign > 0) then
3086
3087
                     Xdeco(n) = Xpred(n) - value
3088
                else
                     Xdeco(n) = Xpred(n) + value
3089
3090
                endif
        E.3.4.2
                     DPCM2 for 12-8-12 Decoder
3091
3092
        Xenco( n ) has the following format:
3093
                Xenco( n ) = "011 \text{ s } xxxx"
3094
                where,
3095
                     "011" is the code word
3096
                     "s" is the sign bit
                     "xxxx" is the four bit value field
3097
3098
        The codec equation is described as follows:
3099
                sign = Xenco(n) & 0x10
                value = 2 * (Xenco(n) & 0xf) + 8
3100
                if (sign > 0) then
3101
```

```
18-Jul-2012
3102
                    Xdeco( n ) = Xpred( n ) - value
3103
                else
3104
                    Xdeco(n) = Xpred(n) + value
3105
                endif
                     DPCM3 for 12-8-12 Decoder
        E.3.4.3
3106
3107
        Xenco( n ) has the following format:
3108
                Xenco( n ) = "010 \text{ s xxxx}"
3109
                where,
                    "010" is the code word
3110
3111
                    "s" is the sign bit
                    "xxxx" is the four bit value field
3112
3113
        The codec equation is described as follows:
3114
                sign = Xenco(n) & 0x10
                value = 4 * (Xenco(n) & 0xf) + 40 + 1
3115
                if (sign > 0) then
3116
                    Xdeco( n ) = Xpred( n ) - value
3117
                    if (Xdeco(n) < 0) then
3118
                        Xdeco(n) = 0
3119
                    endif
3120
3121
                else
3122
                    Xdeco(n) = Xpred(n) + value
                    if (Xdeco(\mathbf{n}) > 4095) then
3123
3124
                        Xdeco(n) = 4095
3125
                    endif
                endif
3126
3127
        E.3.4.4
                     DPCM4 for 12-8-12 Decoder
3128
        Xenco( n ) has the following format:
3129
                Xenco( n ) = "001 \text{ s } xxxx"
3130
                where,
                    "001" is the code word
3131
                    "s" is the sign bit
3132
3133
                    "xxxx" is the four bit value field
3134
        The codec equation is described as follows:
                sign = Xenco(n) & 0x10
3135
3136
                value = 8 * (Xenco(n) & 0xf) + 104 + 3
3137
                if (sign > 0) then
                    Xdeco( n ) = Xpred( n ) - value
3138
                    if (Xdeco(n) < 0) then
3139
                        Xdeco(n) = 0
3140
                    endif
3141
                else
3142
```

```
18-Jul-2012
3143
                    Xdeco(n) = Xpred(n) + value
                    if (Xdeco(n) > 4095)
3144
                        Xdeco(n) = 4095
3145
                    endif
3146
                endif
3147
        E.3.4.5
                     DPCM5 for 12-8-12 Decoder
3148
3149
        Xenco( n ) has the following format:
3150
                Xenco( n ) = "0001 \text{ s xxx}"
3151
                where,
3152
                    "0001" is the code word
                    "s" is the sign bit
3153
3154
                    "xxx" is the three bit value field
3155
        The codec equation is described as follows:
                sign = Xenco(n) & 0x8
3156
                value = 16 * (Xenco(n) & 0x7) + 232 + 7
3157
                if (sign > 0) then
3158
3159
                    Xdeco(n) = Xpred(n) - value
                    if (Xdeco(n) < 0) then
3160
                        Xdeco(n) = 0
3161
                    endif
3162
3163
                else
3164
                    Xdeco(n) = Xpred(n) + value
3165
                    if (Xdeco(\mathbf{n}) > 4095) then
                        Xdeco(n) = 4095
3166
                    endif
3167
                endif
3168
3169
        E.3.4.6
                     PCM for 12-8-12 Decoder
3170
        Xenco( n ) has the following format:
3171
                Xenco( n ) = "1 xxxxxxx"
3172
                where,
                    "1" is the code word
3173
3174
                    the sign bit is not used
                    "xxxxxxx" is the seven bit value field
3175
3176
        The codec equation is described as follows:
3177
                value = 32 * (Xenco(n) & 0x7f)
3178
                if (value > Xpred(n)) then
                    Xdeco(n) = value + 15
3179
3180
                else
                    Xdeco(n) = value + 16
3181
3182
                endif
```

3216

3217

3218

3219

endif

**Xenco( n )** has the following format:

**Xenco( n )** = "0001 s xx"

E.3.5.1

## E.3.5 3183 **Decoder for 12–7–12 Data Compression** 3184 Pixels without prediction are decoded using the following formula: 3185 **Xdeco**(n) = 32 \* **Xenco**(n) + 16 3186 Pixels with prediction are decoded using the following formula: 3187 if (**Xenco**(n) & 0x78 == 0x00) then use **DPCM1** 3188 3189 else if (**Xenco**( $\mathbf{n}$ ) & 0x78 == 0x08) then use **DPCM2** 3190 else if (**Xenco**( $\mathbf{n}$ ) & 0x78 == 0x10) then 3191 3192 use **DPCM3** else if (**Xenco**( $\mathbf{n}$ ) & 0x70 == 0x20) then 3193 3194 use **DPCM4** 3195 else if (**Xenco**( $\mathbf{n}$ ) & 0x70 == 0x30) then use **DPCM5** 3196 else if (**Xenco**( $\mathbf{n}$ ) & 0x78 == 0x18) then 3197 use **DPCM6** 3198 3199 else use PCM 3200 endif 3201 3202 DPCM1 for 12-7-12 Decoder 3203 **Xenco( n )** has the following format: **Xenco**( n ) = "0000 s xx" 3204 3205 where. "0000" is the code word 3206 "s" is the **sign** bit 3207 "xx" is the two bit value field 3208 3209 The codec equation is described as follows: 3210 sign = Xenco(n) & 0x43211 value = Xenco(n) & 0x3if (sign > 0) then 3212 Xdeco(n) = Xpred(n) - value3213 3214 else Xdeco(n) = Xpred(n) + value3215

DPCM2 for 12-7-12 Decoder

```
18-Jul-2012
3220
                where,
3221
                    "0001" is the code word
                    "s" is the sign bit
3222
                    "xx" is the two bit value field
3223
3224
        The codec equation is described as follows:
3225
                sign = Xenco(n) & 0x4
3226
                value = 2 * (Xenco(n) & 0x3) + 4
3227
                if (sign > 0) then
                    Xdeco(n) = Xpred(n) - value
3228
3229
                else
                    Xdeco(n) = Xpred(n) + value
3230
3231
                endif
3232
        E.3.5.2
                     DPCM3 for 12-7-12 Decoder
3233
        Xenco( n ) has the following format:
3234
                Xenco( n ) = "0010 \text{ s xx}"
3235
                where,
3236
                    "0010" is the code word
                    "s" is the sign bit
3237
3238
                    "xx" is the two bit value field
3239
        The codec equation is described as follows:
                sign = Xenco(n) & 0x4
3240
                value = 4 * (Xenco(n) & 0x3) + 12 + 1
3241
                if (sign > 0) then
3242
3243
                    Xdeco( n ) = Xpred( n ) - value
                    if (Xdeco(n) < 0) then
3244
                         Xdeco(n) = 0
3245
3246
                    endif
                else
3247
                    Xdeco(n) = Xpred(n) + value
3248
                    if (Xdeco(n) > 4095) then
3249
                         Xdeco(n) = 4095
3250
3251
                    endif
3252
                endif
3253
        E.3.5.3
                     DPCM4 for 12-7-12 Decoder
3254
        Xenco( n ) has the following format:
                Xenco( n ) = "010 \text{ s } xxx"
3255
3256
                where,
                    "010" is the code word
3257
3258
                    "s" is the sian bit
                    "xxx" is the three bit value field
3259
```

```
Version 1.1
18-Jul-2012
```

```
3260
        The codec equation is described as follows:
                sign = Xenco(n) & 0x8
3261
                value = 8 * (Xenco(n) & 0x7) + 28 + 3
3262
                if (sign > 0) then
3263
                    Xdeco(n) = Xpred(n) - value
3264
                    if (Xdeco(n) < 0) then
3265
3266
                        Xdeco(n) = 0
                    endif
3267
3268
                else
3269
                    Xdeco(n) = Xpred(n) + value
3270
                    if (Xdeco(n) > 4095) then
                        Xdeco(n) = 4095
3271
                    endif
3272
                endif
3273
        E.3.5.4
3274
                     DPCM5 for 12-7-12 Decoder
3275
        Xenco( n ) has the following format:
3276
                Xenco( n ) = "011 \text{ s } xxx"
3277
                where,
3278
                    "011" is the code word
3279
                    "s" is the sign bit
                    "xxx" is the three bit value field
3280
3281
        The codec equation is described as follows:
3282
                sign = Xenco(n) & 0x8
                value = 16 * (Xenco(n) & 0x7) + 92 + 7
3283
                if (sign > 0) then
3284
                    Xdeco(n) = Xpred(n) - value
3285
                    if (Xdeco(n) < 0) then
3286
3287
                        Xdeco(n) = 0
3288
                    endif
                else
3289
                    Xdeco(n) = Xpred(n) + value
3290
                    if (Xdeco(\mathbf{n}) > 4095) then
3291
3292
                        Xdeco(n) = 4095
3293
                    endif
3294
                endif
                     DPCM6 for 12-7-12 Decoder
3295
        E.3.5.5
3296
        Xenco( n ) has the following format:
                Xenco( n ) = "0011 \text{ s xx}"
3297
3298
                where,
3299
                    "0011" is the code word
                    "s" is the sign bit
3300
3301
                    "xx" is the two bit value field
```

```
Version 1.1
18-Jul-2012
```

```
3302
        The codec equation is described as follows:
                sign = Xenco(n) & 0x4
3303
                value = 32 * (Xenco(n) & 0x3) + 220 + 15
3304
3305
                if (sign > 0) then
                    Xdeco(n) = Xpred(n) - value
3306
                    if (Xdeco(n) < 0) then
3307
3308
                         Xdeco(n) = 0
                    endif
3309
3310
                else
3311
                    Xdeco(n) = Xpred(n) + value
3312
                    if (Xdeco(n) > 4095) then
                        Xdeco(n) = 4095
3313
                    endif
3314
                endif
3315
3316
        E.3.5.6
                     PCM for 12-7-12 Decoder
3317
        Xenco( n ) has the following format:
3318
                Xenco( n ) = "1 \times x \times x \times x"
3319
                where,
3320
                    "1" is the code word
3321
                    the sign bit is not used
                    "xxxxxx" is the six bit value field
3322
3323
        The codec equation is described as follows:
                value = 64 * (Xenco(n) & 0x3f)
3324
                if (value > Xpred(n)) then
3325
                    Xdeco(n) = value + 31
3326
                else
3327
3328
                    Xdeco(n) = value + 32
                endif
3329
        E.3.6
                    Decoder for 12–6–12 Data Compression
3330
3331
        Pixels without prediction are decoded using the following formula:
3332
                Xdeco(n) = 64 * Xenco(n) + 32
3333
        Pixels with prediction are decoded using the following formula:
3334
                if (Xenco(\mathbf{n}) & 0x3c == 0x00) then
3335
                    use DPCM1
                else if (Xenco(\mathbf{n}) & 0x3c == 0x04) then
3336
                    use DPCM3
3337
                else if (Xenco(\mathbf{n}) & 0x38 == 0x10) then
3338
                    use DPCM4
3339
3340
                else if (Xenco(\mathbf{n}) & 0x3c == 0x08) then
3341
                    use DPCM5
                else if (Xenco(\mathbf{n}) & 0x38 == 0x18) then
3342
                    use DPCM6
3343
```

```
18-Jul-2012
3344
                else if (Xenco( n ) & 0x3c == 0x0c) then
3345
                    use DPCM7
3346
                else
                    use PCM
3347
3348
                endif
3349
        Note: DPCM2 is not used.
3350
        E.3.6.1
                     DPCM1 for 12-6-12 Decoder
3351
        Xenco( n ) has the following format:
                Xenco( n ) = "0000 \text{ s x}"
3352
3353
                where.
                    "0000" is the code word
3354
                    "s" is the sign bit
3355
                    "x" is the one bit value field
3356
3357
        The codec equation is described as follows:
                sign = Xenco(n) & 0x2
3358
                value = Xenco(n) & 0x1
3359
3360
                if (sign > 0) then
                    Xdeco(n) = Xpred(n) - value
3361
3362
                else
                    Xdeco(n) = Xpred(n) + value
3363
                endif
3364
                     DPCM3 for 12-6-12 Decoder
3365
        E.3.6.2
3366
        Xenco( n ) has the following format:
                Xenco( n ) = "0001 \text{ s x}"
3367
3368
                where.
3369
                    "0001" is the code word
3370
                    "s" is the sign bit
3371
                    "x" is the one bit value field
3372
        The codec equation is described as follows:
3373
                sign = Xenco(n) & 0x2
                value = 4 * (Xenco(n) & 0x1) + 2 + 1
3374
                if (sign > 0) then
3375
                    Xdeco(n) = Xpred(n) - value
3376
3377
                    if (Xdeco(n) < 0) then
                        Xdeco(n) = 0
3378
                    endif
3379
3380
                else
3381
                    Xdeco(n) = Xpred(n) + value
                    if (Xdeco(\mathbf{n}) > 4095) then
3382
                        Xdeco(n) = 4095
3383
```

```
18-Jul-2012
3384
                    endif
3385
                endif
                     DPCM4 for 12-6-12 Decoder
        E.3.6.3
3386
3387
        Xenco( n ) has the following format:
                Xenco( n ) = "010 \text{ s } xx"
3388
3389
                where,
3390
                    "010" is the code word
                    "s" is the sign bit
3391
3392
                    "xx" is the two bit value field
3393
        The codec equation is described as follows:
3394
                sign = Xenco(n) & 0x4
3395
                value = 8 * (Xenco(n) & 0x3) + 10 + 3
                if (sign > 0) then
3396
                    Xdeco( n ) = Xpred( n ) - value
3397
                    if (Xdeco(n) < 0) then
3398
                        Xdeco(n) = 0
3399
3400
                    endif
3401
                else
                    Xdeco(n) = Xpred(n) + value
3402
                    if (Xdeco(n) > 4095) then
3403
                        Xdeco(n) = 4095
3404
3405
                    endif
3406
                endif
        E.3.6.4
3407
                     DPCM5 for 12-6-12 Decoder
3408
        Xenco( n ) has the following format:
                Xenco( n ) = "0010 \text{ s x}"
3409
3410
                where,
3411
                    "0010" is the code word
3412
                    "s" is the sign bit
                    "x" is the one bit value field
3413
3414
        The codec equation is described as follows:
3415
                sign = Xenco(n) & 0x2
3416
                value = 16 * (Xenco(n) & 0x1) + 42 + 7
                if (sign > 0) then
3417
3418
                    Xdeco( n ) = Xpred( n ) - value
3419
                    if (Xdeco(n) < 0) then
                        Xdeco(n) = 0
3420
3421
                    endif
3422
                else
3423
                    Xdeco(n) = Xpred(n) + value
                    if (Xdeco(n) > 4095) then
3424
```

```
18-Jul-2012
3425
                        Xdeco(n) = 4095
3426
                    endif
3427
                endif
        E.3.6.5
                     DPCM6 for 12-6-12 Decoder
3428
3429
        Xenco( n ) has the following format:
3430
                Xenco( n ) = "011 \text{ s } xx"
3431
                where,
3432
                    "011" is the code word
                    "s" is the sign bit
3433
3434
                    "xx" is the two bit value field
3435
        The codec equation is described as follows:
3436
                sign = Xenco(n) & 0x4
                value = 32 * (Xenco(n) & 0x3) + 74 + 15
3437
                if (sign > 0) then
3438
                    Xdeco(n) = Xpred(n) - value
3439
                    if (Xdeco(n) < 0) then
3440
3441
                        Xdeco(n) = 0
3442
                    endif
3443
                else
                    Xdeco(n) = Xpred(n) + value
3444
                    if (Xdeco(n) > 4095) then
3445
                        Xdeco(n) = 4095
3446
3447
                    endif
3448
                endif
3449
        E.3.6.6
                     DPCM7 for 12-6-12 Decoder
3450
        Xenco( n ) has the following format:
                Xenco( n ) = "0011 \text{ s x}"
3451
3452
                where.
3453
                    "0011" is the code word
                    "s" is the sign bit
3454
                    "x" is the one bit value field
3455
3456
        The codec equation is described as follows:
3457
                sign = Xenco(n) & 0x2
                value = 64 * (Xenco(n) & 0x1) + 202 + 31
3458
3459
                if (sign > 0) then
3460
                    Xdeco( n ) = Xpred( n ) - value
                    if (Xdeco(n) < 0) then
3461
                        Xdeco(n) = 0
3462
3463
                    endif
3464
                else
3465
                    Xdeco(n) = Xpred(n) + value
```

```
Version 1.1
        18-Jul-2012
3466
                     if (Xdeco(n) > 4095) then
3467
                         Xdeco(n) = 4095
3468
                     endif
3469
                 endif
3470
        E.3.6.7
                      PCM for 12-6-12 Decoder
3471
        Xenco( n ) has the following format:
3472
                 Xenco( n ) = "1 \times x \times x \times"
3473
                 where,
                     "1" is the code word
3474
3475
                     the sign bit is not used
                     "xxxxx" is the five bit value field
3476
3477
        The codec equation is described as follows:
                 value = 128 * (Xenco( n ) & 0x1f)
3478
                 if (value > Xpred( n )) then
3479
                     Xdeco(n) = value + 63
3480
                 else
3481
                     Xdeco(n) = value + 64
3482
3483
                 endif
```

Version 1.1 18-Jul-2012

3484

3506

# Annex F JPEG Interleaving (informative)

- This annex illustrates how the standard features of the CSI-2 protocol should be used to interleave (multiplex) JPEG image data with other types of image data, e.g. RGB565 or YUV422, without requiring a custom JPEG format such as JPEG8.
- The Virtual Channel Identifier and Data Type value in the CSI-2 Packet Header provide simple methods of interleaving multiple data streams or image data types at the packet level. Interleaving at the packet level minimizes the amount of buffering required in the system.
- The Data Type value in the CSI-2 Packet Header should be used to multiplex different image data types at the CSI-2 transmitter and de-multiplex the data types at the CSI-2 receiver.
- The Virtual Channel Identifier in the CSI-2 Packet Header should be used to multiplex different data streams (channels) at the CSI-2 transmitter and de-multiplex the streams at the CSI-2 receiver.
- The main difference between the two interleaving methods is that images with different Data Type values within the same Virtual Channel use the same frame and line synchronization information, whereas multiple Virtual Channels (data streams) each have their own independent frame and line synchronization information and thus potentially each channel may have different frame rates.
- Since the predefined Data Type values represent only YUV, RGB and RAW data types, one of the User Defined Data Type values should be used to represent JPEG image data.
- 3501 Figure 144 illustrates interleaving JPEG image data with YUV422 image data using Data Type values.
- Figure 145 illustrates interleaving JPEG image data with YUV422 image data using both Data Type values and Virtual Channel Identifiers.




Figure 144 Data Type Interleaving: Concurrent JPEG and YUV Image Data

3507

3508

3509

3510

3513




Figure 145 Virtual Channel Interleaving: Concurrent JPEG and YUV Image Data

Both Figure 144 and Figure 145 can be similarly extended to the interleaving of JPEG image data with any other type of image data, e.g. RGB565.

- Figure 146 illustrates the use of Virtual Channels to support three different JPEG interleaving usage cases:
- Concurrent JPEG and YUV422 image data.
  - Alternating JPEG and YUV422 output one frame JPEG, then one frame YUV
- Streaming YUV22 with occasional JPEG for still capture
- 3515 Again, these examples could also represent interleaving JPEG data with any other image data type.

3516 3517




Figure 146 Example JPEG and YUV Interleaving Use Cases