

IITB-CPU

EE224 : Digital Systems

By

FORAM TRIVEDI
(23B1269)

DEV ARORA
(23B1271)

AMAN RUSSEL
(23B1270)

Under the guidance of
Prof. Virendra Singh.

Electrical Engineering IITB

WORK DISTRIBUTION

1) Dev

- (i.) All Jump statements
 - (ii.) Final FSM
 - (iii.) Code of ALU, memory unit
 - (iv.) Testing and circuit verification
-

2) Aman


- (i) All load/store statements
 - (ii) Final Circuit Design
 - (iii) Code of Entire FSM and State outputs
 - (iv) Testing and circuit verification
-

3) Forum


- (i) All Arithmetic logical Unit statements
- (ii) Final State Diagram
- (iii) Code of All other components ; i.e. MDX-3, MVX-16, SE-6, SE-9, Register file, Register 16Bit, CPU Testbench
- (iv) Testing and circuit verification

IITB - CPU


Register File (16 bit Reg, 8 Registers);



General purpose register:




Condition code Register



In VHDL, registers can be implemented using easily.


Memory unit:



LOAD higher Immediate (LHI); (1000)

M_o - fetch

PC → Mem-Address	PC-en
Mem-Data → IR	Mem-read
CP → ALU A	ALU_ADD
+2 → ALU B	IR-en
ALUC → PC	




M_i - Store on MSBs

IR_0-7 → rZEB	RF_Write
rZEB → RF_D3	
IR_9-11 → RF_A3	

LOAD LOWER IMM : (LLI) (1001)

M₀ - fetch Instr.

PC → Mem-Address	PC_en
Mem_Data → IR	Mem-read
CP → ALUA	ALU_ADD
+2 → ALUB	IR_en
ALUC → PC	



M₂ - Store on LSB's

IR_0-7 → IZ8	RF_write
IZ8 → RF_D3	
IR_9-11 → RF_A3	

LOAD (LW) (1010) :


M₀ - fetch

PC → Mem-Address	PC_en
Mem_Data → IR	Mem-read
CP → ALUA	ALU_ADD
+2 → ALUB	IR_en
ALUC → PC	

M₃: Understand Opr (I type)

IR_6-8 → RF_A1	T1-write
RF_D1 → T1	T2-write
IR_9-11 → RF_A2	
RF_D2 → T2	

This part is useless but we want to minimize no of stages & this is reusable.



M₄: Compute Address (Add T₁ & Imm)

T1 → ALU_A	ALU_ADD
IR_0-5 → SE6	T3-write
SE6 → ALU_B	
ALU_C → T3	

M₅ : Memory Read

T3 → Mem_Addr	Mem_Read
Mem_Data → T3	T3_Write


M₆ - Load to Register (T₃ → Reg)

T ₃ → RF-D ₃	RF-write
IR_9-11 → RF-A ₃	

STORE (SW)(1011):

M₀ - fetch

PC → Mem-Address	PC_en
Mem-Data → IR	Mem-read
CP → ALU_A	ALU_ADD
+2 → ALU_B	
ALUC → PC	



M₃: Understand Opr (I type)

IR_6-8 → RF-A1	T1-write
RF-D1 → T1	T2-write
IR_9-11 → RF-A2	
RF-D2 → T2	


M₄: Compute Address (Add T₁ & Imm)

T ₁ → ALU_A	ALU_ADD
IR_0-5 → SE6	T3-write
SE6 → ALU_B	
ALUC → T3	

M₅: Memory write


T ₃ → Mem-Addr	Mem-write
T ₂ → Mem-Data	

Memory
Net diagram with all LOAD statements:



Arithmetic Logical Instructions

- 1 - Bring (Fetch) instructions from memory
- 2 - Understand Instruction
- 3 - Read operands
- 4 - Compute the result
- 5 - Update PC



Addition (ADD): (0000)

S₀ - Fetch

PC → Mem_Address
 Mem_Data → IR
 PC → ALU-A
 $t_2 \rightarrow ALU-B$
 $ALU-C \rightarrow PC$

PC_en
 Mem_read
 ALU-ADD
 IR_en

S₁ - Read Operands

$IR_{11-9} \rightarrow RF.A_1$
 $IR_{8-6} \rightarrow RF.A_2$
 $RF.D_1 \rightarrow T_1$
 $RF.D_2 \rightarrow T_2$

$T_2.en$
 $T_2.en$

S₂ - Operation


$T_1 \rightarrow ALU.A$
 $T_2 \rightarrow ALU.B$
 $ALU.C \rightarrow T_3$

ADD
 $T_2.en$

S₃ - Update result

$T_3 \rightarrow RF.D_3$
 $IR_{5-3} \rightarrow RF.A_3$

RF_en



Subtraction (SUB) : (0010)

S₅ - Fetch

PC → Mem_Address
 Mem_Data → IR
 PC → ALU-A
 $t_2 \rightarrow ALU-B$
 ALU-C → PC

PC-en
 Mem-read
 ALU-ADD
 IR-en

S₆ - Read Operands

IR₁₁₋₉ → RF_A₁
 IR₈₋₆ → RF_A₂
 RF_D₁ → T₁
 RF_D₂ → T₂

T₂-en
 T₂-en

S₇ - Operation


T₁ → ALU-A
 T₂ → ALU-B
 ALU-C → T₃

SUB
 T₃-en

S₈ - Update result

T₃ → RF_D₃
 IR₅₋₃ → RF_A₃

RF-en




Multiplication (MUL): (0011)

S₉ - Fetch

PC → Mem_Address	PC_en
Mem_Data → IR	Mem_read
PC → ALU-A	ALU_ADD
+2 → ALU-B	IR_en
ALU-C → PC	

S₁₀ - Read Operands

IR ₁₁₋₉ → RF_A ₁	T ₁ _en
IR ₈₋₆ → RF_A ₂	T ₂ _en
RF_D ₁ → T ₁	
RF_D ₂ → T ₂	



S₁₁ - Operation

T ₁ → ALU-A	MUL
T ₂ → ALU-B	
ALU-C → T ₃	T ₃ _en

S₁₂ - Update result

T ₃ → RF_D ₃	RF_en
IR ₅₋₃ → RF_A ₃	

Add immediate (ADD): 00001

S₃ - Fetch

PC → Mem_Address
 Mem_Data → IR
 PC → ALU_A
 +2 → ALU_B
 ALU_C → PC

PC_en
 Mem_read
 ALU_ADD
 IR_en

S₄ - Read Operands

IR₁₁₋₉ → RF_A₁
 RF_D₁ → T₁

T₁ → ALU_A
 IR₅₋₀ → SF6 → ALU_B
 ALU_C → T₃

T₁ → RF_en
 SF6 → T₃ → RF_en

S₅ - Operation

T₁ → ALU_A
 IR₅₋₀ → SF6 → ALU_B
 ALU_C → T₃


ADD
 T₃ → RF_en

S₆ - Update result

T₃ → RF_D₃
 IR₆₋₈ → RF_A₃

RF_en

IR



Logical And (AND) : (0100)

S₁₇ - Fetch

PC → Mem_Address
 Mem_Data → IR
 PC → ALU_A
 $+2 \rightarrow ALU_B$
 ALU_C → PC

PC_en
 Mem_read
 ALU_ADD
 IR_en

S₁₈ - Read Operands

IR₁₁₋₉ → RF_A₁
 IR₈₋₆ → RF_A₂
 RF_D₁ → T₁
 RF_D₂ → T₂

T₁_en
 T₂_en

S₁₉ - Operation


T₁ → ALU_A
 T₂ → ALU_B
 ALU_C → T₃

AND
 T₃_en

S₂₀ - Update result

T₃ → RF_D₃
 IR₅₋₃ → RF_A₃

RF_en



Logical OR (ORA): (0101)

S₂₁-Fetch

PC → Mem_Address
 Mem_Data → IR
 PC → ALU-A
 $T_2 \rightarrow ALU-B$
 $ALU-C \rightarrow PC$

S₂₂-Read Operands


$IR_{11-9} \rightarrow RF-A_1$
 $IR_{8-6} \rightarrow RF-A_2$
 $RF-D_1 \rightarrow T_1$
 $RF-D_2 \rightarrow T_2$

S₂₃-Operation

$T_1 \rightarrow ALU-A$
 $T_2 \rightarrow ALU-B$
 $ALU-C \rightarrow T_3$

S₂₄-Update result

$T_3 \rightarrow RF-D_3$
 $IR_{5-3} \rightarrow RF-A_3$



Logical Implication (IMP): (0110)

S₃₅ - Fetch

PC → Mem_Address
 Mem_Data → IR
 PC → ALU-A
 $T_2 \rightarrow ALU-B$
 ALU-C → PC

PC_en
 Mem_read
 ALU_ADD
 IR_en

S₄₆ - Read Operands

$IR_{11-9} \rightarrow RF.A_1$
 $IR_{8-6} \rightarrow RF.A_2$
 $RF.D_1 \rightarrow T_1$
 $RF.P_2 \rightarrow T_2$

T₁_en
 T₂_en

S₄₇ - Operation


$T_1 \rightarrow ALU-A$
 $T_2 \rightarrow ALU-B$
 ALU-C → T₃

IMP
 T₃_en

S₄₈ - Update result

$T_3 \rightarrow RF.D_3$
 $IR_{5-3} \rightarrow RF.A_3$

RF_en



BEQ (Branch on Equality)

IR



- 1) Fetch Instruction
- 2) Update PC
- 3) Understand Instruction
- 4) Read Operands
- 5) Check for equality

Do:-

$$\begin{array}{l|l}
 \text{PC} \rightarrow \text{Mem-A} & \text{Mem-Read} \\
 \text{PC} \rightarrow \text{ALU-A} & \text{ALU-ADD} \\
 \text{Mem-D} \rightarrow \text{IR} & \text{IR-en} \\
 \text{ALU-C} \rightarrow \text{PC} & \\
 +2 \rightarrow \text{ALU-B} & \text{PC-en}
 \end{array}$$

D₁:-


$$\begin{array}{l|l}
 \text{IR}_{11-4} \rightarrow \text{RF-A}_1 & \text{T}_1\text{-en} \\
 \text{IR}_{8-6} \rightarrow \text{RF-A}_2 & \text{T}_2\text{-en} \\
 \text{RF-D}_1 \rightarrow \text{T}_1 & \\
 \text{RF-D}_2 \rightarrow \text{T}_2 &
 \end{array}$$

D₂:- ($Z=1$ if $\text{ALU-C}=0$; else = 0)

$$\begin{array}{l|l}
 \text{T}_1 \rightarrow \text{ALU-A} & \text{ALU-SUB} \\
 \text{T}_2 \rightarrow \text{ALU-B} & \\
 \text{ALU-C} \rightarrow Z &
 \end{array}$$

D₃:- (If $Z=1$)

$$\begin{array}{l|l}
 \text{PC} \rightarrow \text{ALU-A} & \text{ALU-ADD} \\
 \text{IR}_{5-0} \rightarrow \text{SE-6} & \text{PC-en} \\
 \text{SE-6} \rightarrow \text{LS-1} & \\
 \text{LS-1} \rightarrow \text{ALU-B} & \\
 \text{ALU-C} \rightarrow \text{PC} &
 \end{array}$$




D₄:-

$$\begin{array}{l|l}
 \text{PC} \rightarrow \text{ALU-A} & \text{PC-en} \\
 +2 \rightarrow \text{ALU-B} & \text{ALU-SUB} \\
 \text{ALU-C} \rightarrow \text{PC} &
 \end{array}$$


Jump and Link

- 1) Fetch Instruction
- 2) Update PC
- 3) Understand instruction and fetch operand
- 4) Store PC value
- 5) Compute PC and update



D₁:

$$\begin{array}{l|l}
 \text{PC} \rightarrow \text{Mem-A} & \text{Mem-Read} \\
 \text{PC} \rightarrow \text{ALU-A} & \text{ALU-ADD} \\
 \text{Mem-D} \rightarrow \text{IR} & \text{IR-en} \\
 \text{ALU-C} \rightarrow \text{PC} & \\
 +2 \rightarrow \text{ALU-B} & \text{PC-en}
 \end{array}$$



D₂:

no data transfer | Understand instruction

D₃:

$$\begin{array}{l|l}
 \text{IR}_{9-11} \rightarrow \text{RF-A}_3 & \text{RF-en} \\
 \text{PC} \rightarrow \text{RF-D}_3 &
 \end{array}$$

D₄:

$$\begin{array}{l|l}
 \text{PC} \rightarrow \text{ALU-A} & \text{ALU-ADD} \\
 \text{IR}_{5-0} \rightarrow \text{SE-9} & \text{PC-en} \\
 \text{SE-6} \rightarrow \text{LS-1} & \\
 \text{LS-1} \rightarrow \text{ALU-B} & \\
 \text{ALU-C} \rightarrow \text{PC} &
 \end{array}$$

D₅:

$$\begin{array}{l|l}
 \text{PC} \rightarrow \text{ALU-A} & \text{PC-en} \\
 +2 \rightarrow \text{ALU-B} & \text{ALU-SOB} \\
 \text{ALU-C} \rightarrow \text{PC} &
 \end{array}$$

Jump and Link to Register

- 1) Fetch Instruction
- 2) Update PC
- 3) Understand instruction and fetch operand
- 4) Store PC value
- 5) Compute PC and update

IR




D₀:

$$\begin{array}{l}
 \text{PC} \rightarrow \text{Mem-A} \quad | \text{Mem-Read} \\
 \text{PC} \rightarrow \text{ALU-A} \quad | \text{ALU-ADD} \\
 \text{Mem-D} \rightarrow \text{IR} \quad | \text{IR-en} \\
 \text{ALU-C} \rightarrow \text{PC} \quad | \\
 +2 \rightarrow \text{ALU-B} \quad | \text{PC-en}
 \end{array}$$

D₄:

no data transfer | Understand instruction



D₅:


$$\begin{array}{l}
 \text{IR}_{9-11} \rightarrow \text{RF-A}_3 \quad | \text{RF-en} \\
 \text{PC} \rightarrow \text{RF-D}_3 \quad |
 \end{array}$$

D₇:

$$\begin{array}{l}
 \text{IR}_{8-6} \rightarrow \text{RF-A}_1 \quad \text{PC-en} \\
 \text{RF-D}_1 \rightarrow \text{PC}
 \end{array}$$

Jump

- 1) Fetch Instruction
- 2) Update PC
- 3) Understand instruction
- 4) Compute PC ; Update PC




Do:-

$$\begin{array}{l|l} \text{PC} \rightarrow \text{Mem-A} & \text{Mem-Read} \\ \text{PC} \rightarrow \text{ALU-A} & \text{ALU-ADD} \\ \text{Mem-D} \rightarrow \text{IR} & \text{IR-en} \\ \text{ALU-C} \rightarrow \text{PC} & \\ +2 \rightarrow \text{ALU-B} & \text{PC-en} \end{array}$$

Dy:-

no data transfer | Understand instruction




D8:-

$$\begin{array}{l|l} \text{PC} \rightarrow \text{ALU-A} & \text{ALU-ADD} \\ \text{IR}_{11-0} \rightarrow \text{SE-9} & \text{PC-en} \\ \text{SE-12} \rightarrow \text{LS-1} & \\ \text{LS-1} \rightarrow \text{ALU-B} & \\ \text{ALU-C} \rightarrow \text{PC} & \end{array}$$

D9:-

$$\begin{array}{l|l} \text{PC} \rightarrow \text{ALU-A} & \text{PC-en} \\ +2 \rightarrow \text{ALU-B} & \text{ALU-SUB} \\ \text{ALU-C} \rightarrow \text{PC} & \end{array}$$

FSM



S₁ - Fetch

$PC \rightarrow \text{Mem-Address}$
 $\text{Mem-data} \rightarrow IR$
 $PC \rightarrow ALU-A$
 $+2 \rightarrow ALU-B$
 $ALU-C \rightarrow PC$

PC_{en}
 Mem-read
 ADD
 $IR-en$

S₂ - Loading T₁, T₂ (I)

$IR_{11-9} \rightarrow RF-A_1$	T_1-en
$RF-D_1 \rightarrow T_1$	T_2-en
$IR_{8-6} \rightarrow RF-A_2$	
$RF-D_2 \rightarrow T_2$	

S₃ - Loading T₁, T₂ (II)

$IR_{8-6} \rightarrow RF-A_1$	T_1-en
$RF-D_1 \rightarrow T_1$	T_2-en
$IR_{11-9} \rightarrow RF-A_2$	
$RF-D_2 \rightarrow T_2$	

S₄ - Operation

$T_1 \rightarrow ALU-A$
 $T_2 \rightarrow ALU-B$
 $ALU-C \rightarrow T_3$

Openⁿ

S₅ - Addition with Imm.

$T_1 \rightarrow ALU-A$
 $IR_{0-5} \rightarrow SE6$
 $SE6 \rightarrow ALU-B$
 $ALU-C \rightarrow T_3$

ADD

T₃-en

S₆ - (Z=1 if ALU-C=0 else =0)

$T_1 \rightarrow ALU-A$
 $T_2 \rightarrow ALU-B$
 $ALU-C \rightarrow Z$

SUB

S₇ - Store PC value

$IR_{11-9} \rightarrow RF_A_3$
 $PC \rightarrow RF_D_3$

S₁₃ - Memory Read

$T_3 \rightarrow Mem_Address$
 $Mem_data \rightarrow T_3$

Memory
 T_3_en

S₈ - Change PC value (I)

$PC \rightarrow ALU_A$
 $IR_{8-0} \rightarrow SE_9$
 $SE_9 \rightarrow LS_1$
 $LS_1 \rightarrow ALU_B$
 $ALU_C \rightarrow PC$

S₁₄ - Memory write

$T_3 \rightarrow Mem_Address$
 $T_2 \rightarrow Mem_data$

Memory
 Mem_en

S₁₅ - if ($Z = 1$)

$PC \rightarrow ALU_A$
 $IR_{5-0} \rightarrow SE_6$
 $SE_6 \rightarrow LS_1$
 $LS_1 \rightarrow ALU_B$
 $ALU_C \rightarrow PC$

S₉ - Store on MSBs

$IR_{7-0} \rightarrow YZE_8$
 $YZE_8 \rightarrow RF_D_3$
 $IR_{11-9} \rightarrow RF_A_3$

S₁₆ - Change PC value (II)

$IR_{8-0} \rightarrow RF_A_1$
 $RF_D_1 \rightarrow PC$
 $T_2 \rightarrow PC$

S₁₇ - Load to Register (III)

$T_3 \rightarrow RF_D_3$
 $IR_{11-9} \rightarrow RF_A_3$

S₁₈ - Subtraction of PC

$PC \rightarrow ALU_A$
 $+2 \rightarrow ALU_B$
 $ALU_C \rightarrow PC$

S₁₁ - Load to register (I)

$T_3 \rightarrow RF_D_3$
 $IR_{5-3} \rightarrow RF_A_3$


S₁₂ - Load to register (II)

$T_3 \rightarrow RF_D_3$
 $IR_{6-8} \rightarrow RF_A_3$

gnd | A-DJA + IT
 | B-DJA + IT
 | S + D-DJA

IT + RF_A1
 $T \leftarrow 12.32$
 $A-5R \leftarrow 12.32$
 $T \leftarrow 12.32$

IT + RF_A1
 $T \leftarrow 12.32$
 $A-5R + RF_A1$
 $T \leftarrow 12.32$



MUX TABLES:

MUX 1		
0 0	Disconnect	
0 1	PC	
1 0	T ₃	

MUX 2		
0 0	Disconnect	
0 1	9-11	
1 0	6-8	

MUX 3		
0 0	Disconnect	
0 1	9-11	
1 0	6-8	

MUX 4		
0 0	Disconnect	
0 1	2-5	
1 0	9-11	
1 1	6-8	

MUX 5		
0 0 0	Disconnect	
0 0 1	+2	
0 1 0	T ₂	
0 1 1	SEG-L5	
1 0 0	SEG	
1 0 1	SEG-L5	

MUX 6		
0 0 0	Disconnect	
0 0 1	+2	
0 1 0	T ₂	
0 1 1	SEG-L5	
1 0 0	SEG	
1 0 1	SEG-L5	

MUX 7		
0 0 0	Disconnect	
0 0 1	PC	
0 1 0	T2E	
0 1 1	1ZE	
1 0 0	T _C	


MUX 8		
0 0 0	Disconnect	
0 0 1	ALU-C	
0 1 0	Mean-Data	

→ ALU-B


	A	19	17	16	15	14	13	12	11	10	9	7	6	4	3	2	1	0	MUX ALU Mode
State	MUX1 Select	MUX1 Select	MUX2	MUX3	MUX4	MUX5	MUX6	MUX7	MUX8	MUX9	MUX10	MUX11	MUX12	MUX13	MUX14	MUX15	MUX16	MUX17	MUX18
S ₁	01	00	00	00	00	01	001	000	000	000	11	0000	0000	0000	0000	0000	0000	0000	0000
S ₂	00	01	10	00	00	000	000	000	000	000	00	0000	0000	0000	0000	0000	0000	0000	0000
S ₃	00	00	00	00	00	010	10	010	000	000	01	00	0000	0000	0000	0000	0000	0000	0000
S ₄	00	00	00	00	00	010	010	010	000	000	00	00	0000	0000	0000	0000	0000	0000	0010
S ₅	00	00	00	00	10	00	000	000	000	000	00	00	0000	0000	0000	0000	0000	0000	0000
S ₆	00	00	00	00	00	010	01	011	000	000	00	00	0000	0000	0000	0000	0000	0000	0000
S ₇	00	00	00	00	10	00	000	000	010	000	00	00	0000	0000	0000	0000	0000	0000	0000
S ₈	00	00	00	00	10	00	000	000	011	000	00	00	0000	0000	0000	0000	0000	0000	0000
S ₉	00	00	00	00	00	010	10	100	000	000	01	00	0000	0000	0000	0000	0000	0000	0000
S ₁₀	00	00	00	00	01	00	000	000	100	00	00	00	0000	0000	0000	0000	0000	0000	0000
S ₁₁	00	00	00	00	10	00	000	000	100	00	00	00	0000	0000	0000	0000	0000	0000	0000
S ₁₂	00	00	00	00	00	00	000	000	000	000	00	00	0000	0000	0000	0000	0000	0000	0000
S ₁₃	10	00	00	00	00	00	000	000	000	000	10	00	0000	0000	0000	0000	0000	0000	0000
S ₁₄	10	00	00	00	00	00	000	000	000	000	00	00	0000	0000	0000	0000	0000	0000	0000
S ₁₅	00	00	00	00	11	00	000	000	100	00	00	00	0000	0000	0000	0000	0000	0000	0000
S ₁₆	01	00	00	00	00	01	001	000	000	000	11	0000	0000	0000	0000	0000	0000	0000	0010

SCREENSHOTS OF WORKING SIMULATIONS


1) ADD




2) SUBTRACT




3) MUL




4) ADI




5) AND




6) ORA



7) **IMP**



8) LHI



9) LLI

0000000010001000				
1011100100000000				
1011100110001000				
10111000001111000				
00000000000001010				
1011100110001000				
UUUUUUUUUUUUUUUUU				
UUUUUUUUUUUUUUUUU				0000000010001000
00000000000000000000	00011000000000000000	00000000000000000000	00000000000000000000	01000000000000000000
000000000000010100				
1001111010001000				
000000000000000000				
1001				


10) LW

000	0000000010001000				
000	1011100100000000				
000	1011100110001000				
000	10111000001111000				
010	00000000000001010				
000	1011100110001000				
...	UUUUUUUUUUUUUUUUU			1011100110001000	
000	0000000010001000				
0..	00100100000000000000	00000000001000000000	10000000000000000000	00000000000000000000	01000000000000000000
110	000000000000000000				
111	10101000111111				
000	000000000000000000				
1010					


11) SW




12) BEQ



13) JAL



14) JLR



15) Jump

Reference:

		Msgs
+	/cpu_tb/R1o	0000000010001000
+	/cpu_tb/R2o	1011100100000000
+	/cpu_tb/R3o	1011100110001000
+	/cpu_tb/R4o	1011100001111000
+	/cpu_tb/R5o	00000000000001011
+	/cpu_tb/R6o	1011100110001000
+	/cpu_tb/R7o	1011100110001000
+	/cpu_tb/R8o	0000000010001000
	/cpu_tb/dk	1
	/cpu_tb/reset	0
+	/cpu_tb/mux_out	00000010000000...
+	/cpu_tb/PC_out	00000000000011100
+	/cpu_tb/IR_out	1111001010000000
+	/cpu_tb/CCR_out	0000000000000000
+	/cpu_tb/oper_out	1111