

IITB-CPU

EE224 : Digital Systems

By

FORAM TRIVEDI

(23B1269)

DEV ARORA

(23B1271)

AMAN RUSSEL

(23B1270)


Under the guidance of

Prof. Virendra Singh.

Electrical Engineering IITB

# Arithmetic Logical Instructions

- 1 - Bring (Fetch) instructions from memory
- 2 - Understand Instruction
- 3 - Read operands
- 4 - Compute the result
- 5 - Update PC




Addition (ADD) : (0000)

S<sub>0</sub> - Fetch

PC → Mem\_Address  
 Mem\_Data → IR  
 PC → ALU-A  
 $t_2 \rightarrow ALU-B$   
 $ALU-C \rightarrow PC$

PC\_en  
 Mem\_read  
 ALU-ADD  
 IR\_en



S<sub>1</sub> - Read Operands

$IR_{11-9} \rightarrow RF.A_1$   
 $IR_{8-6} \rightarrow RF.A_2$   
 $RF.D_1 \rightarrow T_1$   
 $RF.D_2 \rightarrow T_2$

T1\_en  
 T2\_en

S<sub>2</sub> - Operation

$T_1 \rightarrow ALU-A$   
 $T_2 \rightarrow ALU-B$   
 $ALU-C \rightarrow T_1$

ADD  
 T2\_en

S<sub>3</sub> - Update result

$T_1 \rightarrow RF.D_3$   
 $IR_{5-3} \rightarrow RF.A_3$

RF\_en

## Subtraction (SUB) : (0010)

### S<sub>5</sub> - Fetch

PC → Mem\_Address  
 Mem\_Data → IR  
 PC → ALU-A  
 $t_2 \rightarrow ALU-B$   
 ALU-C → PC

PC-en  
 Mem-read  
 ALU-ADD  
 IR-en

### S<sub>6</sub> - Read Operands

$IR_{11-9} \rightarrow RF\_A_1$   
 $IR_{8-6} \rightarrow RF\_A_2$   
 $RF\_D_1 \rightarrow T_1$   
 $RF\_D_2 \rightarrow T_2$

T<sub>2</sub>-en  
 T<sub>2</sub>-en

### S<sub>7</sub> - Operation


$T_1 \rightarrow ALU-A$   
 $T_2 \rightarrow ALU-B$   
 ALU-C → T<sub>1</sub>

SUB  
 T<sub>2</sub>-en

### S<sub>8</sub> - Update result

$T_1 \rightarrow RF-D_3$   
 $IR_{5-3} \rightarrow RF-A_3$


RF-en



## Multiplication (MUL): (0011)

### S<sub>0</sub> - Fetch

PC → Mem_Address	PC_en
Mem_Data → IR	Mem_read
PC → ALU-A	ALU_ADD
+2 → ALU-B	IR_en
ALU-C → PC	



### S<sub>10</sub> - Read Operands

IR <sub>11-9</sub> → RF_A <sub>1</sub>	T <sub>1</sub> _en
IR <sub>8-6</sub> → RF_A <sub>2</sub>	T <sub>2</sub> _en
RF_D <sub>1</sub> → T <sub>1</sub>	
RF_D <sub>2</sub> → T <sub>2</sub>	

### S<sub>11</sub> - Operation

T <sub>1</sub> → ALU-A	MUL
T <sub>2</sub> → ALU-B	
ALU_C → T <sub>1</sub>	T <sub>2</sub> _en

### S<sub>12</sub> - Update result


T <sub>1</sub> → RF_D <sub>3</sub>	RF_en
IR <sub>5-3</sub> → RF_A <sub>3</sub>	

## Add immediate (ADD): 00001

### S<sub>13</sub> - Fetch

PC → Mem\_Address  
 Mem\_Data → IR  
 PC → ALU\_A  
 $+2 \rightarrow$  ALU\_B  
 ALU\_C → PC

PC\_en  
 Mem\_read  
 ALU\_ADD  
 IR\_en



### S<sub>14</sub> - Read Operands

IR<sub>11-9</sub> → RF\_A<sub>1</sub>  
 RF\_D<sub>1</sub> → T<sub>1</sub>

T<sub>1</sub>\_en

### S<sub>15</sub> - Operation

T<sub>1</sub> → ALU\_A  
 IR<sub>5-0</sub> → SF6 → ALU\_B  
 ALU\_C → T<sub>1</sub>


ADD

T<sub>1</sub>\_en

### S<sub>16</sub> - Update result

T<sub>1</sub> → RF\_D<sub>3</sub>  
 IR<sub>6-8</sub> → RF\_A<sub>3</sub>

RF\_en



**Logical And (AND) : (0100)**

**S<sub>17</sub> - Fetch**

$PC \rightarrow \text{Mem\_Address}$   
 $\text{Mem\_Data} \rightarrow IR$   
 $PC \rightarrow ALU\text{-}A$   
 $+2 \rightarrow ALU\text{-}B$   
 $ALU\text{-}C \rightarrow PC$

$PC\_en$   
 $\text{Mem\_read}$   
 $ALU\text{-}ADD$   
 $IR\_en$

**S<sub>18</sub> - Read Operands**

$IR_{11-9} \rightarrow RF\text{-}A_1$   
 $IR_{8-6} \rightarrow RF\text{-}A_2$   
 $RF\text{-}D_1 \rightarrow T_1$   
 $RF\text{-}D_2 \rightarrow T_2$

$T_1\text{-}en$   
 $T_2\text{-}en$

**S<sub>19</sub> - Operation**


$T_1 \rightarrow ALU\text{-}A$   
 $T_2 \rightarrow ALU\text{-}B$   
 $ALU\text{-}C \rightarrow T_1$

$AND$   
 $T_1\text{-}en$

**S<sub>20</sub> - Update result**

$T_1 \rightarrow RF\text{-}D_3$   
 $IR_{5-3} \rightarrow RF\text{-}A_3$

$RF\_en$




## Logical OR (ORA): (0101)

### S<sub>21</sub> - Fetch

PC → Mem\_Address  
 Mem\_Data → IR  
 PC → ALU-A  
 $+2 \rightarrow$  ALU-B  
 ALU-C → PC

PC-en  
 Mem-read  
 ALU-ADD  
 IR-en



### S<sub>22</sub> - Read Operands

$IR_{11-9} \rightarrow RF\text{-}A_1$   
 $IR_{8-6} \rightarrow RF\text{-}A_2$   
 $RF\text{-}D_1 \rightarrow T_1$   
 $RF\text{-}D_2 \rightarrow T_2$

T<sub>1</sub>-en  
 T<sub>2</sub>-en

### S<sub>23</sub> - Operation

$T_1 \rightarrow ALU\text{-}A$   
 $T_2 \rightarrow ALU\text{-}B$   
 ALU-C → T<sub>1</sub>

OR  
 T<sub>2</sub>-en

### S<sub>24</sub> - Update result

$T_1 \rightarrow RF\text{-}D_3$   
 $IR_{5-3} \rightarrow RF\text{-}A_3$


RF-en

## Logical Implication (IMP): (0110)

### S<sub>35</sub> - Fetch

PC → Mem\_Address  
 Mem\_Data → IR  
 PC → ALU-A  
 $+2 \rightarrow$  ALU-B  
 ALU-C → PC

PC-en  
 Mem-read  
 ALU-ADD  
 IR-en



### S<sub>46</sub> - Read Operands

$IR_{11-9} \rightarrow RF\_A_1$   
 $IR_{8-6} \rightarrow RF\_A_2$   
 $RF\_D_1 \rightarrow T_1$   
 $RF\_P_2 \rightarrow T_2$

T<sub>1</sub>-en  
 T<sub>2</sub>-en

### S<sub>57</sub> - Operation

$T_1 \rightarrow ALU\text{-}A$   
 $T_2 \rightarrow ALU\text{-}B$   
 ALU-C → T<sub>i</sub>

IMP  
 T<sub>2</sub>-en

### S<sub>68</sub> - Update result

$T_1 \rightarrow RF\text{-}D_3$   
 $IR_{5-3} \rightarrow RF\text{-}A_3$

RF-en

## BEQ (Branch on Equality)

IR



- 1) Fetch Instruction
- 2) Update PC
- 3) Understand Instruction
- 4) Read Operands
- 5) Check for equality

Do:-

$$\begin{array}{l|l}
 \text{PC} \rightarrow \text{Mem-A} & \text{Mem-Read} \\
 \text{PC} \rightarrow \text{ALU-A} & \text{ALU-ADD} \\
 \text{Mem-D} \rightarrow \text{IR} & \text{IR-en} \\
 \text{ALU-C} \rightarrow \text{PC} & \\
 +2 \rightarrow \text{ALU-B} & \text{PC-en}
 \end{array}$$

Di:-



$$\begin{array}{l|l}
 \text{IR}_{11-4} \rightarrow \text{RF-A}_1 & \text{T}_1\text{-en} \\
 \text{IR}_{8-6} \rightarrow \text{RF-A}_2 & \text{T}_2\text{-en} \\
 \text{RF-D}_1 \rightarrow \text{T}_1 & \\
 \text{RF-D}_2 \rightarrow \text{T}_2 &
 \end{array}$$

D<sub>2</sub>:- ( $Z=1$  if  $\text{ALU-C}=0$ ; else = 0)

$$\begin{array}{l|l}
 \text{T}_1 \rightarrow \text{ALU-A} & \text{ALU-SUB} \\
 \text{T}_2 \rightarrow \text{ALU-B} & \\
 \text{ALU-C} \rightarrow Z &
 \end{array}$$

D<sub>3</sub>:- (If  $Z=1$ )

$$\begin{array}{l|l}
 \text{PC} \rightarrow \text{ALU-A} & \text{ALU-ADD} \\
 \text{IR}_{5-0} \rightarrow \text{SE-6} & \text{PC-en} \\
 \text{SE-6} \rightarrow \text{LS-1} & \\
 \text{LS-1} \rightarrow \text{ALU-B} & \\
 \text{ALU-C} \rightarrow \text{PC} &
 \end{array}$$



IR




## Jump and Link

- 1) Fetch Instruction
- 2) Update PC
- 3) Understand instruction and fetch operand
- 4) Store PC value
- 5) Compute PC and update

D<sub>0</sub>:

$PC \rightarrow \text{Mem-A}$  | Mem-Read  
 $PC \rightarrow \text{ALU-A}$  | ALU-ADD  
 $\text{Mem-D} \rightarrow \text{IR}$  | IR-en  
 $\text{ALU-C} \rightarrow PC$   
 $+2 \rightarrow \text{ALU-B}$  | PC-en



D<sub>4</sub>:


no data transfer | Understand instruction

D<sub>5</sub>:

$IR_{9-11} \rightarrow RF\ A_3$  | RF-en  
 $PC \rightarrow RF\ D_3$

D<sub>6</sub>:

$PC \rightarrow \text{ALU-A}$  | ALU-ADD  
 $IR_{5-0} \rightarrow SE-6$  | PC-en  
 $SE-6 \rightarrow LS-1$   
 $LS-1 \rightarrow \text{ALU-B}$   
 $\text{ALU-C} \rightarrow PC$



## Jump and Link to Register


IR



- 1) Fetch Instruction
- 2) Update PC
- 3) Understand instruction and fetch operand
- 4) Store PC value
- 5) Compute PC and update

D<sub>0</sub>:

$$\begin{array}{l}
 PC \rightarrow \text{Mem-A} \quad | \quad \text{Mem-Read} \\
 PC \rightarrow \text{ALU-A} \quad | \quad \text{ALU-ADD} \\
 \text{Mem-D} \rightarrow IR \quad | \quad IR\_en \\
 \text{ALU-C} \rightarrow PC \quad | \quad PC\_en \\
 +2 \rightarrow \text{ALU-B} \quad | \quad PC\_en
 \end{array}$$



D<sub>4</sub>:


$$\begin{array}{l}
 \text{no data transfer} \quad | \quad \text{Understand instruction} \\
 \text{IR} \rightarrow RF-A_3 \quad | \quad RF\_en
 \end{array}$$

D<sub>5</sub>:

$$\begin{array}{l}
 IR_{9-11} \rightarrow RF-A_3 \quad | \quad RF\_en \\
 PC \rightarrow RF-D_3 \quad | \quad
 \end{array}$$


D<sub>7</sub>:

$$\begin{array}{l}
 IR_{8-6} \rightarrow RF-A_1 \quad | \quad PC\_en \\
 RF-D_1 \rightarrow PC \quad |
 \end{array}$$



# Jump

- 1) Fetch Instruction
- 2) Update PC
- 3) Understand instruction
- 4) Compute PC ; Update PC




Do:-

$$\begin{array}{l|l} PC \rightarrow \text{Mem-A} & \text{Mem-Read} \\ PC \rightarrow \text{ALU-A} & \text{ALU-ADD} \\ \text{Mem-D} \rightarrow \text{IR} & \text{IR-en} \\ \text{ALU-C} \rightarrow \text{PC} & \\ +2 \rightarrow \text{ALU-B} & \text{PC-en} \end{array}$$


D<sub>y</sub>:-

no data transfer | Understand instruction




D<sub>8</sub>:-

$$\begin{array}{l|l} PC \rightarrow \text{ALU-A} & \text{ALU-ADD} \\ \text{IR}_{11-0} \rightarrow \text{SE-12} & \text{PC-en} \\ \text{SE-12} \rightarrow \text{LS-1} & \\ \text{LS-1} \rightarrow \text{ALU-B} & \\ \text{ALU-C} \rightarrow \text{PC} & \end{array}$$




# IITB - CPU


Register File (16 bit Reg, 8 Registers);



General purpose register:




Condition code Register



In VHDL, registers can be implemented using easily.


Memory unit:



LOAD higher Immediate (LHI); (1000)

M<sub>o</sub> - fetch

PC → Mem-Address	PC-en
Mem-Data → IR	Mem-read
CP → ALU A	ALU_ADD
+2 → ALU B	IR-en
ALUC → PC	




M<sub>i</sub> - Store on MSBs

IR_0-7 → TZEB	RF_Write
TZEB → RF_D3	
IR_9-11 → RF_A3	

## LOAD LOWER IMM : (LLI) (1001)

M<sub>0</sub> - fetch Instr.

PC → Mem-Address	PC_en
Mem_Data → IR	Mem-read
CP → ALUA	ALU_ADD
+2 → ALUB	IR_en
ALUC → PC	



M<sub>2</sub> - Store on LSB's

IR_0-7 → IZ8	RF_Write
IZ8 → RF_D3	
IR_9-11 → RF_A3	

## LOAD (LW) (1010) :


M<sub>0</sub> - fetch

PC → Mem-Address	PC_en
Mem_Data → IR	Mem-read
CP → ALUA	ALU_ADD
+2 → ALUB	IR_en
ALUC → PC	

M<sub>3</sub>: Understand Opr (I type)

IR_6-8 → RF_A1	T1_en
RF_D1 → T1	T2_en
IR_9-11 → RF_A2	
RF_D2 → T2	

This part is useless but we want to minimize no of stages & this is reusable.



M<sub>4</sub>: Compute Address (Add T<sub>1</sub> & Imm)

T1 → ALU_A	ALU_ADD
IR_0-5 → SE6	T3_en
SE6 → ALU_B	
ALU_C → T3	

M<sub>5</sub> : Memory Read

T3 → Mem_Addr	Mem_Read
Mem_Data → T3	T3_en


M<sub>6</sub> - Load to Register ( $T_3 \rightarrow \text{Reg}$ )

$T_3 \rightarrow RF\_D_3$	RF_write
$IR\_9-11 \rightarrow RF\_A_3$	

STORE (SW)(1011):

M<sub>0</sub> - fetch

$PC \rightarrow \text{Mem-Address}$	PC_en
$\text{Mem-Data} \rightarrow IR$	Mem-read
$CP \rightarrow ALUA$	ALU_ADD
$+2 \rightarrow ALUB$	
$ALUC \rightarrow PC$	



M<sub>3</sub>: Understand Opr (I type)

$IR\_6-8 \rightarrow RF\_A1$	T1_en
$RF\_D1 \rightarrow T1$	T2_en
$IR\_9-11 \rightarrow RF\_A2$	
$RF\_D2 \rightarrow T2$	


M<sub>4</sub>: Compute Address (Add T<sub>1</sub> & Imm)

$T1 \rightarrow ALU\_A$	ALU_ADD
$IR\_0-5 \rightarrow SE6$	T3_en
$SE6 \rightarrow ALU\_B$	
$ALUC \rightarrow T3$	

M<sub>5</sub>: Memory write

$T3 \rightarrow \text{Mem-Addr}$	Mem_Write
$T2 \rightarrow \text{Mem-Data}$	

Memory  
Net diagram with all LOAD statements:



### MUX SIGNALS:

MUX 1: 6

$P_{11}$	$P_{10}$	out
0	0	Disconnect
0	1	IP
1	0	$T_3$

MUX 3: 10

$P_s$	Out
0	IR 6-8
1	IR 9-11

MUX 6: 5

$P_{62}$	$P_{61}$	$P_{60}$	out
0	0	0	Disconnect
0	0	1	$+Z$
0	1	0	$T_2$
0	1	1	$SE_6$
1	0	0	$LS_1$
1	0	1	$SE_9$

MUX 2: 4

$P_2$	out
0	IR 9-11
1	IR 6-8

MUX 4: 2

$P_{41}, P_{40}$	out
0 0	Disconnect
0 1	IR 3-5
1 0	IR 6-8
1 1	IR 9-11

MUX 5: 4

$P_{51}$	$P_{50}$	out
0	0	Disconnect
0	1	PC
1	0	$T_1$

MUX 7: 3

$P_3$	$P_2$	$P_{20}$	out
0	0	0	Disconnect
0	0	1	$T_3$
0	1	0	$rZE_8$
0	1	1	$IZE_8$
1	0	0	CP

MUX 8: 7

$P_{81}$	$P_{80}$	out
0	0	Disconnect
0	1	ALU-C
1	0	Mem-Data


MUX 9: (1)


$P_{91}$	$P_{90}$	out
0	0	Disconnect
0	1	0000 (add)
1	0	0010 (sub)
1	1	IR 12-15

MUX 10: 8

$P_{10,1}$	$P_{10,0}$	out
0	0	Disconnect
0	1	ALU-C
1	0	$BEQ$
1	1	$T_2$

State	8	1	7	3	5	4	2	10	9	6	
	$P_{10,1}$	$P_{10,0}$	$P_{4,1}P_{4,0}$	$P_{2,1}P_{2,0}$	$P_{7,2}P_{7,1}P_{7,0}$	$P_{6,2}P_{6,1}P_{6,0}$	$P_{5,1}P_{5,0}$	$P_{4,1}P_{4,0}$	$P_3$	$P_2$	$P_{1,1}P_{1,0}$
$S_1$	0	1	01	00	000	001	01	00	00	00	01
$S_2$	0	0	00	00	000	000	00	00	00	00	00
$S_3$	0	0	00	00	011	000	00	11	0	0	00
$S_4$	0	0	00	00	010	000	00	11	0	0	00
$S_5$	0	0	11	01	000	010	10	00	0	0	00
$S_6$	0	0	00	01	000	010	10	00	0	0	00
$S_7$	0	0	10	00	000	010	10	00	0	0	00
$S_8$	0	0	00	00	100	000	00	11	0	0	00
$S_9$	0	1	01	00	000	101	01	00	0	0	00
$S_{10}$	1	1	00	00	000	000	00	00	0	0	00
$S_{11}$	0	0	00	00	001	000	00	01	0	0	00
$S_{12}$	0	0	00	10	000	000	00	00	0	0	10
$S_{13}$	0	0	00	00	001	000	00	10	0	0	00
$S_{14}$	0	0	00	00	000	000	00	00	0	0	10
$S_{15}$	1	0	01	00	000	100	01	00	0	0	00





S<sub>1</sub>: Fetch Information and Update Instruction

S<sub>2</sub>: Understand and Fetch Operand

S<sub>3</sub>: Store required value (LLI)

S<sub>4</sub>: Store required value (LHI)

S<sub>5</sub>: Execute operation

S<sub>6</sub>: Execute memory addition operation

S<sub>7</sub>: Compute (z)

S<sub>8</sub>: Store current instruction pointer

S<sub>9</sub>: Compute and update PC (JAL)

S<sub>10</sub>: Update PC (JLR)

S<sub>11</sub>: Update Result

$S_{12}$ : Read Memory

$S_{13}$ : Update Register

$S_{14}$ : Read Memory

$S_{15}$ : Compute and Update PC (if  $z = 1$ )

$S_{16}$ : Update Result