


```

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity word_detection is
    port (
        inp: in std_logic_vector(4 downto 0);
        reset,clock: in std_logic;
        outp: out std_logic) ;
end word_detection;

architecture bhv of word_detection is
    -----Define state type here-----
    type state is (rst,s1,s2.....) --Fill other states here
    -----Define signals of state type-----
    signal y_present,y_next: state:=rst;
begin
    clock_proc:process(clock,reset)
    begin
        if(clock='1' and clock' event) then
            if(...) then
                y_present<=
                    --Here Reset is synchronous
                    -- Fill the code here
            else
                -- Fill the code here
            end if;
        end if;
    end process;
    state_transition_proc:process(inp,y_present)
    begin
        case y_present is
            when rst=>
                if(unsigned(inp)=13) then --m has been detected
                    y_next<= -- Fill the code here
                else
                    -----
                    -----Fill rest of the code here-----
                end if;
            end case;
        output_proc:process(y_present, inp) ----- output process after this which will give
        -----the output based on the present state and input (Mealy machine)
        begin
            case y_present is
                when rst=>
                    outp<='0';
                    -----
                    -----fill-----
                    -----
            end case;
        end process;
    end process;
end architecture bhv;

```