

LAB REPORT


LAB -1

1. AND Gate


Boolean expression - A.B









2. XOR Gate







4. OR Gate

Boolean expression – A+B




or_nand:nand_instance







5. HALF ADDER



Simulations





-

6. FULL ADDER

