

Table 3. Functionalities depending on the mode

Legend: Y = Yes (Enable). O = Optional (Disable by default. Can be enabled by software). - = Not available.

Legend: Y = Yes (Enable). O =	Ориона	(51000)	J by dola	dit. Odir	Stop 0/1		Stop 2		Standby		Shutdown		
Peripheral	Run	Sleep	Low- power run	Low- power sleep		Wake-up capability		Wake-up capability		Wake-up capability		Wake-up capability	VBAT
CPU	Y	_	Υ	-	-	-	-	-	-	-	-	-	-
Flash memory (up to 64 Kbytes)	O <sup>(1)</sup>	O <sup>(1)</sup>	O <sup>(1)</sup>	O <sup>(1)</sup>	-	-	-	-	-	-	-	-	-
SRAM1 (8 Kbytes)	Υ	Y <sup>(2)</sup>	Υ	Y <sup>(2)</sup>	Υ	-	Υ	-	-	-	-	-	-
SRAM2 (4 Kbytes)	Υ	Y <sup>(2)</sup>	Υ	Y <sup>(2)</sup>	Υ	-	Υ	-	O <sup>(3)</sup>	-	_	-	-
Backup registers	Υ	Υ	Υ	Υ	Υ	-	Υ	-	Y	-	Υ	-	Υ
Brownout reset (BOR)	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Y	Υ	-	-	-
Programmable voltage detector (PVD)	0	0	0	0	0	0	0	0	-	-	-	-	-
Peripheral voltage monitor (PVMx; x = 1, 2, 3)	0	0	0	0	0	0	0	0	-	-	-	-	-
DMA	0	0	0	0	-	-	-	-	-	-	-	-	-
High-speed Internal (HSI16)	0	0	0	0	(4)	-	(4)	-	-	-	-	-	-
High-speed external (HSE)	0	0	0	0	-	-	-	-	-	-	-	-	-
Low-speed internal (LSI)	0	0	0	0	0	-	0	-	0	-	-	-	-
Low-speed external (LSE)	0	0	0	0	0	-	0	-	0	-	0	-	0
Multi-Speed internal (MSI)	0	0	0	0	-	-	-	-	-	-	-	-	-
Clock security system (CSS)	0	0	0	0	-	-	-	-	-	-	-	-	-
Clock security system on LSE	0	0	0	0	0	0	0	0	0	0	-	-	-
RTC / Auto-wakeup	0	0	0	0	0	0	0	0	0	0	0	0	0
Number of RTC tamper pins	2	2	2	2	2	0	2	0	2	0	2	0	2
USARTx (x = 1, 2, 3, 4)	0	0	0	0	O <sup>(5)</sup>	O <sup>(5)</sup>	-	-	-	-	-	-	-
LPUARTx ( $x = 1 \text{ to } x = 2$ )	0	0	0	0	O <sup>(5)</sup>	O <sup>(5)</sup>	O <sup>(5)</sup>	O <sup>(5)</sup>	-	-	-	-	-
I2Cx (x = 2)	0	0	0	0	O <sup>(6)</sup>	O <sup>(6)</sup>	-	-	-	-	-	-	-
I2Cx (x = 1, 3)	0	0	0	0	O <sup>(6)</sup>	O <sup>(6)</sup>	O <sup>(6)</sup>	O <sup>(6)</sup>	-	-	-	-	-
SPIx (x = 1 to 2)	0	0	0	0	-	-	-	-	-	-	-	-	-
ADC1	0	0	0	0	-	-	-	-	-	-	-	-	-
DAC1	0	0	0	0	0	-	-	-	-	-	-	-	-
OPAMP1	0	0	0	0	0	-	-	-	-	-	-	-	-
COMPx (x = 1)	0	0	0	0	0	0	0	0	-	-	-	-	-
Temperature sensor	0	0	0	0	-	-	-	-	-	-	-	-	-
Timers (TIMx)	0	0	0	0	-	-	-	-	-	-	-	-	-
LPTIMx (x = 1 to 2)	0	0	0	0	0	0	0	0	-	-	-	-	-

DS14581 - Rev 2 page 13/134



Peripheral	Run	Sleep	Low- power run	Low- power sleep	Stop 0/1		Stop 2		Standby		Shutdown		
					-	Wake-up capability		Wake-up capability	-	Wake-up capability	-	Wake-up capability	VBAT
Independent watchdog (IWDG)	0	0	0	0	0	0	0	0	0	0	-	-	-
Window watchdog (WWDG)	0	0	0	0	-	-	-	-	-	-	-	-	-
SysTick timer	0	0	0	0	-	-	-	-	-	-	-	-	-
Touch sensing controller (TSC)	0	0	0	0	-	-	-	-	-	-	-	-	-
True random number generator (RNG)	O <sup>(7)</sup>	O <sup>(7)</sup>	-	-	-	-	-	-	-	-	-	-	-
CRC calculation unit	0	0	0	0	-	-	-	-	-	-	-	-	-
GPIOs	0	0	0	0	0	0	0	0	(8)	5 pins <sup>(9)</sup>	(10)	5 pins <sup>(9)</sup>	-

- 1. The flash memory can be configured in power-down mode. By default, it is not in power-down mode.
- 2. The SRAM clock can be gated on or off.
- 3. SRAM2 content is preserved when the bit RRS is set in PWR\_CR3 register.
- 4. Some peripherals with wake-up from Stop capability can request HSI16 to be enabled. In this case, HSI16 is woken up by the peripheral, and only feeds the peripheral which requested it. HSI16 is automatically put off when the peripheral does not need it anymore.
- 5. UART and LPUART reception is functional in Stop mode, and generates a wake-up interrupt on Start, address match or received frame
- 6. I2C address detection is functional in Stop mode, and generates a wake-up interrupt in case of address match.
- 7. Voltage scaling Range 1 only.
- 8. I/Os can be configured with internal pull-up, pull-down or floating in Standby mode.
- 9. The I/Os with wake-up from Standby/Shutdown capability are PA0, PA1, PA2, PB15, PC5, and PC13.
- 10. I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when exiting the Shutdown mode.

## 3.8 Peripheral interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep and Stop modes.

DS14581 - Rev 2 page 14/134