## **DESCRIPTION**

The 8270 is a 4-bit Shift Register with both serial and parallel data entry capability.

The data input lines are single-ended true input data lines which condition their specific register bit location after an enabled clocking transition. Since data transfer is synchronous with clock, data may be transferred in any serial/parallel input/output relationship.

The internal design uses level sensitive binaries which respond to the negative-going clock transition. A buffer clock driver has been included to minimize input clock loading.

Mode control logic is available to determine three possible control states. These register states are serial shift right mode, parallel enter mode, and no change or hold mode. These states accomplish logical decoding for system control. The truth table for the control modes is shown below.


For applications not requiring the hold mode, the load input may be tied high and the shift input used as the mode control.

The 8271 provides a direct reset (R<sub>D</sub>), and a  $\overline{D_{out}}$  line in addition to the available outputs of the 8270 element. The fan-out specification for this output is the same as the true outputs of the 8270 element.


## ORDERING CODE (See Section 9 for further Package and Ordering Information)

PACKAGES	PIN CONF.	COMMERCIAL RANGES V <sub>CC</sub> =5V±5%; T <sub>A</sub> =0°C to +75°C			MILITARY RANGES  V <sub>CC</sub> =5V± 5%; T <sub>A</sub> =-55°C to +125°C
Plastic DIP	Fig.A Fig.C	N8270N N8271N	•	N82S70N N82S71N	
Ceramic DIP	Fig.A Fig.C	N8270F N8271F	•	N82S70F N82S71F	\$8270F \$8271F
Flatpak	Fig.B Fig.A				\$8270W \$8271W

## LOGIC DIAGRAM



## **PIN CONFIGURATIONS**




## MODE SELECT— FUNCTION TABLE

CONTROL STATE	LOAD	SHIFT
Hold	L	L
Parallel Entry	н	L
Shift Right	L	Н
Shift Right	Н	Н

H = HIGH voltage level

L = LOW voltage level

## LOGIC DIAGRAM



## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE(b)

PARAMETER		TEST CONDITIONS	8270		8271		UNIT
			Min Max		Min	Max	
VOH	Output HIGH voltage	$V_{CC} = 4.75V, I_{OH} = -800\mu A$	2.6		2.6	4	V
VOL	Output LOW voltage	V <sub>CC</sub> = 4.75V, I <sub>OL</sub> = 11.2mA		0.4		0.4	V
ΊΗ	Input HIGH current Reset 8271 only	V <sub>CC</sub> = 5.25V, V <sub>IN</sub> = 4.5V		40		40 40	μA μA
ΙΙL	Input LOW current	V <sub>CC</sub> = 5.25V, V <sub>IN</sub> = 0.4V		-1.2		-1.2	mA
V <sub>BD</sub>	Voltage breakdown	V <sub>CC</sub> = 5.25V, I <sub>IN</sub> = 10mA	5.5				V
lcc	Supply current	V <sub>CC</sub> = 5.25V		47		65	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE(b)

PARAMETER		TEST CONDITIONS	82	82\$70		82571	
		TEST SONDITIONS	Min		Min	Max	UNIT
۷он	Output HIGH voltage	V <sub>CC</sub> = 4.75V, I <sub>OH</sub> = 1.0mA	2.7		2.7		٧
VOL	Output LOW voltage	V <sub>CC</sub> = 4.75V, I <sub>OL</sub> = 20mA		0.5		0.5	٧
ΊΗ	Input HIGH current Reset 82S71 only	V <sub>CC</sub> = 5.25V		10		10 10	μA μA
ЦL	Input LOW current Load, Data, Clock inputs Shift,Reset(82S71only)	$V_{CC} = 5.25V, V_{IN} = 0.5V$		-400 -800		-400 -800	μA μA
V <sub>BD</sub>	Voltage breakdown	V <sub>CC</sub> = 4.75V, I <sub>IN</sub> = 1mA	5.5		5.5		٧
V <sub>CD</sub>	Input clamp voltage	V <sub>CC</sub> = 4.75, I <sub>IN</sub> = -18mA		-1.2		-1.2	٧
Icc	Supply current	V <sub>CC</sub> = 5.25V		90		90	mA

Note

b. For family dc characteristics, see inside front cover for 54/74 and 54H/74H, and see inside back cover for 54S/74S and 54LS/74LS specifications.


# AC CHARACTERISTICS: $T_A = 25^{\circ}$ C (See Section 4 for Waveforms and Conditions)


	PLH Propagation delay PHL Clock to output		827	0/71	8257	D/S71		
fMAX Maximum clock frequency  tPLH Propagation delay tPHL Clock to output  tPLH Propagation delay	PARAMETER		TEST CONDITIONS	$\begin{aligned} \mathbf{C_L} &= \mathbf{21pF} \\ \mathbf{R_1} &= \infty \Omega \\ \mathbf{R_2} &= 127\Omega \end{aligned}$		C <sub>L</sub> = 15pF R <sub>L</sub> = 280Ω		UNIT
			Min Max Min Max				]	
fMAX	Maximum clock frequency	Figure 1	15		40		MHz	
1	• = -	Figure 1		40 40		20 20	ns ns	
tPLH tPHL	• = •	Figure 2		40 40		16 16	ns ns	

## AC SET-UP REQUIREMENTS: $T_A = 25^{\circ}$ C (See Section 4 for Waveforms and Conditions)

PARAMETER		TEST CONDITIONS	827	8270/71		82\$70/\$71	
		TEST SOMETHIONS	Min	Max	Min	Max	UNIT
tw	Clock pulse width	Figure 1	20		8.0		ns
tw	Reset pulse width	Figure 2	30		9.0		ns
t <sub>s</sub>	Set-up time Data to clock	Figure 3	30		3.0		ns
th	Hold time Data to clock	Figure 3	0		2.0		ns
t <sub>S</sub>	Set-up time Load or Shift to clock	Figure 3	15		6.0		ns
th	Hold time Load or Shift to clock	Figure 3	0		0		ns
<sup>t</sup> rec	Recovery time MR to clock	Figure 3	30		10		ns

## **AC WAVEFORMS**





## **AC TEST FIGURE AND WAVEFORMS**

