THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DATA GENERAL CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.

## ABBREVIATIONS. (Continued)

Destination Accumulator Select enable line ACD 3 SEL Destination Accumulator Select enable line ACD 4 SEL AC EX Accumulator Examine **ACS** Source Accumulator ACS 1 SEL Source Accumulator Select enable line Source Accumulator Select enable line ACS 2 SEL ACTG0, ACTG1 Accumulator Timing Generator outputs 0 & 1 ALC Arithmetic Logic Class (instruction) AND ENAB AND (instruction) Enable CLK Clock CLR Clear CLR ION Clear Interrupt On CON DATA Console Data CON INST Console Instruction CON RQ Console Request CONT Continue switch at Console CPU Central Processor Unit CPU CLK Central Processor Unit Clock CPU INST Central Processor Unit Instruction CRY ENAB Carry Enable CRY OUT Carry Out CRY SET Carry Set DATIA Data In A (I/O instruction) DATIB Data In B (I/O instruction) DATIC Data In C (I/O instruction) DATOA Data Out A (I/O instruction) **DATOB** Data Out B (I/O instruction) DATOC Data Out C (I/O instruction) DATA0 thru DATA15 I/O Data bus signals, 16 bits wide D BUFFR

Destination (Accumulator) Buffer

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DATA GENERAL CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.

INH0-INH15

EVIATIONS. (Continued)

DCH Data Channels **DCHA** Data Channel Acknowledge DCH INC Data Channels Increment **DCHI** Data Channel In DCH LOOP ENAB Data Channel Loop Enable DCHM(0 or 1)Data Channel Mode (0 or 1) Code type of Data Channel Cycle requested by Device **DCHO** Data Channel Out DCHP IN Data Channel Priority In DCHP OUT Data Channel Priority Out **DCHR** Data Channel Request DEFER Defer (instruction execution state) DISABLE D MULT Disable Destination Multiplexer DIV Divide (instruction) DP Deposit DPN Deposit Next D MULT Destination Multiplexer D SET Defer Set DSZ Decrement and Skip if Zero (instruction) DS0-DS5 Device Select lines 0 thru 5 D+E SET Defer or Execute Set **EFA** Effective Address  $\mathbf{E}\mathbf{X}$ Examine **EXN** Examine Next E SET Execute Set INH GATE A Inhibit Gate A (Memory) INH GATE B Inhibit Gate B (Memory) Inhibit Transmission INH TRANS

Inhibit Register outputs 0 thru 15 (Memory)

this drawing and specifications, herein, are the PROPERTY OF DATA GENERAL CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR MANUFACTURE OR SALE OF

## ABBREVIATIONS (Continued)

Interrupt Acknowledge INTA Interrupt Priority In (to Device) INTP IN Interrupt Priority Out (from Device) **INTP OUT** Interrupt (Bus Signal from Device) INTR IO (instruction) (Fetch or Defer state) IO (F+D) Input/Output IO or I/O Interrupt On ION Input/Output Pulse IO PLS Input/Output Reset **IORST** Input/Output Skip (instruction) IO SKIP Instruction Register outputs 0 thru 7 IRO thru IR7 Instruction Step (Console switch) **ISTP** Increment and Skip if Zero (instruction) ISZ Jump (instruction) **IMP** Jump to Subroutine (instruction) **ISR** Key Memory (access cycle) **KEYM** LOAD AC Load Accumulator Load Accumulator Buffer (Shifter) LOAD ACB LOAD IR Load Instruction Register Load Memory Bus Outputs (CPU Interface LOAD MBO Register) Load Program Counter LOAD PC Memory Address Register outputs 1 thru 15 MA1 thru MA15 Load Memory Address Register MA LOAD Memory Buffer Clear MB CLEAR Memory Buffer Computer outputs 8 thru 15 MBC8 thru MBC15

MBO0 thru MBO15

MD1-MD15

MD SEL1

MB LOAD

0 thru 15 Multiply Divide Select 1

Load Memory Buffer Register

Memory Bus Outputs (CPU Interface Register)

Memory Data 1 thru 15

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DATA GENERAL CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.

BREVIATIONS. (Continued)

MEM CLK

MEM OK

MEM0 thru MEM15

**MSKO** 

**MSTP** 

MTG0 thru MTG3

MULTO thru MULT3

**OVFLO** 

PC

PC ENAB

PC IN

**PEND** 

PΙ

PI SET

PL

PTG5 ENAB

PTG0 thru PTG5

PULSE ENAB

PWR FAIL

**READ IO** 

RINHO thru RINH15

RQENB

**RST** 

SARD

S BUFFER

**SELB** 

SE LD

Memory Clock

Power Supply Output Memory Voltage at

correct level.

Memory Bus lines 0 thru 15 (to CPU)

Mask Out (instruction)

Memory Step (Console switch)

Memory Timing Generator (signals)

0 thru 3

Multiplexer Output (signals) 0 thru 3

Signal to Device that memory location being

incremented or added to (Via Data

Channels) has Overflowed

Program Counter

Program Counter Enable

Program Counter In

Pending, e.g., INT PEND

Program Interrupt

Program Interrupt Set

Program Load

Processor Timing Generator 5 (pulse)

Enable

Processor Timing Generator (signals)

0 thru 5

Pulse Enable (PTG and TS3 function)

Power Fail

Read IO (Device Controller)

(Collector) Resistor, Inhibit Driver

Request Enable

Restart (Console switch)

Selected Address

Source Buffer

Selected Busy (Bus signal)

Selected Done (Bus signal)

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DATA GENERAL CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.

## ABBREVIATIONS. (Continue

SET ION Set Interrupt On SHIFT ACB Shift Accumulator Buffer Shift Left SHL SHR Shift Right SKIP INC Skip Increment Sense Lines (Memory Stack) 0 thru 15 SL0 thru SL15 S MULT Source Multiplexer SNS0 thru SNS15 Sense Amplifier Outputs 0 thru 15 S0 thru S2 (Adder function) Select Control Bits 0 thru 2 STOP INH (Processor) STOP INHIBIT STRB A Strobe A (Memory Stack) STRB B Strobe B (Memory Stack) STRB C Strobe C (Memory Stack) STRB D Strobe D (Memory Stack) STRT Start (Console switch) **SWP** Swap (bytes) TS0 thru TS3 Time State 0 thru 3 TT Teletype TTI Teletype In (Teletype Keyboard/Reader Buffer) Teletype Out (Teletype Teleprinter/Punch OTT (Buffer) XRS X (plane) Read Source (Memory Stack) **XWS** X (plane) Write Source (Memory Stack) YRS Y (plane) Read Source (Memory Stack) YWS Y (plane) Write Source (Memory Stack) **32** VNR + 32 Volts, Not Regulated + VINH + (Memory) Inhibit Voltage  $+ V_{Lamp}$ + Lamp Voltage (Console indicators) + VMEM + Voltage Memory

+ 5 Volt (power) operating properly

+ 5 OK