TTL MSI

## TYPES SN54178, SN54179, SN74178, SN74179 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

**BULLETIN NO. DL-S 7211846, DECEMBER 1972** 

- Typical Maximum Clock Frequency . . . 39 MHz
- Three Operating Modes:

Synchronous Parallel Load Right Shift Hold (Do Nothing)

- Negative-Edge-Triggered Clocking
- D-C Coupling Symplifies System Designs

#### description


These shift registers utilize fully d-c coupled storage elements and feature synchronous parallel inputs and parallel outputs. The SN54179/SN74179 has a direct clear line and complementary output from the D flip-flop, thereby differing from the SN54178/SN74178.

Parallel loading is accomplished by taking the shift input low, applying the four bits of data, and taking the load input high. The data is loaded into the associated flip-flop synchronously and appears at the outputs after a high-to-low transition of the clock. During loading, serial data flow is inhibited.


Shift right is also accomplished on the falling edge of the clock pulse when the shift input is high regardless of the level of the load input. Serial data for this mode is entered at the serial data input.

When both the shift and load inputs are low, clocking of the register can continue; however, data appearing at each output is fed back to the flip-flop input creating a mode in which the data is held unchanged. Thus, the system clock may be left free-running without changing the contents of the register.

SN54178...J OR W PACKAGE SN74178...J OR N PACKAGE (TOP VIEW)



SN54179...J OR W PACKAGE SN74179...J OR N PACKAGE (TOP VIEW)



'178, '179<sup>†</sup> FUNCTION TABLE

						• • • •							
INPUTS							OUTPUTS						
o. c.nt			21.004	OF DIAL	P.	ARA	LLE	L					
CLEAR	SHIFT	LUAD	CLUCK	SERIAL	Α	В	С	D	QA	αв	αc	α <sub>D</sub>	₫Dţ
L	Х	Х	×	х	х	х	Х	х	L	L	L	L	Н
нί	– <del>×</del> ·	_ <u>,</u> _	_н_	_x_	x	x	X	X	Q <sub>A0</sub>	α <sub>B0</sub>	a <sub>C0</sub>	Q <sub>D0</sub>	$\bar{Q}_{D0}$
н і	L	L	1	×	x	Х	Х	Х	Q <sub>A0</sub>	$Q_{B0}$	$\alpha_{\text{CO}}$		
н !	L	н	↓ ↓	x	а	b	С	d	а	b	С	d	d
н	н	Х	+	н	x	Х	Х	Х	Н	$\mathbf{q}_{An}$	$\alpha_{Bn}$	Q <sub>Cn</sub>	$\bar{\alpha}_{Cn}$
н	н	X	4	L	x	Х	X	Х	L	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$	$\bar{\alpha}_{Cn}$

<sup>&</sup>lt;sup>†</sup>The columns for clear,  $\overline{Q}_D$ , and the top line of the table apply for the '179 only.

H = high level (steady state), L = low level (steady state)

X = irrelevant (any input, including transitions)


↓ = transition from high to low level

a, b, c, d = the level of steady state input at inputs A, B, C, or D, respectively.

QAO, QBO, QCO, QDO = the level of QA, QB, QC, or QD, respectively, before the indicated steady-state input conditions were established.


Q<sub>An</sub>, Q<sub>Bn</sub>, Q<sub>Cn</sub> = the level of Q<sub>A</sub>, Q<sub>B</sub>, or Q<sub>C</sub>, respectively, before the most-recent \$\psi\$ transition of the clock.


### TYPES SN54178, SN54179, SN74178, SN74179 4-BIT PARALLEL-ACCESS SHIFT REGISTERS



. . . Denotes input activated by a transition from a high level to a low level.

#### schematics of inputs and outputs





# TYPES SN54178, SN54179, SN74178, SN74179 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

absolute maximum ratings over opera	ating free-air temperature range (unless otherwise noted)	
Supply voltage, VCC (see Note 1)		/
Operating free-air temperature range:	: SN54178, SN54179 Circuits	3
	SN74178 SN74179 Circuits 0°C to 70°C	?

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

Storage temperature range

	-	SN54178, SN54179			SN74	UNIT			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	٧	
High-level output current, IOH				-800			-800	μА	
Low-level output current, IOL				16			16	mΑ	
Clock frequency, fclock				25	0		25	MHz	
Nidth of clock or clear pulse, t <sub>W</sub> (see Figure 1)					20			ns	
	Shift (H or L) or load	35			35				
Company of the Elements	Data	30			30			ns	
Setup time, t <sub>su</sub> (see Figure 1)	Clear-inactive-state (SN54179 and SN74179)	15			15			115	
Hold time at any input, th		5			5			ns	
Operating free-air temperature, TA		-55		125	0		70	°C	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54	SN54178, SN54179			SN74178, SN74179			
		TEST CONDITIONS.	MIN	TYP‡	MAX	MIN	MIN TYP‡ MAX		UNIT	
VIH	High-level input voltage		2			2			V	
VIL	Low-level input voltage				0.8			0.8	v	
VIK	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA			-1.5			-1.5	V	
Voн	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -800 μA	2.4	3.4		2.4	3.4		V	
VoL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA		0.2	0.4		0.2	0.4	V	
l <sub>l</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1			1	mA	
ΙΉ	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V			40			40	μА	
I <sub>I</sub> L	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-1.6			-1.6	mA	
los	Short-circuit output current§	V <sub>CC</sub> = MAX	-20		-57	-18		-57	mΑ	
1cc	Supply current	V <sub>CC</sub> = MAX, See Note 2		46	70		46	75	mA	

 $<sup>^{\</sup>dagger}$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

NOTE 2: ICC is measured as follows:

- a) 4.5 V is applied to serial inputs, load, shift, and clear,
- b) Parallel inputs A through D are gounded,
- c) 4.5 V is momentarily applied to clock which is then grounded.

 $<sup>^\</sup>ddagger$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}$  C.

 $<sup>\</sup>S$  Not more than one output should be shorted at a time.


## TYPES SN54178, SN54179, SN74178, SN74179 4-BIT PARALLEL-ACCESS SHIFT REGISTERS


#### switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	мах	UNIT
f <sub>max</sub>				25	39		MHz
tPLH.	Clear	ᾱ <sub>D</sub>	C: = 15 pE R: = 400 p		15	23	ns
tPHL		$Q_A, Q_B, Q_C, Q_D$	$C_L = 15  pF$ , $R_L = 400  \Omega$ , See Figure 1		24	36	""
tPLH	Clock	Any output	)		17	26	ns
tpHL.	CIOCK	Any output			23	35	""

 $<sup>\</sup>P_{f_{max}} \equiv Maximum clock frequency$ 

#### PARAMETER MEASUREMENT INFORMATION





- NOTES: A. Input pulses are supplied by generators having the following characteristics:  $t_{TLH} \le 10$  ns,  $t_{THL} \le 10$  ns, PRR  $\le 1$  MHz,  $Z_{out} \approx 50 \ \Omega$ .
  - B. Data input and Q output are any related pair. Serial and other data inputs are at GND. Serial data input is tested in conjunction with QA output in the shift mode.
  - C. C<sub>L</sub> includes probe and jig capacitance.
  - D. All diodes are 1N3064.

FIGURE 1-SWITCHING TIMES

7-268

 $t_{PHL} \equiv Propagation delay time, high-to-low-level output$ 

tpLH =Propagation delay time, low-to-high-level output