

**signetics**

**DIGITAL  
8000 SERIES  
TTL/MSI**

## TABLE OF CONTENTS

| SECTION | TITLE   | PAGE |
|---------|---|------|
| I       | <b>INTRODUCTION AND ORDER INFORMATION</b>                                       | 1    |
|         | Computer Applications for Signetics MSI and Interface Elements                  | 2    |
| II      | <b>DIGITAL FAMILY LINES</b>   | 3    |
| III     | <b>DESIGN CONSIDERATIONS</b>  | 5    |
| IV      | <b>PACKAGE TYPES</b>  | 9    |
| V       | <b>PIN CONFIGURATIONS</b>   | 13   |
| VI      | <b>ELECTRICAL CHARACTERISTICS</b>   | 21   |
|         | 8200/01/02/03 Buffer Registers  | 23   |
|         | 8204/05 4096 Bit Bipolar ROM 2048 Bit Bipolar ROM                               | 29   |
|         | 8220 High Speed Content Addressable Memory Element (CAM)                        | 31   |
|         | 8223 256 Bit Bipolar Field-Programmable Read Only Memory (FROM)                 | 37   |
|         | 8224 256 Bit ROM, ASCII to EBCDIC Code Converter, Alphabet Only                 | 39   |
|         | 8225 64 Bit-Bipolar Scratch Pad Memory  | 43   |
|         | 8226/29 1024 Bit Field/Factory Programmable Bipolar ROM (256x4)                 | 47   |
|         | 8228 4096 Bit Bipolar ROM (10x24x4)   | 49   |
|         | 8230/31/32 8-Input Digital Multiplexer  | 51   |
|         | 8233/34/35 2-Input 4-Bit Digital  | 55   |
|         | 8241/42 Quad Exclusive-OR Element (8241) 4-Bit Quad Exclusive-NOR (8242)        | 61   |
|         | 8243 8-Bit Position Scaler  | 65   |
|         | 8250/51/52 Binary-To-Octal Decoder BCD-To-Decimal Decoder                       | 69   |
|         | 8260 Arithmetic Logic Element   | 73   |
|         | 8261 Fast Carry Extender  | 79   |
|         | 8262 9-Bit Parity Generator And Checker   | 83   |
|         | 8263/64 3-Input, 4-Bit Digital Multiplexer                                      | 87   |
|         | 8266/67 2-Input, 4-Bit Digital  | 93   |
|         | 8268 Gated Full Adder   | 97   |
|         | 8269 4-Bit Comparator   | 101  |
|         | 8270/71 4-Bit Shift Registers   | 103  |
|         | 8273 10-Bit Serial-In, Parallel-Out Shift Register                              | 109  |
|         | 8274 10-Bit Parallel-In, Serial-Out Shift Register                              | 111  |
|         | 8275 Quad Bistable Latch  | 113  |
|         | 8276 8-Bit Shift Register   | 117  |
|         | 8277 Dual 8-Bit Shift Register  | 121  |
|         | 8280/81 BCD Decade Counter/Storage Element 4-Bit Binary Counter/Storage Element | 123  |
|         | 8284/85 Binary Hexadecimal And BCD Decade, Synchronous Up/Down Counters         | 129  |
|         | 8288 Divide-By-Twelve Counter/Storage Element                                   | 133  |
|         | 8290/91 Presettable High Speed Decade/Binary Counter                            | 139  |
|         | 8292/93 Presettable Low Power Decade/Binary Counter                             | 145  |
|         | 8T01 Nixie Decoder/Driver   | 151  |
|         | 8T04 Seven Segment Decoder/Lamp Driver  | 153  |
|         | 8T05 Seven Segment Decoder/Transistor Driver                                    | 157  |
|         | 8T06 Seven Segment Decode/Display Driver  | 161  |
|         | 8T09 Quad Bus Driver  | 165  |
|         | 8T10 Quad D-Type Bus Flip-Flop  | 169  |
|         | 8T13 Dual Line Driver   | 173  |
|         | 8T14 Triple Line Receiver   | 177  |
|         | 8T15 Dual Communications EIA/MIL Line Driver                                    | 181  |
|         | 8T16 Dual Communications EIA/MIL Line Receiver                                  | 185  |
|         | 8T22 Retriggerable One-Shot   | 189  |
| VII     | <b>SINETICS SURE 883 PROGRAM</b>  | 191  |
| VIII    | <b>CUSTOMER ORDERING INFORMATION</b>  | 195  |



25% to 50% recycled paper

# MOS

Signetics offers a broad line of MOS products including Dynamic and Static Shift Registers, Random Access Memories and Read-only Memories. The 2500 series is fabricated using Signetics' advanced P-Channel SILICON-GATE PROCESS which provides compatibility with 5 volt TTL/DTL, high speed, and low power dissipation. Also available are the 2000 and 2400 series which are P-Channel metal gate devices. MOS products are available in commercial temperature ranges. All silicon gate devices are available in silicone dual in-line packages.

| DYNAMIC SHIFT REGISTERS  | STATIC SHIFT REGISTERS  | RANDOM ACCESS MEMORIES   | READ-ONLY MEMORIES   |
|--|---|--|--|
| <b>2502</b><br>Quad 256-Bit<br>10MHz Typ. Data Rate<br>$C_{CL} = 140\text{pF}$ max.<br>Power Supplies +5, -5V<br>40μW/bit/MHz<br>Multiplexed Data          | <b>2509</b><br>Dual 50 Bit<br>3MHz Typ. Clock Rate<br>Data & Clock TTL Compatible<br>Tri-State Outputs<br>Recirculate Logic<br>Power Supplies +5, -5, -12V  | <b>2501</b><br>256x1 Static RAM<br>Decoded<br>Access Time 1us Max.<br>1mW/bit Typ.<br>Power Supplies +5, -7, -10V or<br>+5, -9, -9V  | <b>2513</b><br>64x8x5 Static Character Generator<br>Row Output<br>600ns Max. Access Time<br>ASCII Font Std.<br>Power Supplies +5, -5, -12V<br>350mW  |
| <b>2503</b><br>Dual 512-Bit<br>10MHz Typ. Data Rate<br>$C_{CL} = 140\text{pF}$ max.<br>Power Supplies +5, -5V<br>40μW/bit/MHz<br>Multiplexed Data          | <b>2510</b><br>Dual 100-Bit<br>3MHz Typ. Clock Rate<br>Data & Clock TTL Compatible<br>Tri-State Outputs<br>Recirculate Logic<br>Power Supplies +5, -5, -12V |  | <b>2514</b><br>512x5 Read-Only Memory<br>600ns Max. Access Time<br>Power Supplies +5, -5, -12V<br>350mW  |
| <b>2504</b><br>Single 1024-Bit<br>10MHz Typ. Data Rate<br>$C_{CL} = 140\text{pF}$ max.<br>Power Supplies +5, -5V<br>40μW/bit/MHz<br>Multiplexed Data       | <b>2511</b><br>Dual 200-Bit<br>3MHz Typ. Clock Rate<br>Data & Clock TTL Compatible<br>Tri-State Outputs<br>Recirculate Logic<br>Power Supplies +5, -5, -12V | <b>2508</b><br>1024 x 1 Dynamic RAM<br>Decoded<br>Access Time 330ns<br>Cycle Time 500ns<br>3 Chip Selects<br>2.7mA<br>4 Clocks<br>+5, -12V<br>TTL Compatible Inputs<br>100mW | <b>2516</b><br>64x6x8 Static Character Generator<br>Column Output<br>750ns Max. Access Time<br>Power Supplies +5, -5, -12V<br>415mW                  |
| <b>2505/2524</b><br>512-Bit<br>5MHz Typ. Clock Rate<br>$C_{CL} = 80\text{pF}$<br>Power Supplies +5, -5V<br>100μW/bit/MHz<br>Recirculate Logic              | <b>2518</b><br>Hex 32-Bit<br>2MHz Typ. Clock Rate<br>Data & Clock TTL Compatible<br>Recirculate Logic<br>Power Supplies +5, -12V                            |  | <b>2400 SERIES</b><br>Static Read-Only Memories<br>550ns Access Time<br>250mW<br>+12, -12V Power Supplies<br>Bare Drain or MOS Pull-Down<br>Resistor |
| <b>2506</b><br>Dual 100-Bit<br>5MHz Typ. Clock Rate<br>$C_{CL} = 40\text{pF}$ max.<br>Power Supplies +5, -5V<br>400μW/bit/MHz<br>Bare Drain Output         | <b>2519</b><br>Hex 40-Bit<br>2MHz Typ. Clock Rate<br>Data & Clock TTL Compatible<br>Recirculate Logic<br>Power Supplies +5, -12V                            |  | <b>2410</b><br>256x4<br>16-pin DIP   |
| <b>2507</b><br>Dual 100-Bit<br>5MHz Typ. Clock Rate<br>$C_{CL} = 40\text{pF}$ max.<br>Power Supplies +5, -5V<br>400μW/bit/MHz<br>Resistor Pull-down (7.5K) | <b>2521</b><br>Dual 128-Bit<br>3MHz Typ. Clock Rate<br>Data & Clock TTL Compatible<br>Recirculate Logic<br>Power Supplies +5, -12V                          |  | <b>2420</b><br>256x4, 128x8<br>Single or 3-line Chip Enable<br>24-pin DIP  |
| <b>2512/2525</b><br>1024-Bit<br>5MHz Typ. Clock Rate<br>$C_{CL} = 140 \mu\text{F}$<br>Power Supplies +5, -5V<br>150μW/bit/MHz<br>Recirculate Logic         | <b>2522</b><br>Dual 132-Bit<br>3MHz Typ. Clock Rate<br>Data & Clock TTL Compatible<br>Recirculate Logic<br>Power Supplies +5, -12V                          |  | <b>2430</b><br>256 x 8, 512 x 4<br>Single or 3-line Chip Enable<br>24-pin DIP  |
| <b>2515</b><br>Dual 512-Bit DSR<br>5MHz Clock Rate<br>$C_{CL} = 140\text{pF}$<br>Power Supplies +5, -5V<br>100μW/bit/MHz<br>Recirculate +CS logic          | <b>2000 SERIES</b><br>Static Shift Registers<br>$C_{L} = 5\text{pF}$<br>-14, -28V Power Supplies  |  |  |
| <b>2517</b><br>Dual 100-Bit<br>5MHz Typ. Clock Rate<br>$C_{CL} = 40\text{pF}$ max.<br>Power Supplies +5, -5V<br>400μW/bit/MHz<br>Resistor Pull-down (20K)  | <b>2001</b><br>Dual 16-Bit SSR<br>0-1MHz  |  |  |
|  | <b>2002</b><br>Dual 25-Bit SSR<br>0-1MHz  |  |  |
|  | <b>2003</b><br>Dual 32-Bit SSR<br>0-1MHz  |  |  |
|  | <b>2004</b><br>Dual 50-Bit SSR<br>0-1MHz  |  |  |
|  | <b>2005</b><br>Dual 100-Bit SSR<br>0-1MHz   |  |  |
|  | <b>2010</b><br>Dual 100-Bit SSR<br>0-3MHz   |  |  |

# SECTION 1

## INTRODUCTION AND ORDER INFORMATION

### INTRODUCTION

The DCL MSI (Medium Scale Integration) Specifications Handbook comprises the second volume of the DCL Series and covers the MSI group of the DCL family.

Volume one of the DCL Series includes gates, binaries and less complex functions such as monostable multivibrators and interface elements.

The material is designed to serve as an exact guide to generate a procurement document. Section 4, "Design Considerations," provides maximum ratings and package outlines for all devices listed in this volume. Section 7, "Electrical Characteristics," contains detailed test limit and test condition information for simplified device evaluation and incoming inspection. The material is organized in a format which lends itself to generation of device specifications with a minimum of cost and time. Worst case limits are provided for most parameters.

Because of the growing complexity of new DCL/MSI products, loading and noise margin tables are not included in this volume. The numbers are easily generated for individual cases as shown below. The lower of the two numbers is the DC fan-out.

DC Noise Margin ("0" state) is obtained by subtracting the maximum "0" level output voltage for the driving gate from the minimum "0" threshold for the driven gate.

DC Noise margin ("1" state) is obtained by subtracting the maximum "1" level input threshold of the driven gate from the minimum "1" output voltage level of the driving gate.


Application ideas are provided with each product data sheet. For more complete applications information, ask for Signetics' Application Handbook.

Section 8 of this volume presents the Signetics' SURE Product Assurance and Reliability programs. Production screens, acceptance tests, qualification tests, design tests and an optional HI-REL screening program specially tailored to Signetics devices are described. The applicable SURE programs, combined with individual DCL specification sheets, are designed to constitute a complete procurement document. Use of these standard specifications will provide fast and accurate specifications and product flow.


$$\text{DC FAN OUT ("0" OUTPUT CONDITION)} = \frac{\text{"0" maximum output current of driving element}}{\text{"0" maximum input current requirement of driven element}}$$

$$\text{DC FAN OUT ("1" OUTPUT CONDITION)} = \frac{\text{"1" maximum output current of driving element}}{\text{"1" maximum input current requirement of driven element}}$$

### ORDER INFORMATION



**COMPUTER APPLICATIONS FOR SIGNETICS MSI AND INTERFACE ELEMENTS**



(Contact your nearest Signetics Sales office for the latest TTL products)

# SECTION 2

## DIGITAL FAMILY LINES

The following is a parts list of Signetics Digital Product Lines, now available, as described in the UTILOGIC II, DCL, 54/74 and 54/74 supplement Handbooks.

### UTILOGIC II/SP600 LINE

| NOR Gates              |  |
|------------------------|--|
| 314A                   | Single 7-Input NOR Gate  |
| 317A                   | Dual 4-Input Expandable NOR Gate                               |
| 370A                   | Triple 3-Input NOR Gate  |
| 380A                   | Quad 2-Input NOR Gate  |
| 381A                   | Quad 2-Input NOR Gate (Open-Collector)                         |
| OR Gates               |  |
| 333A                   | Dual 3-Input Expandable OR Gate                                |
| 334A                   | Dual 4-Input Expandable OR Gate                                |
| 374A                   | Triple 3-Input OR Gate   |
| 375A                   | Triple 2-Input OR Gate   |
| 384A                   | Quad 2-Input OR Gate   |
| AND Gates              |  |
| 302A                   | Quad 2-Input AND Gate  |
| 304A                   | Dual 4-Input AND Gate (Expandable)                             |
| 305A                   | Single 6-Input AND Gate  |
| 306A                   | Dual 3-Input AND Gate  |
| NAND Gates             |  |
| 337A                   | Dual 4-Input Expandable NAND Gate                              |
| 337A                   | Triple 3-Input NAND Gate                                       |
| 387A                   | Quad 2-Input NAND Gate   |
| 616A                   | Dual 3-Input Expandable NAND Gate                              |
| 670A                   | Triple 3-Input NAND Gate                                       |
| 680A                   | Quad 1-Input NAND Gate   |
| Gate Expanders         |  |
| 300A                   | Dual 3-Input Expander for OR and NOR Gates                     |
| 301A                   | Quad 2-Input Diode Expander for NAND Gates                     |
| Buffer Drivers         |  |
| 352A                   | Dual 3-Input Expandable NAND Buffer Driver<br>(Open Collector) |
| 356A                   | Dual 4-Input Expandable NAND Buffer Driver                     |
| 357A                   | Quad 2-Input NAND Power Driver                                 |
| 358A                   | Quad 2-Input NAND Power Driver (Open Collector)                |
| Binaries               |  |
| 321A                   | Dual J-K Binary  |
| 322A                   | Dual J-K Binary  |
| 328A                   | Dual D Binary  |
| 620A                   | Single J-K Master Slave Binary                                 |
| 629A                   | Single RS/T Binary   |
| Pulse Shapers          |  |
| 362A                   | Monostable Multivibrator                                       |
| Zero Crossing Detector |  |
| 363A                   | Dual Zero Crossing Detector                                    |
| Shift Register         |  |
| 3271B                  | 4-Bit Shift Register   |
| Counters               |  |
| 3280A                  | BCD Decade Counter   |
| 3281A                  | 4-Bit Binary Counter   |
| Buffer Driver          |  |
| 659A                   | Dual 4-Input Buffer/Driver (Expandable)                        |
| Inverter               |  |
| 391A                   | Hex Inverter (Open Collector)                                  |
| 690A                   | Hex Inverter   |
| Expander               |  |
| 631A                   | Gate Expander  |

### DCL DIGITAL LINE

| Multivibrator                 |   |
|-------------------------------|---|
| 8162                          | Monostable Multivibrator                                  |
| Low Power Elements            |   |
| 8415                          | Dual 5-Input NAND Gate                                    |
| 8416                          | Dual 4-Input Expandable NAND Gate                         |
| 8417                          | Dual 3-Input Expandable NAND Gate                         |
| 8424                          | Dual RS/T Binary  |
| 8425                          | Dual RS/T Binary  |
| 8226                          | 1024 BIT Field/Factory Programmable Bipolar ROM (256 x 4) |
| 8228                          | 4096 BIT Bipolar ROM (1024 x 4)                           |
| 8440                          | Dual AND-OR-Invert Gate                                   |
| 8455                          | Dual 4-Input NAND Gate Driver                             |
| 8470                          | Triple 3-Input NAND Gate                                  |
| 8471                          | Triple 3-Input NAND Gate                                  |
| 8480                          | Quad 2-Input NAND Gate                                    |
| 8481                          | Quad 2-Input NAND Gate                                    |
| 8490                          | Hex Inverter  |
| 8706                          | Dual 5-Input Diode Expander Element                       |
| 8731                          | Quad 2-Input Diode Expander Element                       |
| Standard Performance Elements |   |
| 8806                          | Dual 4-Input Expander Element                             |
| 8808                          | Single 8-Input NAND Gate                                  |
| 8815                          | Dual 4-Input NOR Gate                                     |
| 8816                          | Dual 4-Input NAND Gate                                    |
| 8821                          | Dual Master-Slave J-K Binary                              |
| 8822                          | Dual Master-Slave J-K Binary                              |
| 8824                          | Dual Master-Slave J-K Binary                              |
| 8825                          | DC Clocked J-K Binary                                     |
| 8826                          | Dual J-K Binary   |
| 8827                          | Dual J-K Binary   |
| 8828                          | Dual D Binary   |
| 8829                          | High Speed J-K Binary                                     |
| 8840                          | Dual Expandable AND-OR-Invert Gate                        |
| 8848                          | Expandable AND-OR-Invert Gate                             |
| 8855                          | Dual 4-Input Driver                                       |
| 8870                          | Triple 3-Input NAND Gate                                  |
| 8875                          | Triple 3-Input NOR Gate                                   |
| 8880                          | Quad 2-Input NAND Gate                                    |
| 8881                          | Quad 2-Input NAND Gate                                    |
| 8885                          | Quad 2-Input NOR Gate                                     |
| High Speed Elements           |   |
| 8H16                          | Dual 4-Input NAND Gate                                    |
| 8H20                          | Dual J-K Binary Element                                   |
| 8H21                          | Dual J-K Binary Element                                   |
| 8H22                          | Dual J-K Binary Element                                   |
| 8H70                          | Triple 3-Input NAND Gate                                  |
| 8H80                          | Quad 2-Input NAND Gate                                    |
| 8H90                          | Hex Inverter  |
| Interface Elements            |   |
| 8T18                          | Dual 2-Input NAND Interface Gate                          |
| 8T80                          | Quad 2-Input NAND Interface Gate                          |
| 8T90                          | Hex Inverter Interface Element                            |

## DIGITAL FAMILY LINES (Cont'd)

### 54/74XX - 54/74HXX LINE

|            |   |
|------------|---|
| 54/7400    | Quadruple 2-Input Positive NAND Gate                                      |
| 54/7401    | Quadruple 2-Input Positive NAND Gate<br>(With open collector output)      |
| 54/7402    | Quadruple 2-Input Positive NOR Gate                                       |
| 54/7403    | Quadruple 2-Input Positive NAND Gate<br>(With open collector output)      |
| 54/7404    | Hex Inverter  |
| 54/7405    | Hex Inverter (With open collector output)                                 |
| 54/7406    | Hex Inverter Buffer/Driver with Open<br>Collector High Voltage Outputs    |
| 54/7407    | Hex Buffer/Driver with Open Collector High<br>Voltage Outputs             |
| 54/7408    | Quadruple 2-Input Positive AND Gates                                      |
| 54/7409    | Quad 2-Input AND Gate with Open Collector<br>Outputs                      |
| 54/7410    | Triple 3-Input Positive NAND Gate   |
| 54/7411    | Triple 3-Input Positive AND Gate  |
| 54/7416    | Hex Inverter Buffer/Driver with Open Collector<br>High Voltage Outputs    |
| 54/7417    | Hex Buffer/Driver with Open Collector High<br>Voltage Outputs             |
| 54/7420    | Dual 4-Input Positive NAND Gate   |
| 54/7421    | Dual 4-Input AND Gate   |
| 54/7426    | Quad 2-Input High Voltage NAND Gate                                       |
| 54/7430    | 8-Input Positive NAND Gate  |
| 54/7437    | Quad 2-Input NAND Buffer  |
| 54/7438    | Quad 2-Input NAND Buffer  |
| 54/7440    | Dual 4-Input Positive NAND Buffer   |
| 54/7442    | BCD - to - Decimal Decoder  |
| 54/7443    | Excess 3 - to - Decimal Decoder   |
| 54/7444    | Excess 3 - Gray - to - Decimal Decoder                                    |
| 54/7445    | BCD-to-Decimal Decoder/Driver with Open<br>Collector High Voltage Outputs |
| 54/7446/47 | BCD-to-Seven Segment Decoder/Driver                                       |
| 54/7448    | BCD-to-Seven Segment Decoder/Driver                                       |
| 54/7450    | Expandable Dual 2-Wide 2-Input AND-<br>OR-Invert Gate                     |
| 54/7451    | Expandable Dual 2-Wide 2-Input AND-<br>OR-Invert Gate                     |
| 54/7453    | 4-Wide 2-Input AND-OR-Invert Gate   |
| 54/7454    | 4-Wide 2-Input AND-OR-Invert Gate   |
| S5460      | Dual 4-Input Expander   |
| N7460      | Dual 4-Input Expander   |
| 54/7470    | J-K Flip-Flop   |
| 54/7472    | J-K Master-Slave Flip-Flop  |
| 54/7473    | Dual J-K Master-Slave Flip-Flop   |
| 54/7474    | Dual D-Type Edge-Triggered Flip-Flop                                      |
| 54/7475    | Quadruple Bistable Latch  |
| 54/7476    | Dual J-K Master-Slave Flip-Flop with<br>Preset and Clear                  |
| 54/7477    | Quadruple Bistable Latch  |
| 54/7480    | Gated Full Adder  |
| 54/7483    | 4-Bit Binary Full Adder (Look Ahead Carry)                                |
| 54/7486    | Quad 2-Input Exclusive OR Gate  |
| 54/7488    | 256-Bit Read-Only Memory  |
| 54/7489    | 64-Bit Read/Write Memory (RAM)  |
| 54/7490    | Decade Counter  |
| 54/7491    | 8-Bit Shift Register  |
| 54/7492    | Divide-by-Twelve Counter (Divide-by-Two<br>and Divide-by-Six)             |
| 54/7493    | 4-Bit Binary Counter  |
| 54/7494    | 4-Bit Shift Register (Parallel-In, Serial-Out)                            |
| 54/7495    | 4-Bit Right-Shift Left-Shift Register                                     |
| 54/7496    | 5-Bit Shift Register  |
| 54/74107   | Dual J-K Master Slave Flip-Flop   |
| 54/74121   | Monostable Multivibrator  |
| 54/74122   | Retriggerable Monostable Multivibrator with Clear                         |
| 54/74141   | BCD-to-Decimal Decoder/Driver with Blanking                               |
| 54/74145   | BCD-to-Decimal Decoder/Driver with Open<br>Collector High Voltage Outputs |
| 54/74150   | 16-Line to 1-Line Data Selector/Multiplexer                               |
| 54/74151   | 8-Line to 1-Line Data Selector/Multiplexer                                |
| 54/74152   | 8-Line to 1-Line Data Selector/Multiplexer                                |

### 54/74XX - 54/74HXX LINE (Cont'd)

|          |   |
|----------|---|
| 54/74154 | 4-Line to 16-Line Decoder/Demultiplexer   |
| 54/74180 | 8-Bit Odd/Even Parity Generator/Checker   |
| 54/74192 | Synchronous Decade Up/Down Counter with<br>Preset Inputs                        |
| 54/74193 | Synchronous 4-Bit Binary Up/Down Counter<br>with Preset Inputs                  |
| 54/74194 | 4-Bit Bidirectional Universal Shift Register                                    |
| 54/74H00 | Quadruple 2-Input Positive NAND Gate  |
| 54/74H01 | Quadruple 2-Input Positive NAND Gate<br>(With open collector output)            |
| 54/74H04 | Hex Inverter  |
| 54/74H05 | Hex Inverter (With open collector output)                                       |
| 54/74H08 | Quadruple 2-Input Positive AND Gate   |
| 54/74H10 | Triple 3-Input Positive NAND Gate   |
| 54/74H11 | Triple 3-Input Positive AND Gate  |
| 54/74H20 | Dual 4-Input Positive NAND Gate   |
| 54/74H21 | Dual 4-Input Positive AND Gate  |
| 54/74H22 | Dual 4-Input Positive NAND Gate<br>(With open collector output)                 |
| 54/74H30 | 8-Input Positive NAND Gate  |
| 54/74H40 | Dual 4-Input Positive NAND Buffers  |
| 54/74H50 | Dual 2-Wide 2-Input AND-OR-Invert Gates   |
| 54/74H51 | Dual 2-Wide 2-Input AND-OR-Invert Gates   |
| 54/74H52 | 4-Wide 2-2-2-3-Input AND-OR-Gate  |
| 54/74H53 | Expandable 2-2-2-3-Input AND-OR-Invert Gate                                     |
| 54/74H54 | Expandable 2-2-2-3-Input AND-OR-Invert Gate                                     |
| 54/74H55 | Expandable 4-Input AND-OR-Invert Gate   |
| 54/74H60 | Dual 4-Input Expander (For use with S54H50,<br>S54H53, S54H55 circuits)         |
| 54/74H60 | Dual 4-Input Expander (For use with N74H50,<br>N74H53, N74H55 circuits)         |
| 54/74H61 | Triple 3-Input Expanders (For use with S54H52,<br>N74H52 circuits)              |
| S54H62   | 3-2-2-3-Input AND-OR-Expander (For use<br>with S54H50, S54H53, S54H55 circuits) |
| N74H62   | 3-2-2-3-Input AND-OR Expander (For use<br>with N74H50, N74H53, N74H55 circuits) |
| 54/74H72 | J-K Master Slave Flip-Flops   |
| 54/74H73 | Dual J-K Master-Slave Flip-Flops  |
| 54/74H74 | Dual D-Type Edge-Triggered Flip-Flops   |
| 54/74H76 | Dual J-K Master-Slave Flip-Flops  |

### TO BE ANNOUNCED

|           |   |
|-----------|---|
| 54/7413   | Dual NAND Schmitt Trigger   |
| 54/7485   | 4-Bit Magnitude Comparator  |
| 54/74123  | Dual Retriggerable Monostable Multivibrator W/Clear               |
| 54/74153  | Data Selector/Multiplexer Dual 4-to-1 Line                        |
| 54/74157  | Quadruple 2-Line to 1-Line Selector/Multiplexer                   |
| 54/74158  | Quadruple 2-Line to 1-Line Selector/Multiplexer                   |
| 54/74160  | Synchronous Counters with Direct Clear                            |
| 54/74161  | Synchronous Counters with Direct Clear                            |
| 54/74162  | Fully Synchronous Counters  |
| 54/74163  | Fully Synchronous Counters  |
| 54/74166  | Parallel-In, Serial-Out, Synchronous Load Shift<br>Register       |
| 54/74170  | 4 x 4 Register File   |
| 54/74181  | 4-Bit Arithmetic Unit W/Full Look-Ahead                           |
| 54/74182  | Look-Ahead Carry Generator  |
| 54/74195  | 4-Bit Shift Register Parallel-Access J-K Inputs<br>Mode Control   |
| 54/74198  | 8-Bit Shift Register Parallel-Access, Shift Right-<br>Left        |
| 54/74199  | 8-Bit Shift Register Parallel-Access J-K Inputs<br>W/Mode Control |
| 54/74S00  | Quad 2-Input NAND Schottky  |
| 54/74S112 | Dual J-K Flip-Flop Schottky                                       |
| 54/74S113 | Dual J-K Flip-Flop Schottky                                       |
| 54/74S114 | Dual J-K Flip-Flop Schottky                                       |
| 54/74H71  | J-K Master Slave Flip-Flop  |

# SECTION 3

## DESIGN CONSIDERATIONS

### OUTPUT STRUCTURES

Certain guidelines should be observed to ensure optimum system performance. Systems incorporating TTL elements such as gates, binaries and MSI circuits have inherent  $V_{CC}$  and GROUND transients attributable to the current spike

produced by "totem pole" output structures. Figure 1 provides a synopsis of the commonly used totem pole structures which current spike. MSI designs use similar structures to buffer outputs and inputs to increase fan-out and switching speed while reducing input loading.

**COMMON TOTEM POLE OUTPUT STRUCTURES**




FIGURE 1

## DESIGN CONSIDERATIONS (Cont'd)

### DECOUPLING MSI

The current spike produced by the totem pole output structure during switching transitions can cause MSI subsystems to malfunction if  $V_{CC}$  is not adequately decoupled to GROUND. A capacitance of 2000pF or more, for each totem pole structure should be connected from  $V_{CC}$  to GROUND. The non-inductive capacitor (ceramic disc, tantalum slug, etc.) should be mounted with leads as short as possible and should be placed in close proximity to the MSI package to minimize lead length inductance. A properly designed printed circuit board should have the total required capacitance evenly distributed throughout the board. Example: A printed circuit board contains 25 packages averaging four totem pole structures per package. The total capacitance required is 25 packages  $\times$  4 totem pole structures  $\times$  2000pF or 0.2 $\mu$ F ceramic disc capacitors evenly distributed, satisfy the  $V_{CC}$  to GROUND decoupling requirements.

### POWER SUPPLY AND GROUND DISTRIBUTION SYSTEMS

High-frequency distribution techniques should be used for  $V_{CC}$  and GROUND. These techniques should include a large ground plane to minimize DC offsets and to provide an extremely low impedance path to reduce transient voltage signals on the printed circuit board. The power supply should be +5V  $\pm$ 5% with R-F (1GHz) bypassing. Catastrophic damage can occur if  $V_{CC}$  is not properly regulated.

Power distributed from the main supply must, by necessity, come through a path which displays finite resistance ( $R_{ps}$ ), inductance ( $L_{ps}$ ) and capacitance ( $C_{ps}$ ), as illustrated in Figure 2. The resistive component of the power lines is small, producing very little DC voltage drop at the  $V_{CC}$  and GROUND inputs to the printed circuit board. However, the inductance in the power lines can cause the noise generated by current spiking to be transmitted throughout the

system on the  $V_{CC}$  and GROUND lines. If the printed circuit boards are adequately decoupled, the power line noise will be reduced significantly. In order to repel power line noise transmitted to a printed circuit board, ferrite beads may be placed on the incoming  $V_{CC}$  and GROUND lines as shown in Figure 3. A 10 $\mu$ F tantalum capacitor, per 25 packages, connected from  $V_{CC}$  to GROUND should be placed on the printed circuit board in the position shown. In conjunction with the distributed ceramic disc capacitors, this approach will prevent most system malfunctions attributable to internally generated noise.




FIGURE 3

### ISOLATION DIODES

NEVER REVERSE THE  $V_{CC}$  AND GROUND POTENTIALS. Catastrophic failure can occur if more than 100mA is conducted through a forward biased substrate (isolation) diode.




FIGURE 2

## DESIGN CONSIDERATIONS (Cont'd)

### DISPOSITION OF UNUSED INPUTS


Electrically open inputs degrade AC noise immunity as well as the switching speed of an MSI circuit. To optimize performance, each input must be connected to a low impedance source. Unused inputs should be tied to  $V_{CC}$ , GROUND or a driving source. When paralleling an unused input with a driven input of the same multiple emitter transistor (MET), care should be taken to remain within the "1" level fan-out specifications for the driving source. The AND or NAND structures do not affect the "0" level fan-out of the driving source. When an unused input of an OR or NOR structure is commoned with a driven input, both the "1" and "0" level fan-out of the driving source are affected.

If fan-out of the driving source will be exceeded or if there is no convenient connection to an appropriate driven input, a second method of avoiding open inputs should be observed. Inputs which activate on "0" (AND and NAND) may be tied directly to  $V_{CC}$  or tied to  $V_{CC}$  through a current limiting resistor. To determine the requirements for current limiting, examine the input "latch-back" characteristics of the MET. This check is performed by grounding all but one of the emitters of the MET. Force 10mA into the ungrounded emitter and examine the "breakdown" characteristics on a curve tracer. If "breakdown" is greater than 5.5V and there is no evidence of latch-back or secondary breakdown, an unused input may be tied directly to  $V_{CC}$ . If the breakdown voltage or latch-back characteristic approaches 5.5V at 10mA, the input should be tied to  $V_{CC}$  through a current limiting resistor of 1 K $\Omega$  or more. More than one unused input can be tied to  $V_{CC}$  through a single resistor.

The 8200 series of MSI subsystems does not exhibit a latch-back characteristic. A current limiting resistor is required, however, if power supply transients can exceed 5.5V for longer than 1 $\mu$ sec. The power dissipated in the emitter junction during breakdown can destroy the junction. Current limiting provisions in accordance with the ABSOLUTE MAXIMUM RATINGS will ensure against catastrophic failure should breakdown occur.

### INPUT CLAMP DIODES


MSI circuits contain input clamp diodes as shown in Figure 4. At the input, these diodes limit negative excursions which exceed -1V by providing a low impedance current source from GROUND through the forward biased diode clamp. The clamps are designed to minimize ringing which may be induced on interconnect wires in excess of six inches in length.



### SIGNAL PROCESSING

The rise and fall times of all incoming data signals should be less than 200ns. The amplitude of incoming data signals should be 2.6V or greater. Figure 5 shows the transfer characteristic of the classic TTL gate. In the input threshold region, from point one to point two, the gate has approximately 25dB of gain. In this region, any discontinuity of the input waveform will be amplified more than 10 times at the output of the gate.

### TTL TRANSFER CHARACTERISTIC



**FIGURE 5**

Should the input voltage remain in the threshold region (approximately 200mV wide) for more than 15ns, a typical TTL gate will oscillate as shown in Figure 6. The equivalent circuit in Figure 7 illustrates the potential oscillatory feed-back paths. The primary contributor to oscillation is the changing power supply voltage within the chip, caused by the current spiking which occurs during switching

## DESIGN CONSIDERATIONS (Cont'd)

transitions. Since output voltage is directly proportional to  $V_{CC}$  and threshold voltage tends also to drop with lower supply voltage, the net effect is a positive feedback loop from output to input.

TYPICAL TTL GATE OSCILLATION




FIGURE 6

POTENTIAL OSCILLATORY FEEDBACK PATHS





FIGURE 7

# SECTION PACKAGE TYPES 4

## PACKAGE INFORMATION


## A PACKAGE (TO-116)



**NOTES:**

1. Lead Material: Alloy 42 or equivalent
  2. Body Material: Silicone molded
  3. Tolerances non-cumulative
  4. Signetics symbol denotes Lead No. 1
  5. Lead spacing shall be measured within this zone
  6. Body dimensions do not include molding flash
  7. Thermal resistance:  $\theta_{JA} = .16^\circ\text{C}/\text{mW}$ ,  $\theta_{JC} = .08^\circ\text{C}/\text{mW}$


B PACKAGE



## NOTES:

1. Lead Material: Alloy 42 or equivalent
  2. Body Material: Silicone molded
  3. Tolerances non-cumulative
  4. Signetics symbol denotes Lead No. 1
  5. Lead spacing shall be measured within this zone
  6. Body dimensions do not include molding flash
  7. Thermal resistance:  $\theta_{JA} = .16^\circ\text{C}/\text{mW}$ ,  $\theta_{J} = .08^\circ\text{C}/\text{mW}$


E PACKAGE



**NOTES:**

1. Lead Material: Kovar or equivalent, tin plated
  2. Body Material: Ceramic with glass seal
  3. Tolerances non-cumulative
  4. Signetics symbol denotes lead No. 1
  5. Lead spacing shall be measured within this zone

F. PACKAGE




#### NOTES:

1. Lead Material: Kovar or equivalent, tin plated
  2. Body Material: Ceramic with glass seal
  3. Tolerances non-cumulative
  4. Signetics symbol denotes lead No. 1
  5. Lead spacing shall be measured within this zone

## **PACKAGE INFORMATION (Cont'd)**


## I PACKAGE



## **NOTES:**

1. The true-position pin spacing is 0.100 between centerlines.  
Each pin centerline is located within  $\pm 0.010$  of its true longitudinal position relative to pins 1 and 16.
  2. All dimensions in inches.


N PACKAGE



**NOTES:**

1. Lead Material: Kovar, solder coated
  2. Body Material: Silicone molded
  3. Tolerances non-cumulative
  4. Signetics symbol denotes lead No. 1
  5. Lead spacing shall be measured within this zone
  6. Body dimensions do not include molding flash


J PACKAGE (TO-88)



**NOTES:**

- ① Recommended minimum offset before lead bend
  2. Lead Material: Kovar or equivalent, gold plated
  3. Body Material: Glass
  4. Lid Material: Kovar, oxidized, glass seal
  - ⑤ Tolerances non-cumulative
  - ⑥ Signetics symbol or angle cut denotes Lead No. 1
  - ⑦ Lead spacing shall be measured within this zone
  8. Thermal Resistance:  $\theta_{JA} = .300^\circ \text{C}/\text{mW}$ ,  $\theta_{JC} = .140^\circ \text{C}/\text{mW}$
  - ⑨ Maximum glass climb: .010

## P PACKAGE




**NOTES:**

1. Lead Material: Kovar or Rodar, Gold plated.
  2. Body Material: Kovar or Rodar, top and bottom Gold plated with glass center.
  3. Tolerances non-cumulative.
  4. Lead spacing controlled within this distance, 2 sides.
  5. .010 maximum glass climb allowed on leads, 4 sides.
  6. Extension denotes Lead No. 1 position.
  7. Recommended minimum offset before lead bend.
  8. Thermal resistance:  $\Theta_{J-A} = 0.1^\circ\text{C}/\text{mW}$ .

## PACKAGE INFORMATION (Cont'd)


### Q PACKAGE (TO-88)



#### NOTES:

1. Lead Material: Kovar or equivalent, gold plated
2. Body Material: Ceramic with glass seal at leads
3. Lid Material: Ceramic, glass seal
4. Tolerances non-cumulative
5. Lead spacing shall be measured within this zone
6. Signetics symbol or angle cut denotes lead No. 1
7. Recommended minimum offset before lead bend
8. Thermal Resistance:  $\theta_{JA} = .150^\circ\text{C}/\text{mW}$ ,  $\theta_{JC} = .050^\circ\text{C}/\text{mW}$
9. Maximum glass climb .010


### R PACKAGE



#### NOTES:

1. Lead Material: Kovar or equivalent, gold plated
2. Body Material: Top ring and Base - Kovar or equivalent, gold plated, glass body
3. Lid Material: Kovar or equivalent, gold plated, alloy seal
4. Tolerances non-cumulative
5. Signetics symbol denotes lead No. 1
6. Lead spacing shall be measured within this zone
7. Recommended minimum offset before lead bend
8. Thermal Resistance:  $\theta_{JA} = .155^\circ\text{C}/\text{mW}$ ,  $\theta_{JC} = .070^\circ\text{C}/\text{mW}$
9. Maximum glass climb: .010

### Y PACKAGE




#### NOTES:

1. Lead Material: Kovar or Rodar, gold plated.
2. Body Material: Kovar or Rodar, top or bottom with glass seal.
3. Lid Material: Kovar or Rodar with braze seal.
4. Tolerances non-cumulative
5. Signetics symbol denotes lead No. 1.

# LINEAR

The Signetics Linear Product Line provides all of the most frequently required circuit functions.

Linear products are generally available in both Military and Commercial temperature ranges and in a wide variety of package types.



# SECTION 5


## PIN CONFIGURATIONS

### PIN CONFIGURATIONS

|   |  |  |   |
|---|--|--|---|
| <b>8200</b><br><br><b>P,N,Y PACKAGES</b>  | <b>8201</b><br><br><b>P,N,Y PACKAGES</b> | <b>8202</b><br><br><b>P,N,Y PACKAGES</b> | <b>8203</b><br><br><b>P,N,Y PACKAGES</b>        |
| <b>8204</b><br><br><b>Y PACKAGE</b>       | <b>8205</b><br><br><b>Y PACKAGE</b>      | <b>8220</b><br><br><b>B PACKAGE</b>      | <b>8223/24</b><br><br><b>B,E,R, PACKAGES</b>    |
| <b>8225</b><br><br><b>B,E,R, PACKAGES</b> | <b>8226/29</b><br><br><b>E PACKAGE</b>   | <b>8228</b><br><br><b>I PACKAGE</b>      | <b>8230/31/32</b><br><br><b>B,E,R, PACKAGES</b> |


## PIN CONFIGURATIONS (Cont'd)

**8233/34/35**




**B,E,R PACKAGES**

**8241/42**




**A,F, PACKAGES**




**Q PACKAGE**


**8243**



**P,N,Y PACKAGES**




**A,F PACKAGES**




**J PACKAGE**

**8251/52**



**B,E,R PACKAGES**


**8260**



**P,N,Y PACKAGES**


**PIN CONFIGURATIONS (Cont'd)**

**8261**





A,F PACKAGES

**8262**




A,F PACKAGES


**8263/64**



Q PACKAGE




Q PACKAGE




P,N,Y PACKAGES

**8266/67**




B,E,R PACKAGES



A,F PACKAGES



**8268**





Q PACKAGE

## PIN CONFIGURATIONS (Cont'd)

**8269**



**8270**




**A,F PACKAGES**

**Q PACKAGE**


**A,F PACKAGES**

**J PACKAGE**


**8271**



**8273**



**8274**




**B,E,R PACKAGES**


**B,E,R PACKAGES**

**B,E,R PACKAGES**


**8275**



**8276**



**8277**




**B,E,R PACKAGES**

**A,F PACKAGES**

**B,E PACKAGES**


**PIN CONFIGURATIONS (Cont'd)**

**8280/81**




**A,F PACKAGES**

**8284/85**




**A,F PACKAGES**


**8288**




**A,F PACKAGES**



**Q PACKAGE**




**Q PACKAGE**




**Q PACKAGE**

**8290/91**





**A,F PACKAGES**




**Q PACKAGE**

**PIN CONFIGURATIONS (Cont'd)**

**8292/93**



**8T01**





**A,F PACKAGES**


**Q PACKAGE**

**B,E PACKAGES**

**8T04/05/06**



**8T09**





**B,E,R PACKAGES**


**A,F PACKAGES**

**Q PACKAGE**

**8T10**



**8T13**




**B,E,R PACKAGES**

**B,E,R PACKAGES**

**B,E,R PACKAGES**


**PIN CONFIGURATIONS ( Cont'd)**

**8T15**




A,F PACKAGES

**8T16**



A,F PACKAGES

**8T22**



\*Pins for External Timing Components

A,F PACKAGES



# SECTION ELECTRICAL CHARACTERISTICS

6

This section contains specific test limit and test condition information for use in device evaluation and incoming inspection for AC and DC parameters.

Product descriptions are also contained in this section to provide assistance in evaluating specific devices and total 8000 Series flexibility.

Unless otherwise specified, all devices are available in the "S" and "N" temperature ranges:

("S" = -55°C to +125°C, "N" = 0°C to +75°C).

## ABSOLUTE MAXIMUM RATINGS

The absolute maximum ratings constitute limiting values above which serviceability of the device may be impaired. Provisions should be made in system design and testing to limit currents and voltages in accordance with Table I. These ratings apply to both 82XX and 8TXX MSI devices unless otherwise specified.

TABLE I

|                           |                 |
|---------------------------|-----------------|
| Input Voltage             | +5.5V           |
| Output Voltage            | +7.0V           |
| V <sub>CC</sub> (Note 2)  | +7.0V           |
| Storage Temperature Range |                 |
| A, B, J, N packages       | -65°C to +175°C |
| E, F, P, Q, R, Y          | -65°C to +200°C |

### NOTES:

1. All devices must be derated at elevated temperatures based on maximum allowable junction temperature (see maximum storage temperature and the thermal resistance of the package).
2. Operating V<sub>CC</sub> for the 8200 Series is specified at +5V±5%. None of the Signetics MSI elements will be damaged by supply voltages of 7 volts or less; however, in some of the more complex functions, power dissipation at such voltages could become excessive. We recommend, therefore, that such overvoltages be limited to a maximum of 1 second duration.



REFER TO PAGE 13 FOR P, N AND Y PACKAGE PIN CONFIGURATIONS.

## DIGITAL 8000 SERIES TTL/MSI


### DESCRIPTION

The 8200/8201/8202/8203 MSI Buffer Registers are arrays of ten clocked "D" flip-flops especially suited for parallel in-parallel out register applications. They are also suitable for general purpose applications as parallel in-serial out, serial in-parallel out registers.

The flip-flops are arranged as dual 5 arrays, (8200 & 8201) and single 10 arrays with reset, (8202 & 8203). The true output of each bit is made available to the user.

### LOGIC DIAGRAMS AND TRUTH TABLES


#### DUAL 5-BIT BUFFER REGISTER



| $D_n$ | $Q_{n+1}$ |
|-------|-----------|
| 1     | 1         |
| 0     | 0         |

8200


#### DUAL 5-BIT BUFFER REGISTER—INVERTED INPUTS



| $\bar{D}_n$ | $Q_{n+1}$ |
|-------------|-----------|
| 1           | 0         |
| 0           | 1         |

8201

#### 10-BIT BUFFER REGISTER




| $D_n$ | $\overline{\text{RESET}}$ | $Q_{n+1}$ |
|-------|---------------------------|-----------|
| 1     | 1                         | 1         |
| 0     | 1                         | 0         |

$\overline{\text{RESET}} = 0 \Rightarrow Q = 0$   
(OVERRIDES CLOCK)  
n IS TIME PRIOR TO CLOCK  
n+1 IS TIME FOLLOWING CLOCK

8202

## LOGIC DIAGRAMS AND TRUTH TABLES (Cont'd)



## ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS                      | LIMITS |          |         |            | TEST CONDITIONS       |                       |            |                       |             | NOTES |
|--------------------------------------|--------|----------|---------|------------|-----------------------|-----------------------|------------|-----------------------|-------------|-------|
|                                      | MIN.   | TYP.     | MAX.    | UNITS      | $D_n$<br>8200<br>8202 | $D_n$<br>8201<br>8203 | CLOCK      | RESET<br>8202<br>8203 | OUTPUTS     |       |
| "1" Output Voltage                   | 2.6    | 3.5      | 0.4     | V          | 2.0V                  | 0.8V                  | Pulse      |                       | 800 $\mu$ A | 6     |
| "0" Output Voltage                   |        |          |         | V          | 0.8V                  | 2.0V                  | Pulse      |                       | 9.6mA       | 7     |
| "0" Input Current                    |        |          |         |            |                       |                       |            |                       |             |       |
| $D_n$ (8200, 8202)                   | -0.1   |          | -1.6    | mA         | 0.4V                  |                       |            |                       |             |       |
| $D_n$ (8201, 8203)                   | -0.1   |          | -1.6    | mA         |                       | 0.4V                  |            |                       |             |       |
| Clock                                | -0.1   |          | -1.6    | mA         |                       |                       | 0.4V       |                       |             |       |
| Reset (8202, 8203)                   | -0.1   |          | -1.6    | mA         |                       |                       |            | 0.4V                  |             |       |
| "1" Input Current                    |        |          |         |            |                       |                       |            |                       |             |       |
| $D_n$ (8200, 8202)                   |        |          | 40      | $\mu$ A    | 4.5V                  |                       |            |                       |             |       |
| $D_n$ (8201, 8203)                   |        |          | 40      | $\mu$ A    |                       | 4.5V                  |            |                       |             |       |
| Clock                                |        |          | 40      | $\mu$ A    |                       |                       | 4.5V       |                       |             |       |
| Reset (8202, 8203)                   |        |          | 40      | $\mu$ A    |                       |                       |            | 4.5V                  |             |       |
| Input Voltage Rating<br>(All inputs) | 5.5    | 409/77.7 | 580/110 | V<br>mW/mA | 10mA<br>0V            | 10mA<br>0V            | 10mA<br>0V | 10mA<br>0V            |             | 11,13 |
| Power/Current Consumption            |        |          |         |            |                       |                       |            |                       |             |       |

 $T_A = 25^\circ\text{C}$  and  $V_{CC} = 5.0\text{V}$ 


| CHARACTERISTICS              | LIMITS |      |      |       | TEST CONDITIONS |  |  |  |  | NOTES |
|------------------------------|--------|------|------|-------|-----------------|--|--|--|--|-------|
|                              | MIN.   | TYP. | MAX. | UNITS |                 |  |  |  |  |       |
| Propagation Delay            |        |      |      |       |                 |  |  |  |  |       |
| $t_{on}$ Clock to Q          |        | 30   | 45   | ns    |                 |  |  |  |  | 8     |
| $t_{off}$ Clock to Q         |        | 25   | 40   | ns    |                 |  |  |  |  | 8     |
| $t_{on}$ Reset to Q          |        | 30   | 45   | ns    |                 |  |  |  |  | 8     |
| Set Up Time                  |        | 6    | 15   | ns    |                 |  |  |  |  | 10    |
| Hold Time                    |        | 0    | 5    | ns    |                 |  |  |  |  | 12    |
| Minimum Clock Width          |        | 12   | 17   | ns    |                 |  |  |  |  |       |
| Transfer Rate                | 15     | 35   | -70  | MHz   |                 |  |  |  |  | 8     |
| Output Short Circuit Current | -20    |      |      | mA    |                 |  |  |  |  |       |

## NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are tied to  $V_{CC}$ .
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition:  
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to  $V_{CC}$ . Refer to AC Test Figure.
- Manufacturer reserves the right to make design and process changes and improvements.
- Set Up Time defined as data presence before clock.
- Outputs are in the low state for this test.
- Hold time defined as data presence after clock.
- $V_{CC} = 5.25$  volts.


## SCHEMATIC DIAGRAMS

DUAL 5-BIT BUFFER REGISTER 8200  
SINGLE 10-BIT BUFFER REGISTER 8202





DUAL 5-BIT BUFFER REGISTER  
-INVERTED INPUTS 8201

SINGLE 10-BIT BUFFER REGISTER  
-INVERTED INPUTS 8203



AC TEST FIGURES AND WAVEFORMS



$t_{pd}$  FROM CLOCK TO Q



**INPUT PULSE:**  
 Data = P.R.R. = 7.5 MHz  
 Clock = P.R.R. = 15 MHz  
 PW = 17 ns (at 50% point)  
 $t_r = t_f = 5$  ns Max.  
 Amplitude = 2.6V.

\* Refer to the Pin-Outs for the 8200/01/03 AC Testing.

$t_{on}$  FROM RESET TO Q




**INPUT PULSE:**  
 Amplitude = 2.6V  
 Clock: P.R.R. = 5 MHz  
 Reset: P.R.R. = 5 MHz  
 PW = 30 ns (at 50% point)  
 $t_r = t_f = 5$  ns

\* Refer to the Pin-Outs for the 8200/01/02/03 AC Testing.


## TYPICAL APPLICATIONS

20 BIT (4 WORDS X 5 BITS EACH) MEMORY CELL



Total Package Count = 2-8200's


ONE OUT OF TEN – COUNTER/DISPLAY (SELF-CORRECTING)




Total Package Count = 1-8202; 1-8880

TYPICAL APPLICATIONS (Cont'd)

MULTIPLICATION AT 10MHz OF A 20-BIT BINARY WORD



$P_n = (X_n)M$  WHERE  $X_n \equiv$  MULTIPLICAND  
 $M \equiv$  MULTIPLIER  
 TOTAL PACKAGE COUNT = 9 PACKAGES (4-8202'S AND 5-8260'S)



REFER TO PAGE 13 FOR Y PACKAGE PIN CONFIGURATION.

## DIGITAL 8000 SERIES TTL/MSI

### DESCRIPTION

The 8205 and 8204 are high performance bipolar ROM's incorporating the storage output or memory data register into the chip. Data is addressed by applying address information to the address lines. After valid data appears at the output of the memory array, (typically 35ns after the address is applied) and if the circuit is enabled, the strobe pulse will enter data into the 8 bit output latch register. A D-type latch (L) is used to enable the tri-state output drivers. If the circuit enable signals are valid, the strobe will set the latch. This turns on the output stage. The latch will remain set and keep the output enabled until the chip is disabled and the next strobe pulse occurs. If the strobe line is held high, the ROM will function in a conventional mode. The output will be controlled solely by the chip enable and the output latches will be bypassed.

See page 195 for ASCII (ADDRESS) to EBCDIC (DATA) and EBCDIC (ADDRESS) to ASCII (DATA) and 197/198 for ORDERING BLANKS.

### FEATURES

- MICROPROGRAMMING
- HARDWIRE ALGORITHMS
- CHARACTER GENERATION
- CONTROL STORE

### APPLICATIONS

BUFFERED ADDRESS LINES

ON THE CHIP DECODING


ON THE CHIP STORAGE LATCHES

TRI-STATE OUTPUT

PROTECTED INPUTS

### BLOCK DIAGRAM

256 x 8 AND 512 x 8 MEMORY ORGANIZATION




## ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS                                | LIMITS |      |      | UNIT | TEST CONDITIONS                               | NOTES |
|--|--------|------|------|------|---|-------|
|  | MIN.   | TYP. | MAX. |      |   |       |
| Input '0' Current                              |        |      | -100 | μA   | $V_{in} = 0.45\text{ V}$                      |       |
| Input '1' Current                              |        |      | 25   | μA   | $V_{in} = 5.25\text{ V}$                      |       |
| Input (0) Threshold Voltage                    | 0.85   |      |      | V    |   |       |
| Input (1) Threshold Voltage                    |        | 2    |      | V    |   |       |
| Input Clamp Voltage                            | -1.0   |      |      | V    | $I_{in} = -5.0\text{ mA}$                     |       |
| Output (0)                                     |        | 0.2  | 0.45 | V    | $I_{out} = 9.6\text{ mA}$                     |       |
| Output (1) Current                             | 2.7    | 3.3  |      | V    | $I_{out} = -2.0\text{ mA}$                    |       |
| Output (1) Short Circuit Current               | -20    | -35  | -70  | mA   | $V_{out} = 0\text{V}, V_{CC} = 5.0\text{V}$   | 2     |
| Input Capacitance                              |        | 5    |      | pF   | $V_{IH} = 2.0\text{V}, V_{CC} = 5.0\text{V}$  |       |
| Output Capacitance                             |        | 8    |      | pF   | $V_{out} = 2.0\text{V}, V_{CC} = 5.0\text{V}$ | 5     |
| Power Supply Current                           |        | 135  | 170  | mA   | $V_{CC} = 5.0\text{V}$                        |       |
| Output (1) off Leakage Current (Chip Disabled) |        |      | 100  | μA   | $V_{in} = 2.7\text{V}$                        |       |
| Output (0) off Leakage Current (Chip Disabled) |        |      | -50  | μA   | $V_{in} = 0.45\text{V}$                       |       |

## NOTES:

- Positive current is defined as into the terminal referenced.
- No more than one output should be grounded at the same time and strobe should be disabled. Strobe is in "1" state.
- Manufacturer reserves the right to make design and process changes and improvements.
- Applied voltages must not exceed 6.0V  
Input currents must not exceed  $\pm 30\text{ mA}$   
Output currents must not exceed  $\pm 100\text{ mA}$   
Storage temperature must be between  $-60^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ .
- Chip disabled

## MEMORY TIMING



REFER TO PAGE 13 FOR B PIN CONFIGURATIONS.

## DIGITAL 8000 SERIES TTL/MSI

### DESCRIPTION

The 8220 CAM Element is a high speed monolithic array, incorporating the necessary addressing logic and eight identical memory cells organized as four words, each being two bits long. In reference to data-in/data-stored, the 8220 can be conditioned to perform the following functions: associate, write-in only, and read-out only.


When addressed into the "ASSOCIATE" mode, this element offers the novel capability of data association, where each cell ( $M_{nj}$ ) will respond with a "Match" or "Mismatch" answer ( $Y_n$ ) to each bit presented to the data inputs ( $I_j$ ), depending on presence or absence of an alike bit stored within the cell.

Write-in can be simultaneously done to all bits, or one bit at a time. Read-out of stored information is performed on

### FEATURES

- WRITE ENABLE CONTROL LINES
- ASSOCIATE CONTROL LINES
- ADDRESS SELECT CONTROL LINES
- ASSOCIATES IN 20nsec TYP.
- 16 PIN PACKAGE (1/3 SIZE OF 24 PIN PACKAGE)
- OPEN COLLECTOR OUTPUTS
- DIODE PROTECTED INPUTS

### LOGIC DIAGRAM



one word at a time. Cell-selection for read and write is performed by proper addressing of  $Y_n$  and  $A_n$  lines.

The element's output structures ( $Y_n$  and  $D_j$ ) are of the "bare collector" variety and can be mutually connected, thus allowing direct expansion when multiple packages are employed. Expansion of the CAM may be implemented in both directions, i.e., in the word length and in the number of words.

The CAM circuit structure is the familiar TTL type (DCL Family) and fully compatible with TTL and DTL input/output structures.

### APPLICATIONS

- DATA-TO-MEMORY COMPARISON
- PATTERN RECOGNITION
- HIGH SPEED INFORMATION RETRIEVAL
- CACHE MEMORY
- AUTO CORRELATION
- VIRTUAL MEMORY
- LEARNING MEMORY

## ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS                    | LIMITS |      |      |         | Wj   | Aj   | Ij   | Yi   | Yk   | Dj   | NOTES |
|------------------------------------|--------|------|------|---------|------|------|------|------|------|------|-------|
|                                    | MIN.   | TYP. | MAX. | UNITS   |      |      |      |      |      |      |       |
| "0" Output Voltage<br>Yn           |        |      | 0.4  | V       | 2.0V | 0.8V | 2.0V | 30mA |      |      | 8, 9  |
|                                    |        |      | 0.6  | V       | 2.0V | 0.8V | 2.0V | 60mA |      |      |       |
| Dj                                 |        |      | 0.4  | V       | 2.0V | 2.0V |      |      | 0.8V | 20mA | 8, 9  |
|                                    |        |      | 0.6  | V       | 2.0V | 2.0V |      |      | 0.8V | 40mA |       |
| "1" Output Leakage Current<br>Yn   |        |      | 125  | $\mu$ A |      |      | 2.0V |      |      |      | 10    |
| Dj                                 |        |      | 100  | $\mu$ A |      |      |      |      | 0V   | 0V   | 10    |
| "1" Input Current<br>Ij and Aj     |        |      | 40   | $\mu$ A |      | 4.5V | 4.5V |      |      |      |       |
| Wj                                 |        |      | 80   | $\mu$ A | 4.5V |      |      |      |      |      |       |
| "0" Input Current<br>Ij, Yn and Aj | -0.1   |      | -1.2 | mA      |      |      | 0.4V | 0.4V | 0.4V |      |       |

 $T_A = 25^\circ C$  and  $V_{CC} = 5.0V$ 

| CHARACTERISTICS                    | LIMITS |      |      |       | Wj | Aj | Tj | Yi | Yk | Dj | NOTES |
|------------------------------------|--------|------|------|-------|----|----|----|----|----|----|-------|
|                                    | MIN.   | TYP. | MAX. | UNITS |    |    |    |    |    |    |       |
| Delay Time<br>Associate (Aj to Yn) |        | 20   | 30   | ns    |    |    |    |    |    |    | 8, 11 |
| Associate (Ij to Yn)               |        | 35   |      | ns    |    |    |    |    |    |    | 8, 11 |
| Read-Out (Yn to Dj)                |        | 30   |      | ns    |    |    |    |    |    |    | 8, 11 |
| Write-In to Read-Out<br>(Wj to Dj) |        | 30   |      | ns    |    |    |    |    |    |    |       |
| Write Pulse Width                  |        | 30   |      | ns    |    |    |    |    |    |    |       |
| Power Consumption                  |        |      | 590  | mW    |    |    |    |    |    |    |       |


## NOTES:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive NAND logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings
- should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Manufacturer reserves the right to make design and process changes and improvements.
- Prior to this test write in a "0" in all or desired Memory cells as follows:  $Wj = Ij = 0V$ ,  $Aj = V_{CC}$ .
- Output sink current is supplied through a resistor to  $V_{CC}$ .
- Connect an external 1K ohm + 1% resistor from  $V_{CC}$  to the output terminal for this test.
- See AC test Figures on the following pages.

## MODE OF OPERATION

| FUNCTION              | $\bar{W}_0 \bar{W}_1 \bar{A}_0 \bar{A}_1 I_0 I_1$  | REMARKS<br>(Ref. Definitions & Glossary)   | FUNCTION             | $\bar{W}_0 \bar{W}_1 \bar{A}_0 \bar{A}_1 I_0 I_1$ | REMARKS<br>(Ref. Definitions & Glossary) |             |                  |                  |          |             |                                  |
|-----------------------|--|--|----------------------|---|--|-------------|------------------|------------------|----------|-------------|----------------------------------|
| HOLD                  | 1 1 1 1 x x  | NO OPERATION   | HOLD                 | 1 1 1 1 x x                                       | NO OPERATION                             |             |                  |                  |          |             |                                  |
| ASSOCIATE             | 1 1 1 0 x x  | <p style="text-align: center;">Output<br/>Question      Answer      State</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>?</td> <td>YES — <math>Y_i=1, Y_k=0</math></td> </tr> <tr> <td><math>I_1=M_{i1}</math></td> <td></td> </tr> <tr> <td>?</td> <td>NO — <math>Y_i=Y_k=0</math></td> </tr> </table> | ?                    | YES — $Y_i=1, Y_k=0$                              | $I_1=M_{i1}$                             |             | ?                | NO — $Y_i=Y_k=0$ | WRITE-IN | 1 0 1 1 x x | Forced<br>$Y_i \quad Y_k$<br>1 0 |
| ?                     | YES — $Y_i=1, Y_k=0$   |  |                      |   |  |             |                  |                  |          |             |                                  |
| $I_1=M_{i1}$          |  |  |                      |   |  |             |                  |                  |          |             |                                  |
| ?                     | NO — $Y_i=Y_k=0$   |  |                      |   |  |             |                  |                  |          |             |                                  |
| 1 1 0 1 x x           | <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>?</td> <td>YES — <math>Y_i=1, Y_k=0</math></td> </tr> <tr> <td><math>I_0=M_{i0}</math></td> <td></td> </tr> <tr> <td>?</td> <td>NO — <math>Y_i=Y_k=0</math></td> </tr> </table> | ?  | YES — $Y_i=1, Y_k=0$ | $I_0=M_{i0}$                                      |  | ?           | NO — $Y_i=Y_k=0$ | 0 1 1 1 x x      | 1 0      |             |                                  |
| ?                     | YES — $Y_i=1, Y_k=0$   |  |                      |   |  |             |                  |                  |          |             |                                  |
| $I_0=M_{i0}$          |  |  |                      |   |  |             |                  |                  |          |             |                                  |
| ?                     | NO — $Y_i=Y_k=0$   |  |                      |   |  |             |                  |                  |          |             |                                  |
| 1 1 0 0 x x           | <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td><math>I_1=M_{i1}</math><br/>and ?</td> <td>YES — <math>Y_i=1, Y_k=0</math></td> </tr> <tr> <td><math>I_0=M_{i0}</math></td> <td>NO — <math>Y_i=Y_k=0</math></td> </tr> </table> | $I_1=M_{i1}$<br>and ?  | YES — $Y_i=1, Y_k=0$ | $I_0=M_{i0}$                                      | NO — $Y_i=Y_k=0$                         | 0 0 1 1 x x | 1 0              |                  |          |             |                                  |
| $I_1=M_{i1}$<br>and ? | YES — $Y_i=1, Y_k=0$   |  |                      |   |  |             |                  |                  |          |             |                                  |
| $I_0=M_{i0}$          | NO — $Y_i=Y_k=0$   |  |                      |   |  |             |                  |                  |          |             |                                  |
| READ-OUT              | 1 1 1 1 x x  |  | READ-OUT             | 1 1 1 1 x x                                       | 1 0                                      |             |                  |                  |          |             |                                  |
|                       | 1 1 1 1 x x  |  |                      | 1 1 1 1 x x                                       | 0 0                                      |             |                  |                  |          |             |                                  |
|                       | 1 1 1 1 x x  |  |                      | 1 1 1 1 x x                                       | $D_0=D_1=1$                              |             |                  |                  |          |             |                                  |


## AC TEST FIGURES AND WAVEFORMS




# SIGNETICS DIGITAL 8000 SERIES TTL/MSI - 8220

## AC TEST FIGURES AND WAVEFORMS (Cont'd)

### WRITE DELAY





$t_{si}$  = "1" set-up time.  
 $t_{so}$  = "0" set-up time.  
 $t_{hi}$  = "1" hold time.  
 $t_{ho}$  = "0" hold time.  
 PW = Pulse width



**NOTES:**  
 1.  $A_0 = A_1 = "1"$ .  
 2. Let all non-selected Y's = "0".  
 3. W's pulse width is 40ns @50% points.

### READ DELAY



**NOTES:**  
 1. A tested bit must store a "0".  
 2.  $W_0 = W_1 = "1"$ .  
 3.  $A_0 = A_1 = "1"$ .  
 4. All non-tested Y's = "0".

### GENERAL NOTES FOR AC TESTING:

1. Use 5k Probes for all AC tests TEK 169 or equivalent.
2. The Pulse Generator signal should consist of the following  
Frequency:  $10 \text{ MHz} \pm 5 \text{ MHz}$   
Amplitude: 0V to 3V  
Rise & Fall Times:  $5 \text{ ns} \pm 2\text{ns}$
3.  $i$  = bit number ( $i = 0, 1$ ).  $j$  = word number ( $j = 0, 1, 2, 3$ ).

data (logical "1" = Match, logical "0" = Mismatch).

In the read and write modes these terminals act as input controls and word-select lines  $Y$  lines ( $Y_1$ ) associated with words desired to accept writing of data or read-out are to be kept in the logical "1" state and the remaining  $Y$  lines ( $Y_k$ ) to be forced to a logical "0" state. (Note that  $A = 1$  forces all  $Y_n = 1$ ).

$D_j$  - Data Output

These are "bare collector" output lines indicating the state of one or more selected cells. Cell-Selection is accomplished as defined under " $Y_n$ " above.

### GLOSSARY OF TERMS - SUBSCRIPTS

- A.  $n$  = Word number = 0, 1, 2 and 3  
 $j$  = Bit number = 0 or 1  
 $i$  = Input/Output number(s) associated with cell(s) upon which a "Write-in", "Read-out" or other function is being performed.  
 $k$  = Input/Output number(s) other than "i" above.  
 $M$  = Designation of Memory Cell (word) = eight identical cells in each package.
- B. Examples
  1.  $I_j$  for bit "1" equals  $I_1$ .
  2.  $M_{nj} = M_{10}$  = word "1" bit "0".
  3.  $Y_i = 0, Y_k = 1$ : for  $i = \text{words } 1 \text{ and } 3$ ; then  $k = \text{words } 0 \text{ and } 2$ :  $Y_{1,3} = 0$  and  $Y_{0,2} = 1$ .

### INPUT/OUTPUT DEFINITIONS

- $I_j$  - Data Inputs  
Data entering these terminals are either compared with stored information at the cell(s) in the "associate" mode or stored in the cell(s) in the "write-in" mode.
- $A_j$  - Associate Controls  
A logical "0" at this pin enables Data-Cell association to result into a defined logical level at the  $Y_n$  lines (e.g.  $Y_n = "1"$  = Match,  $Y_n = "0"$  = Mismatch). A logical "1" at this pin forces all  $Y_n$  to a "1".
- $W_j$  - Write Enable  
A logical "0" at this control pin opens the gates of the selected word, allowing data-in to be stored. A logical "1" locks the gates such that data-in can no longer disturb the cell(s).
- $Y_n$  - "Associate" Output and Address Selection Control  
During "Associate" mode these "bare collector" lines provide output results of match or mismatch between input and stored

## APPLICATION: LEARNING MEMORY

Description: This system is a CAM array with peripheral IC circuitry designed to operate as a learning memory. It is organized in two sections of equal capacity, the total memory size (both sections) being 8 ten bit words. Either section can be selected through the section SELECT line, and the memory is easily expandable in the number of words and in word length.

By activating the **COMPARE** line, a new word is loaded into the buffer and is presented to the memory. Through the novel feature of data association, which is unique with CAM elements, the buffer's content is compared with the words stored in memory. If the input word, with which the memory was presented, is already contained in storage, no need for "learning," i.e. data acquisition, exists. This fact is indicated by a match from one of the  $Y_n$  lines ( $Y_i = 1$ ) and thus no write command is initiated.

However, if a word is loaded into the buffer register and it is not contained in the selected memory section, a write cycle must be initiated. The memory has to "learn" i.e. put the word into storage. Since the CAM array is normally in the ASSOCIATE mode, no match could have occurred between the word TO BE LEARNED in the buffer and the words already in storage. In response to this situation, all


$Y_n$  outputs will be equal to "0". The NOR gate output will now change to a "1". By the use of appropriate gating circuitry, the WRITE line will be enabled in the selected memory section.

Before a WRITE operation is initiated, a location select has to be made such that the word to be written into the memory will go to the proper place. For this reason, a tag CAM is employed to keep track of memory locations, both empty and full. When a word is written into memory, a "1" is simultaneously written into the tag CAM. Thus, it is possible to keep track of the filled memory locations.

In particular, the memory is always in the ASSOCIATE mode when no word has to be written into storage. By monitoring the  $Y_n$  lines, a convenient way of decoding an available address exists. Here exclusive OR circuitry is used which ensures that memory locations are filled successively when the need for "learning" exists. The quad latch is enabled before the write command is available to the CAM array. Thus the  $Y$  lines of unavailable memory locations are forced low ( $Y_k = 0$ ).

A CLEAR command totally erases the memory contents and although it is simple to selectively erase words, for clarity it has not been discussed here.

## **TYPICAL APPLICATION**





REFER TO PAGE 13 FOR B AND E PIN CONFIGURATIONS.

### DIGITAL 8000 SERIES TTL/MSI

#### DESCRIPTION

The 8223 is a TTL 256-Bit Read Only Memory organized as 32 words with 8 bits per word. The words are selected by five binary address lines; full word decoding is incorporated on the chip. A chip enable input is provided for additional decoding flexibility, which causes all eight outputs to go to the high state when the chip select input is high.

This device is fully TTL or DTL compatible. The outputs are uncommitted collectors, which permits wired-OR operation with the outputs of other TTL or DTL devices. These outputs are capable of sinking twelve standard DCL loads. Propagation delay time is 50ns maximum. Power dissipation is 310 milliwatts with 400 milliwatts maximum. The 8223 may be programmed to any desired pattern by the user. (See fusing procedure.) This feature is ideal for prototype hardware and systems requiring proprietary codes.

A Truth Table/Order Blank is included on page 199 for ordering custom patterns.


#### FEATURES

- BUFFERED ADDRESS LINES
- ON THE CHIP DECODING
- CHIP ENABLE CONTROL LINE
- OPEN COLLECTOR OUTPUTS
- DIODE PROTECTED INPUTS
- NO SEPARATE FUSING PINS

#### APPLICATIONS

PROTOTYPING  
VOLUME PRODUCTION  
MICROPROGRAMMING  
HARDWIRED ALGORITHMS  
CONTROL STORE

#### LOGIC DIAGRAM



#### ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS            | LIMITS |      |      |       | "0"<br>A <sub>n</sub> | "1"<br>A <sub>n</sub> | CHIP<br>ENABLE | OUTPUTS | NOTES |
|----------------------------|--------|------|------|-------|-----------------------|-----------------------|----------------|---------|-------|
|                            | MIN.   | TYP. | MAX. | UNITS |                       |                       |                |         |       |
| "1" Output Leakage Current |        |      | 100  | μA    |                       |                       | 2.0V           |         | 13    |
| "0" Output Voltage         |        |      | 0.4  | V     | 0.8V                  | 2.0V                  | 0.8V           | 9.6mA   | 6,10  |
|                            |        |      | 0.4  | V     | 0.8V                  | 2.0V                  | 0.8V           | 9.6mA   | 6,10  |
|                            |        |      | 0.4  | V     | 0.8V                  | 2.0V                  | 0.8V           | 9.6mA   | 6,10  |
| "1" Input Current          |        |      |      |       |                       |                       |                |         |       |
| An, Address                |        |      | 40   | μA    |                       | 4.5V                  |                |         |       |
| Chip Enable Input          |        |      | 80   | μA    |                       |                       | 4.5V           |         |       |
| "0" Input Current          |        |      |      |       |                       |                       |                |         |       |
| An, Chip Enable            | -0.1   |      | -1.6 | mA    | 0.4V                  |                       | 0.4V           |         |       |

# SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8223

$T_A = 25^\circ C$  and  $V_{CC} = 5.0V$


| CHARACTERISTICS     | LIMITS |      |      |       | "0"<br>$A_n$ | "1"<br>$A_n$ | CHIP<br>ENABLE | OUTPUTS    | NOTES |
|---------------------|--------|------|------|-------|--------------|--------------|----------------|------------|-------|
|                     | MIN.   | TYP. | MAX. | UNITS |              |              |                |            |       |
| Propagation Delay   |        |      |      |       |              |              |                |            |       |
| An to Bn            |        |      | 35   | 50    | ns           |              |                | DC F.O.=12 | 7,12  |
| Chip Enable to Bn   |        |      | 35   | 50    | ns           | 4.5V         | 4.5V           | DC F.O.=12 | 7,12  |
| Power Consumption   |        | 310  | 400  | mW    |              | 4.5V         | 4.5V           |            | 14    |
| Input Latch Voltage | 5.5    |      |      | V     |              |              | 10mA           |            | 11    |

## NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1" "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output sink current is supplied through a resistor to  $V_{CC}$ .

- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50pF.
- Manufacturer reserves the right to make design and process changes and improvements.
- By DC tests per the truth table, all inputs have guaranteed thresholds of 0.8V for logical "0" and 2.0V for logical "1".
- This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- For detailed test conditions, see AC testing.
- Connect an external 1k resistor from  $V_{CC}$  to the output terminal for this test.
- $V_{CC} = 5.25V$ .

## AC TEST FIGURE AND WAVEFORMS



## FUSING PROCEDURE

The 8223 may be programmed by using Curtis Electro Devices PR23 Series or Spectrum Dynamics 300 and 400 Series Programmers. Each perform for the procedure outlined.

The 8223 Standard part is shipped with all outputs at Logical "0". To write a Logical "1" proceed as follows:

- Remove  $V_{CC}$ .
- Remove any load from the outputs.
- Ground the Chip Enable.
- Address the desired location by applying ground for a "0" and  $5.0 \pm 0.25V$  for a "1" at the address input lines.
- Apply +12.5V to the output to be programmed through a  $390\Omega \pm 10\%$  resistor. Program one output at a time.
- Apply +12.5V to  $V_{CC}$  (pin 16) for 50msec (1.0sec max.) Do not exceed a 25% duty cycle. Limit the  $V_{CC}$  overshoot to 1.0 volts, max, by "clamping" or "crowbar" circuit.  $V_{CC}$  current requirement is 400mA max at 12.5 volts.
- Remove  $V_{CC}$ .
- Open the output.
- Proceed to the next output and repeat, or change address and repeat procedure.
- Continue until the entire bit pattern is programmed into your custom 8223.

REFER TO PAGE 13 FOR B, E AND R PACKAGE PIN CONFIGURATIONS.

### DIGITAL 8000 SERIES TTL/MSI

#### DESCRIPTION

The 8224 is a TTL 256 Bit Read Only Memory organized as 32 words with 8 bits per word. The words are selected by five binary address lines with full word decoding incorporated on the chip. A Chip Enable input is provided for additional decoding flexibility, which will cause all eight outputs to go to the high state when the Chip Select input is taken high.

This device is fully TTL or DTL compatible. The outputs are uncommitted collectors, which allows wired-OR operation with the outputs of other TTL or DTL devices. These outputs are capable of sinking twelve standard DCL loads. Propagation delay time is 50ns maximum. Power dissipation is 310 milliwatts with 400 milliwatts maximum.

This device has been programmed to convert the seven bit ASC II alphabet code to the 8 bit EBCDIC Alphabet code. The conversion includes the letters A through Z. With the addition of gating circuitry, the 8224 will convert both upper case and lower case letters.

Customer specified patterns are also available as custom products. Refer to page 199 for Truth Table/Order Blank.


#### FEATURES

- BUFFERED ADDRESS LINES
- ON THE CHIP DECODING
- CHIP ENABLE CONTROL LINE
- OPEN COLLECTOR OUTPUTS
- DIODE PROTECTED INPUTS

#### APPLICATIONS

MICROPROGRAMMING  
HARDWIRED ALGORITHMS  
CHARACTER RECOGNITION  
CHARACTER GENERATOR  
CONTROL STORE

#### LOGIC DIAGRAM



#### ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS            | LIMITS |      |       | TEST CONDITIONS |                    |                    |                | OUTPUTS | NOTES |
|----------------------------|--------|------|-------|-----------------|--------------------|--------------------|----------------|---------|-------|
|                            | MIN.   | MAX. | UNITS | V <sub>CC</sub> | A <sub>n</sub> "0" | A <sub>n</sub> "1" | CHIP<br>ENABLE |         |       |
| "1" Output Leakage Current |        | 100  | μA    | 5.00            |                    |                    | 2.0V           |         | 13    |
| "0" Output Voltage         |        | 0.4  | V     | 4.75            | 0.8V               | 2.0V               | 0.8V           | 9.6mA   | 6,10  |
|                            |        | 0.4  | V     | 5.00            | 0.8V               | 2.0V               | 0.8V           | 9.6mA   | 6,10  |
|                            |        | 0.4  | V     | 4.75            | 0.8V               | 2.0V               | 0.8V           | 9.6mA   | 6,10  |
| "1" Input Current          |        |      |       |                 |                    |                    |                |         |       |
| An, Address                |        | 40   | μA    | 5.25            |                    |                    | 4.5V           | 4.5V    |       |
| Chip Enable Input          |        | 80   | μA    |                 |                    |                    |                |         |       |
| "0" Input Current          |        |      |       |                 |                    |                    |                |         |       |
| An, Chip Enable            | -0.1   | -1.6 | mA    | 5.25            | 0.4V               |                    | 0.4V           |         |       |


$T_A = 25^\circ C$  and  $V_{CC} = 5.0V$ 

| CHARACTERISTICS     | LIMITS |      |       | TEST CONDITIONS |           |           |  | OUTPUTS    | NOTES |
|---------------------|--------|------|-------|-----------------|-----------|-----------|--|------------|-------|
|                     | MIN.   | MAX. | UNITS | $V_{CC}$        | $A_n$ "0" | $A_n$ "1" | $\overline{\text{CHIP}}\ \overline{\text{ENABLE}}$ |            |       |
| Propagation Delay   |        |      |       |                 |           |           |  |            |       |
| An to Bn            | 50     | ns   |       | 5.00            |           |           |  | DC F.0.=12 | 7,12  |
| Chip Enable to Bn   | 50     | ns   |       | 5.00            |           | 4.5V      | 4.5V   | DC F.0.=12 | 7,12  |
| Power Consumption   | 400    | mW   |       | 5.25            |           | 4.5V      | 4.5V   |            |       |
| Input Latch Voltage | 5.5    | V    |       | 5.00            | 10mA      |           | 10mA   |            | 11    |

## NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive logic definition:  
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Output sink current is supplied through a resistor to  $V_{CC}$ .
7. One DC fan-out is defined as 0.8mA.
8. One AC fan-out is defined as 50pF.
9. Manufacturer reserves the right to make design and process changes and improvements.
10. By DC tests per the truth table, all inputs have guaranteed thresholds of 0.8V for logical "0" and 2.0V for logical "1".
11. This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
12. For detailed test conditions, see AC testing.
13. Connect an external 1k resistor from  $V_{CC}$  to the output terminal for this test.

## SCHEMATIC DIAGRAM



## **CODE CONVERSION ASCII TO EBCDIC (UPPER & LOWER CASE LETTERS ONLY)**

## TRUTH TABLES


## **TYPICAL APPLICATIONS**

To select the ROM only when addressed by an upper or lower case alphabet character, the following truth table applies:

|   | Upper Case | Lower Case |
|---|------------|------------|
| ASCII   | 0 0        | 1 1        |
| ASCII   | 0 1        | 0 1        |
| <u>CHIP ENABLE = B<sub>7</sub></u>                      | 1 1        | 0 0        |
| EBCDIC #1 OUTPUT = <u>B<sub>6</sub> · B<sub>7</sub></u> | 1 1        | 0 0        |


Thus, the ASCII to EBCDIC ROM standard product plus gating as shown performs the complete conversion.

TYPICAL APPLICATIONS (Cont'd)



GROUND PIN 15 WHEN TESTING ADDRESS-OUTPUT DELAYS

AC TEST FIGURE AND WAVEFORMS



THIS PRODUCT AVAILABLE IN 0°C TO 75°C TEMP RANGE ONLY.

REFER TO PAGE 13 FOR B, E AND R PACKAGE PIN CONFIGURATIONS.

## DIGITAL 8000 SERIES TTL/MSI

### DESCRIPTION

The 8225 is a TTL 64-bit Read-Write Random Access Memory organized as 16-words of 4 bits each. The 8225 is ideally suited for application in scratch pads and high-speed buffer memories.

Words are selected through a 4-input binary decoder when the chip select input ( $\overline{CE}$ ) is at logic "0". Data is written into the memory when Read Enable ( $RE$ ) is at logic "0" and read from the memory when  $RE$  is at logic "1".

The outputs of the 8225 are logical "1" during write operation, therefore, inputs and outputs can be commoned in busses to reduce the number of I/O leads. Output collectors are uncommitted.

### FEATURES

- CHIP ENABLE LINE FOR EXPANSION
- OPEN COLLECTOR OUTPUTS FOR EXPANSION
- ON THE CHIP DECODING
- ALL OUTPUTS "1" DURING WRITING
- DIODE PROTECTED INPUTS

### APPLICATIONS

SCRATCH PAD MEMORY

BUFFER MEMORY

PUSH DOWN STACKS (First in-first out)


CONTROL STORE

### TRUTH TABLE

| Re | $\overline{Ce}$<br>(Chip Enable) | MODE         | OUTPUTS     |
|----|----------------------------------|--------------|-------------|
| 0  | 0                                | Write        | "1"         |
| 1  | 0                                | Read         | Information |
| X  | 1                                | Chip Disable | "1"         |

X = Either State

### LOGIC DIAGRAM



### ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS            | LIMITS |      |      |         | CHIP<br>ENABLE | INPUTS |         | DATA<br>INPUTS | OUTPUTS | NOTES     |
|----------------------------|--------|------|------|---------|----------------|--------|---------|----------------|---------|-----------|
|                            | MIN.   | TYP. | MAX. | UNITS   |                | WRITE  | ADDRESS |                |         |           |
| "0" Output Voltage         |        |      | .4   | V       | .8V            | Pulse  |         |                | 16mA    | 8, 11, 12 |
| "1" Output Leakage Current |        |      | 100  | $\mu$ A | .8V            | Pulse  |         | .8V            | 5.25V   | 11, 12    |
| "0" Input Current          | -.1    |      | -1.6 | mA      | .4V            | .4V    | .4V     | .4V            |         | 16        |
| "1" Input Current          |        |      |      |         |                |        |         |                |         |           |
| Chip Enable                |        |      | 80   | $\mu$ A | 4.5V           |        |         |                |         |           |
| Write, Address, Data       |        |      | 40   | $\mu$ A | 4.5V           | 4.5V   | 4.5V    | 4.5V           |         | 16        |

$T_A = 25^\circ\text{C}$  and  $V_{CC} = 5.0\text{V}$ 


| CHARACTERISTICS                        | LIMITS |      |      |       | CHIP<br>ENABLE | INPUTS |         | DATA<br>INPUTS | OUTPUTS | NOTES |
|--|--------|------|------|-------|----------------|--------|---------|----------------|---------|-------|
|  | MIN.   | TYP. | MAX. | UNITS |                | WRITE  | ADDRESS |                |         |       |
| Minimum Write Pulse Width ( $W_{PD}$ ) |        | 18   | 30   | ns    |                |        |         |                |         |       |
| Input Setup Time ( $I_{SU}$ )          |        | 18   | 20   | ns    |                |        |         |                |         |       |
| Input Hold Time ( $I_{HO}$ )           | 0      |      | 5    | ns    |                |        |         |                |         |       |
| Address Setup Time ( $A_{SU}$ )        |        |      | 5    | ns    |                |        |         |                |         |       |
| Address Hold Time ( $A_{HO}$ )         |        |      | 5    | ns    |                |        |         |                |         |       |
| Address Pulse Width ( $A_{PW}$ )       |        |      | 40   | ns    |                |        |         |                |         |       |
| Access Time ( $T_A$ )                  | 20     | 35   | 50   | ns    |                |        |         |                |         |       |
| Read Recovery Time $T_{RR}$            | 20     | 35   | 50   | ns    |                |        |         |                |         |       |
| Data Pulse Width ( $D_{PW}$ )          | 20     |      |      | ns    |                |        |         |                |         |       |
| Write Recovery Time                    |        | 25   | 40   | ns    |                |        |         |                |         |       |
| Write Access Time $T_{WA}$             |        | 25   | 40   | ns    |                |        |         |                |         |       |
| Chip Enable Recovery Time ( $T_{CR}$ ) |        | 20   | 30   | ns    |                |        |         |                |         |       |
| Chip Enable Access Time ( $T_{CA}$ )   |        | 20   | 30   | ns    |                |        |         |                |         |       |
| Input Clamp Voltage                    |        | -1.5 | V    |       | -12mA          | -12mA  | -12mA   | -12mA          |         | 16    |
| Input Latch Voltage – except Data      |        | 5.5  | V    |       | 10mA           | 10mA   | 10mA    | 10mA           |         | 16    |
| Data                                   |        | 5.5  | V    |       | 5V             | 5V     | 10mA    |                |         | 16    |
| Power Consumption                      | 400    | 552  | mW   |       | 0V             | 5V     | 0V      | 0V             |         | 14    |

## NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current is defined as into the terminal referenced.
4. Positive logic definition:  
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Capacitance is measured on Boonton Electronic Corporation Model 75A-53 Capacitance Bridge or equivalent.  $f = 1\text{ MHz}$ ,  $V_{ac} = 25\text{m V}_{rms}$

7. All pins not specifically referenced are tied to ground for capacitance tests. Output pins are left open.
8. Output sink current is supplied through a resistor to  $V_{CC}$ .
9. One DC fan-out is defined as 0.8mA.
10. Manufacturer reserves the right to make design and process changes and improvements.
11. By DC tests per the truth table, all inputs have guaranteed thresholds of 0.8V for logical "0" and 2.0V for logical "1".
12. For any given binary code on the Address Inputs the Write input must be momentarily brought to a logical "0" level.
13. See AC test circuits on following pages.
14. All sense outputs in "0" state.
15. This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
16. Test each input one at a time.

## AC TEST FIGURES AND WAVEFORMS



## AC TEST FIGURES AND WAVEFORMS (Cont'd)

## DATA SET-UP AND HOLD TIME




FIG. 1

## ADDRESS SET-UP AND HOLD TIME




FIG. 2

## READ RECOVERY




FIG. 3

(NOTE: Recovery and Access Times Are Balanced)

## WRITE RECOVERY TIME




FIG. 4

## CHIP ENABLE AND ACCESS TIME




FIG. 5



REFER TO PAGE 13 FOR E PACKAGE PIN CONFIGURATION.

### DIGITAL 8000 SERIES TTL/MSI


#### DESCRIPTION

The 8226 (open Collector Outputs) and the 8229 (tri State Outputs) are Bipolar 1024 Bit Read Only Memories organized as 256 words by 4 bits per word. They are Field-Programmable, which means that custom patterns are immediately available by following the simple fusing procedure given in this data sheet. Two chip enable lines are provided and the outputs are bare collector to allow for memory expansion capability.

The 8226 and 8229 are fully TTL compatible and include on-the-chip decoding. Typical access time is 35ns.

The standard 8226 and 8229 are supplied with all outputs at a logical "1". If a programmed unit is required the Truth Table/Order Blank on page 200 can be used.

#### BLOCK DIAGRAM



#### ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS          | LIMITS |      |      |       | TEST CONDITIONS   | NOTES |
|--------------------------|--------|------|------|-------|---|-------|
|                          | MIN.   | TYP. | MAX. | UNITS |   |       |
| "0" Output Voltage       |        |      | 0.5  | V     | I <sub>out</sub> = 16 mA  |       |
| "1" Output Leakage       |        |      | 40   | μA    | C <sub>E1</sub> or C <sub>E2</sub> = "1", V <sub>OUT</sub> = 2.6V   |       |
| 8226                     |        |      | 100  | μA    | C <sub>E1</sub> = C <sub>E2</sub> = "0", V <sub>OUT</sub> = 2.6V    |       |
| 8229                     | -40    |      | +40  | μA    | V <sub>out</sub> = 0.5V, C <sub>E1</sub> , or C <sub>E2</sub> = "1" |       |
| "1" Output Current(8229) | -2.0   |      |      | mA    | V <sub>out</sub> = 2.4V, C <sub>E1</sub> = C <sub>E2</sub> = "0"    |       |
| "0" Input Current        |        |      | 250  | μA    | V <sub>in</sub> = 0.5V  |       |
| "1" Input Current        |        |      | 50   | μA    | V <sub>in</sub> = 2.7V  |       |
| Input Threshold Voltage  |        |      |      |       |   |       |
| "0" Level                | .85    |      |      | V     |   |       |
| "1" Level                |        |      | 2.0  | V     |   |       |
| Propagation Delay        |        |      |      |       |   |       |
| Address to Output        |        |      | 60   | ns    |   |       |
| Enable to Output         |        |      | 50   | ns    |   |       |

$T_A = 25^\circ C$  and  $V_{CC} = 5.0V$ 

| CHARACTERISTICS     | LIMITS |         |      |       | TEST CONDITIONS           | NOTES |
|---------------------|--------|---------|------|-------|---------------------------|-------|
|                     | MIN.   | TYP.    | MAX. | UNITS |                           |       |
| Input Clamp Voltage | -1.0   |         |      | V     | $I_{in} = 5.0 \text{ mA}$ |       |
| Power Consumption   |        | 130/650 |      | mA/mW | $V_{CC} = 5.00V$          |       |

## NOTES:

- Positive current is defined as into the terminal referenced.
- Manufacturer reserves the right to make design and process changes and improvements.
- Applied voltage must not exceed 6.0V

- Input currents must not exceed  $\pm 30\text{mA}$
- Output currents must not exceed  $\pm 100\text{mA}$
- Storage temperature must not exceed  $-60^\circ C$  to  $+150^\circ C$
- Specifications are tentative. Final specifications will be available by Jan. 1972.


## FUSING PROCEDURE

The 8226 and 8229 may be programmed by using the Curtis Electro Devices PR-24 or the Spectrum Dynamics Series 300 and 400 Programmers. Each perform the procedures outlined.

The 8226 and 8229 Standard parts, are shipped with all outputs at Logical "1". To write a logical "0" proceed as follows:

- Remove  $V_{CC}$ .
- Remove any load from the outputs.
- Connect pin 13 to 5V,  $\pm .25\text{V}$  and pin 14 to ground.
- Address the desired location by applying ground for a "0" and  $5.0 \pm 0.25\text{V}$  for a "1" at the address input pins.
- Apply  $+12.5\text{V}$  to the output to be programmed through a  $390\Omega \pm 10\%$  resistor. Program one output at a time.
- Apply  $+12.5\text{V}$  to  $V_{CC}$  (pin 16) for 50msec (1.0sec max). Do not exceed a 20% duty cycle. Limit the  $V_{CC}$  overshoot to 1.0 volts, max, by "clamp" or "crowbar" circuit.  $V_{CC}$  current requirement is 825mA max at 12.5 volts.
- Remove  $V_{CC}$ .
- Open the output.
- Proceed to the next output and repeat, or change address and repeat procedure.
- Continue until the entire bit pattern is programmed into your custom 8226/29.

## AC TEST FIGURE AND WAVEFORM



REFER TO PAGE 13 FOR I PACKAGE PIN CONFIGURATION.

## DIGITAL 8000 SERIES TTL/MSI


### DESCRIPTION

The 8228 is a 4096 Bit Bipolar Read Only Memory organized as 1024 words by 4 bits per word. Available in a 16 pin Dual-in-Line package, the 8228 can provide very high bit packing density by replacing four standard 256X4 ROMS.

The 8228 is fully TTL compatible and includes on-the-chip decoding. Typical access time is 50ns with a power consumption of only .125mW per bit.

The standard 8228 ROM pattern is the USASCII Row Character Generator code; however, custom patterns are also available. The standard pattern is specified as the N8228I - CD162, while custom circuits are identified as N8228I - CDXXX. A Truth Table/Order Blank is included on page 201 for ordering custom patterns.

### BLOCK DIAGRAM



### ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS         | LIMITS |      |      |         | TEST CONDITIONS | NOTES |
|-------------------------|--------|------|------|---------|-----------------|-------|
|                         | MIN.   | TYP. | MAX. | UNITS   |                 |       |
| "0" Output Voltage      |        |      | 0.45 | V       |                 |       |
| "1" Output Voltage      |        |      |      | V       |                 |       |
| "0" Input Current       | 2.7    | -10  | -200 | $\mu$ A |                 |       |
| "1" Input Current       |        | 1    | 25   | $\mu$ A |                 |       |
| Input Threshold Voltage |        |      |      | V       |                 |       |
| "0" Level               | .85    |      |      | V       |                 |       |
| "1" Level               |        |      |      | V       |                 |       |
| Propagation Delay       |        | 50   | 90   | ns      |                 |       |

# SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8228


$T_A = 25^\circ C$  and  $V_{CC} = 5.0V$

| CHARACTERISTICS              | LIMITS |      |      |       | TEST CONDITIONS      | NOTES |
|------------------------------|--------|------|------|-------|----------------------|-------|
|                              | MIN.   | TYP. | MAX. | UNITS |                      |       |
| Input Clamp Voltage          | -1.0   |      |      | V     | $I_{in} = 5.0mA$     |       |
| Power Consumption            |        | 100  | 140  | mA    | $O_1$ to $O_3$ = "0" |       |
| Output Short Circuit Current |        |      |      |       |                      |       |
| Current                      | -20    |      | -70  | mA    |                      |       |

## NOTES:

- Positive current is defined as into the terminal referenced.
- No more than one output should be grounded at the same time.
- Manufacturer reserves the right to make design and process changes and improvements.
- Applied voltages must not exceed 6.0V  
Input currents must not exceed  $\pm 30mA$   
Output currents must not exceed  $\pm 100mA$   
Storage temperature must be between  $-60^\circ C$  to  $+150^\circ C$

## AC TEST FIGURE AND WAVEFORM



REFER TO PAGE 13 FOR B, E AND R PACKAGE PIN CONFIGURATIONS.

DIGITAL 8000 SERIES TTL/MSI

### DESCRIPTION


The 8-Input Digital Multiplexer is the logical equivalent of a single-pole, 8 position switch whose position is specified by a 3-bit input address.

The 8230 incorporates an INHIBIT input which, when low, allows the one-of-eight inputs selected by the address to appear on the f output and, in complement, on the  $\bar{f}$  output. With the INHIBIT input high, the  $f$  output is unconditionally low and the  $\bar{f}$  output is unconditionally high. The 8230 is a functional and pin-for-pin replacement for the 9312.


The 8231 is a variation of the 8230 that provides open collector output  $\bar{f}$  for expansion of input terms. The 8232 is similar to the 8230 except in the effect of the INHIBIT input on the  $\bar{f}$  output. With the INHIBIT low, the selected input appears at the  $f$  output and, in complement, on the  $\bar{f}$  output. With the INHIBIT high, both the  $f$  and the  $\bar{f}$  output are unconditionally low.

### LOGIC DIAGRAMS

8230 AND 8231



8232



## ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS  | LIMITS |      |      |       | TEST CONDITIONS |                |                |      |                              |         | NOTES |
|--|--------|------|------|-------|-----------------|----------------|----------------|------|------------------------------|---------|-------|
|  | MIN.   | TYP. | MAX. | UNITS | A <sub>1</sub>  | A <sub>2</sub> | A <sub>3</sub> | INH  | DATA INPUT<br>I <sub>n</sub> | OUTPUTS |       |
| "1" Output Voltage, Output f                           | 2.6    | 3.5  |      | V     | *               | *              | *              | 0.8V | 2.0V                         | -800μA  | 6, 11 |
| Output $\bar{f}$ (8230, 8232)                          | 2.6    | 3.5  |      | V     | *               | *              | *              | 2.0V | *                            | -800μA  | 6, 11 |
| "1" Output Leakage Current,<br>Output $\bar{f}$ (8231) |        |      | 150  | μA    | 0.8V            | 2.0V           | 2.0V           | 2.0V | 0.6V                         |         | 14    |
| "0" Output Voltage                                     |        |      | 0.4  | V     | 0.8V            | 0.8V           | 0.8V           | 0.8V | 0.8V                         | 16mA    | 7, 11 |
| "1" Input Current                                      |        |      |      |       |                 |                |                |      |                              |         |       |
| Inputs A <sub>n</sub> , I <sub>n</sub>                 |        |      | 40   | μA    | 4.5V            | 4.5V           | 4.5V           |      | 4.5V                         |         |       |
| Input INH, 8230 & 8231                                 |        |      | 80   | μA    |                 |                |                | 4.5V |                              |         |       |
| Input INH, 8232  |        |      | 80   | μA    |                 |                |                | 4.5V |                              |         |       |
| "0" Input Current                                      |        |      |      |       |                 |                |                |      |                              |         |       |
| A <sub>n</sub> , I <sub>n</sub> , INH (8230 & 8231)    | -0.1   |      | -1.6 | mA    | 0.4V            | 0.4V           | 0.4V           |      | 0.4V                         |         |       |
| INH, (8232)  | -0.1   |      | -3.2 | mA    |                 |                |                | 0.4V |                              |         |       |

 $T_A = 25^\circ C$  and  $V_{CC} = 5.0V$ 

| CHARACTERISTICS                          | LIMITS |              |      |       | TEST CONDITIONS |      |      |      |                              |                        | NOTES |
|--|--------|--------------|------|-------|-----------------|------|------|------|------------------------------|------------------------|-------|
|  | MIN.   | TYP.         | MAX. | UNITS | A               | A    | A    | INH  | DATA INPUT<br>I <sub>n</sub> | OUTPUTS<br>f $\bar{f}$ |       |
| Propagation Delay                        |        |              |      |       |                 |      |      |      |                              |                        |       |
| A <sub>n</sub> to $\bar{f}$ (8230, 8232) | 19     | 30           |      | ns    |                 |      |      |      |                              |                        | 8     |
| A <sub>n</sub> to $\bar{f}$ (8231)       | 17     | 30           |      | ns    |                 |      |      |      |                              |                        | 8     |
| I <sub>n</sub> to $\bar{f}$ (8230, 8232) | 11     | 20           |      | ns    |                 |      |      |      |                              |                        | 8     |
| $\bar{f}$ to f                           | 10     | 15           |      | ns    |                 |      |      |      |                              |                        | 8     |
| I <sub>n</sub> to f (8231)               | 13     | 24           |      | ns    |                 |      |      |      |                              |                        | 8     |
| INH to $\bar{f}$ (8230, 8231)            | 18     | 30           |      | ns    |                 |      |      |      |                              |                        | 8     |
| INH to f or $\bar{f}$ (8232)             | 11     | 20           |      | ns    |                 |      |      |      |                              |                        | 8     |
| Power Consumption/Supply Current         |        |              |      |       |                 |      |      |      |                              |                        |       |
| 8230, 8231                               |        | 250/<br>47.7 |      | mW/mA | 4.5V            | 4.5V | 4.5V | 4.5V | 0V                           |                        | 13    |
| 8232                                     |        | 262/<br>50.0 |      | mW/mA | 4.5V            | 4.5V | 4.5V | 4.5V | 0V                           |                        | 13    |
| Output Short Circuit Current             |        |              |      |       |                 |      |      |      |                              |                        |       |
| Output f                                 | -20    |              | -70  | mA    | 0V              | 0V   | 0V   | 0V   | 4.5V                         | 0V                     |       |
| Output $\bar{f}$ (8230, 8232)            | -20    |              | -70  | mA    | 0V              | 0V   | 0V   | 0V   | 0V                           | 0V                     |       |
| Input Latch Voltage                      | 5.5    |              |      | V     | 10mA            | 10mA | 10mA | 10mA | 10mA                         |                        | 12    |


\*See Truth Table for Logical Conditions

## NOTES:


- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V<sub>CC</sub>.
- Refer to AC Test Figures.
- One AC fan-out is defined as 50pF.
- Manufacturer reserves the right to make design and process changes and improvements.
- By DC tests per the truth table, all inputs have guaranteed thresholds of 0.8V for logical "0" and 2.0V for logical "1".
- This test guarantees operation free of input latch-up over the specific operating power supply voltage range.
- All I<sub>n</sub> data inputs are at OV, V<sub>CC</sub> = 5.25V.
- Connect an external 1k resistor from V<sub>CC</sub> to the output terminal for this test.

## SCHEMATIC DIAGRAMS

8230 AND 8231



8232




\*500Ω Resistor on 8231 only.


Note: All inputs have diode clamping. All outputs have isolation diodes.

Note: All inputs have diode clamping. All outputs have isolation diodes.


AC TEST FIGURE AND WAVEFORMS



NON-INVERTING PATHS



INVERTING PATHS



NOTES:

1. 5K, 30pF load includes test jigs and scope impedance.
2. Scope terminals to be  $\leq 1\frac{1}{2}$ " from package pins.
3. See truth table for logical conditions.

AC TEST CONDITIONS


| STEP NO. | TYPE/S | DELAY FROM-TO      | INPUTS          |                 |       |       | WAVE-FORM TYPE |
|----------|--------|--------------------|-----------------|-----------------|-------|-------|----------------|
|          |        |                    | $I_0$           | $I_1$           | $A_0$ | INH   |                |
| 1        | ALL    | $A_0$ to $\bar{f}$ | 0 V             | V <sub>cc</sub> | P.G.  | 0 V   | C, D           |
| 2        | ALL    | $I_0$ to $\bar{f}$ | P. G.           | 0 V             | 0 V   | 0 V   | C, D           |
| 3        | ALL    | $f$ to $\bar{f}^*$ | P. G.           | 0 V             | 0 V   | 0 V   | C, D           |
| 4        | 8230   | INH to $\bar{f}$   | V <sub>cc</sub> | 0 V             | 0 V   | P. G. | A, B           |
| 5        | 8231   | INH to $\bar{f}$   | 0 V             | 0 V             | 0 V   | P. G. | C, D           |
| 6        | 8232   | INH to $\bar{f}$   | V <sub>cc</sub> | 0 V             | 0 V   | P. G. | C, D           |

NOTE: 1. P. G. = Pulse Generator

\*Both  $f$  and  $\bar{f}$  are simultaneously loaded.

TYPICAL APPLICATIONS

EXPANSION OF 8231 TO MULTIPLEXER 64 LINES



$$f_n = f_0 + f_1 + f_2 + \dots + f_7$$

True Output

All Outputs may be tied together to drive  $8 \times 16$  mA (eight 1.6mA F.O.) or each Output may drive separately ten 1.6mA F.O.

Note:

Each 8231 has 8 data inputs which are not shown.

REFER TO PAGE 14 FOR B, E AND R PACKAGE PIN CONFIGURATIONS.

DIGITAL 8000 SERIES TTL/MSI

### DESCRIPTION

These devices are 2-input, 4-Bit Digital Multiplexers designed for general purpose data-selection applications.

The 8233 features *non-inverting* data paths; and, the 8234 features *inverting* data paths.

The 8235 is designed for input to adders, registers and general paralleled data handling due to its capability to perform **CONDITIONAL COMPLEMENTING (TRUE/COMPLEMENT)**. When the two inputs for each bit position ( $A_i$ ,  $B_i$ ) are connected together, the  $f$  output will provide either the *True* or *Complement* of the input data. This


capability is especially useful for transferring data into parallel adders where both true data for adding or multiplying and also complemented data for subtracting or dividing are needed.

The 8234 and 8235 designs have open collector outputs which permit direct wiring to other open collector outputs (collector logic) to yield "free" four-bit words. As many as one hundred four-bit words can be multiplexed by using fifty 8234/8235s in the WIRED-AND mode.

The inhibit state  $S_0 = S_1 = 1$  can be used to facilitate transfer operations in an arithmetic section.


### LOGIC DIAGRAM AND TRUTH TABLES

8233




| $S_0$ | $S_1$ | $f_n$ |
|-------|-------|-------|
| 0     | 0     | B     |
| 1     | 0     | A     |
| 0     | 1     | B     |
| 1     | 1     | 0     |

8234



| $S_0$ | $S_1$ | $f_n$     |
|-------|-------|-----------|
| 0     | 0     | $\bar{B}$ |
| 0     | 1     | $\bar{A}$ |
| 0     | 1     | $\bar{B}$ |
| 1     | 1     | 1         |

8235



| $S_0$ | $S_1$ | $f_n$           |
|-------|-------|-----------------|
| 0     | 0     | $\bar{A}_n B_n$ |
| 0     | 1     | $B_n$           |
| 1     | 0     | $\bar{A}_n$     |
| 1     | 1     | 1               |

## ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS                        | LIMITS |      |      |       | TEST CONDITIONS |                |                |                | OUTPUTS | NOTES |
|--|--------|------|------|-------|-----------------|----------------|----------------|----------------|---------|-------|
|  |        |      |      |       | INPUTS          |                |                |                |         |       |
|  | MIN.   | TYP. | MAX. | UNITS | A <sub>n</sub>  | B <sub>n</sub> | S <sub>0</sub> | S <sub>1</sub> |         |       |
| “1” Output Voltage (8233)              | 2.6    | 3.5  |      | V     | 2.0V            | 2.0V           | 0.8V           | 0.8V           | -800μA  | 6     |
| “0” Output Voltage (8233)              |        |      | 0.4  | V     | 0.8V            | 2.0V           | 2.0V           | 0.8V           | 16mA    | 7     |
| “0” Output Voltage (8234)              |        |      | 0.4  | V     | 0V              | 2.0V           | 0.8V           | 0.8V           | 16mA    | 7     |
| “0” Output Voltage (8235)              |        |      | 0.4  | V     | 2.0V            | 2.0V           | 2.0V           | 0.8V           | 16mA    | 7     |
| “1” Output Leakage Current<br>(8234)   |        |      | 100  | μA    | 2.0V            | 2.0V           | 2.0V           | 2.0V           | 5.0V    | 13    |
| “1” Output Leakage Current<br>(8235)   |        |      | 100  | μA    | 2.0V            | 2.0V           | 2.0V           | 2.0V           | 5.0V    | 13    |
| “0” Input Current                      |        |      |      |       |                 |                |                |                |         |       |
| A <sub>n</sub>                         | -0.1   |      | -1.6 | mA    | 0.4V            | 4.5V           |                | 0V             |         |       |
| B <sub>n</sub>                         | -0.1   |      | -1.6 | mA    | 4.5V            | 0.4V           | 0V             | 0V             |         |       |
| S <sub>0</sub>                         | -0.1   |      | -1.6 | mA    |                 |                | 0.4V           |                |         |       |
| S <sub>1</sub>                         | -0.1   |      | -1.6 | mA    |                 |                |                | 0.4V           |         |       |
| “1” Input Current                      |        |      |      |       |                 |                |                |                |         |       |
| A <sub>n</sub>                         |        | 40   |      | μA    | 4.5V            | 0V             |                |                |         |       |
| B <sub>n</sub>                         |        | 40   |      | μA    | 0V              | 4.5V           |                |                |         |       |
| S <sub>0</sub>                         |        | 40   |      | μA    |                 |                | 4.5V           |                |         |       |
| S <sub>1</sub>                         |        | 40   |      | μA    |                 |                |                | 4.5V           |         |       |
| Input Latch Voltage                    |        |      |      |       |                 |                |                |                |         |       |
| A <sub>n</sub>                         | 5.5    |      |      | V     | 10mA            | 0V             |                |                |         | 11    |
| B <sub>n</sub>                         | 5.5    |      |      | V     | 0V              | 10mA           |                |                |         | 11    |
| S <sub>0</sub>                         | 5.5    |      |      | V     |                 |                | 10mA           |                |         | 11    |
| S <sub>1</sub>                         | 5.5    |      |      | V     |                 |                |                | 10mA           |         | 11    |
| Output Short Circuit Current<br>(8233) | -20    |      | -70  | mA    | 5V              | 5V             | 0V             | 0V             | 0V      |       |
| Input Clamp Voltage                    |        |      |      |       |                 |                |                |                |         |       |
| A <sub>n</sub>                         |        | -1.5 |      | V     | -12mA           |                |                |                |         |       |
| B <sub>n</sub>                         |        | -1.5 |      | V     |                 | -12mA          |                |                |         |       |
| S <sub>0</sub>                         |        | -1.5 |      | V     |                 |                | -12mA          |                |         |       |
| S <sub>1</sub>                         |        | -1.5 |      | V     |                 |                |                | -12mA          |         |       |

$T_A = 25^\circ C$  and  $V_{CC} = 5.0V$ 


| CHARACTERISTICS     | LIMITS |        |       |       | TEST CONDITIONS |       |       |       | OUTPUTS | NOTES |
|---------------------|--------|--------|-------|-------|-----------------|-------|-------|-------|---------|-------|
|                     |        |        |       |       | INPUTS          |       |       |       |         |       |
|                     | MIN.   | TYP.   | MAX.  | UNITS | $A_n$           | $B_n$ | $S_0$ | $S_1$ |         |       |
| Power/Current       |        |        |       |       |                 |       |       |       |         |       |
| Consumption:        |        |        |       |       |                 |       |       |       |         |       |
| 8233                | 200/38 | 252/48 | mW/mA |       | 0V              |       | 0V    |       |         | 15    |
| 8234                | 160/31 | 210/40 | mW/mA |       | 0V              |       | 0V    |       |         | 15    |
| 8235                | 230/44 | 310/59 | mW/mA |       | 4.5V            |       | 4.5V  |       |         | 15    |
| 8233 Turn-On Times  |        |        |       |       |                 |       |       |       |         |       |
| $A_n, B_n$ to $f_n$ | 16     | 25     | ns    |       |                 |       |       |       |         | 8,14  |
| $S_0$ to $f_n$      | 27     | 38     | ns    |       |                 |       |       |       |         | 8,14  |
| $S_1$ to $f_n$      | 27     | 38     | ns    |       |                 |       |       |       |         | 8,14  |
| 8233 Turn-Off Times |        |        |       |       |                 |       |       |       |         |       |
| $A_n, B_n$ to $f_n$ | 16     | 25     | ns    |       |                 |       |       |       |         | 8,14  |
| $S_0$ to $f_n$      | 27     | 38     | ns    |       |                 |       |       |       |         | 8,14  |
| $S_1$ to $f_n$      | 27     | 38     | ns    |       |                 |       |       |       |         | 8,14  |
| 8234 Turn-On Times  |        |        |       |       |                 |       |       |       |         |       |
| $A_n, B_n$ to $f_n$ | 16     | 25     | ns    |       |                 |       |       |       |         | 8,14  |
| $S_0$ to $f_n$      | 27     | 38     | ns    |       |                 |       |       |       |         | 8,14  |
| $S_1$ to $f_n$      | 27     | 38     | ns    |       |                 |       |       |       |         | 8,14  |
| 8234 Turn-Off Times |        |        |       |       |                 |       |       |       |         |       |
| $A_n, B_n$ to $f_n$ | 16     | 25     | ns    |       |                 |       |       |       |         | 8,14  |
| $S_0$ to $f_n$      | 27     | 38     | ns    |       |                 |       |       |       |         | 8,14  |
| $S_1$ to $f_n$      | 27     | 38     | ns    |       |                 |       |       |       |         | 8,14  |
| 8235 Turn-On Times  |        |        |       |       |                 |       |       |       |         |       |
| $A_n$ to $f_n$      | 16     | 25     | ns    |       |                 |       |       |       |         | 8,14  |
| $B_n$ to $f_n$      | 24     | 35     | ns    |       |                 |       |       |       |         | 8,14  |
| $S_0$ to $f_n$      | 27     | 38     | ns    |       |                 |       |       |       |         | 8,14  |
| $S_1$ to $f_n$      | 27     | 38     | ns    |       |                 |       |       |       |         | 8,14  |
| 8235 Turn-Off Times |        |        |       |       |                 |       |       |       |         |       |
| $A_n$ to $f_n$      | 16     | 25     | ns    |       |                 |       |       |       |         | 8,14  |
| $B_n$ to $f_n$      | 24     | 35     | ns    |       |                 |       |       |       |         | 8,14  |
| $S_0$ to $f_n$      | 27     | 38     | ns    |       |                 |       |       |       |         | 8,14  |
| $S_1$ to $f_n$      | 27     | 38     | ns    |       |                 |       |       |       |         | 8,14  |

## NOTES:


- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to  $V_{CC}$ .
- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50pF.
- Manufacturer reserves the right to make design and process changes and improvements.
- This test guarantees operation free of input latch-up within the specified operating supply voltage range.
- Measurements apply to each gate element independently.
- Connect an external  $1k \pm 1\%$  resistor from  $V_{CC}$  to the output for this test.
- Reference AC Test Circuit, Waveforms and Test Tables.
- $V_{CC} = 5.25V$ .

## SCHEMATIC DIAGRAMS

8233




8234



## SCHEMATIC DIAGRAMS (Cont'd)


8235



## PROPAGATION DELAY TEST TABLE

| PRODUCT      | PATH                             | PARAMETER                | S <sub>1</sub> | S <sub>2</sub> | S <sub>3</sub> | S <sub>4</sub> |
|--------------|----------------------------------|--------------------------|----------------|----------------|----------------|----------------|
| ALL          | A <sub>0</sub> to f <sub>0</sub> | $\frac{t_{on}}{t_{off}}$ | a              | b              | b              | c              |
| 8233<br>8244 | B <sub>0</sub> to f <sub>0</sub> | $\frac{t_{on}}{t_{off}}$ | c              | a              | c              | b              |
| 8233<br>8234 | S <sub>0</sub> to f <sub>0</sub> | $\frac{t_{on}}{t_{off}}$ | b              | b              | a              | b              |
| 8233<br>8234 | S <sub>0</sub> to f <sub>0</sub> | $\frac{t_{on}}{t_{off}}$ | b              | c              | a              | c              |
| 8235         | B <sub>0</sub> to f <sub>0</sub> | $\frac{t_{on}}{t_{off}}$ | c              | a              | c              | b              |
| 8235         | B <sub>0</sub> to f <sub>0</sub> | $\frac{t_{on}}{t_{off}}$ | c              | a              | c              | b              |
| 8235         | S <sub>1</sub> to f <sub>0</sub> | $\frac{t_{on}}{t_{off}}$ | b              | b              | c              | a              |


## AC TEST FIGURE AND WAVEFORMS



|      | R <sub>1</sub> | R <sub>2</sub> |
|------|----------------|----------------|
| 8233 | $\infty$       | 84.5Ω          |
| 8234 | 360Ω           | 440Ω           |
| 8235 |                |                |

INPUT PULSE:  
 Amplitude = 2.6V  
 PW = 200ns  
 PRR = 1 MHz  
 $t_r = t_f = 5\text{ ns}$

## PULSE REQUIREMENTS





REFER TO PAGE 14 FOR A, F AND Q PACKAGE PIN CONFIGURATIONS.

DIGITAL 8000 SERIES TTL/MSI


## DESCRIPTION

The 8241 contains four independent gating structures to perform the Exclusive-OR function on two input variables. The output of the 8241 employs the totem-pole structure characteristic of TTL devices. The 8242 contains four independent Exclusive-NOR gates

which may be used to implement digital comparison functions. The 8242 outputs are bare collector to facilitate implementation of multiple-bit comparisons; a 4-bit comparison is made by connecting the outputs of the four independent gates together.


## LOGIC DIAGRAMS AND TRUTH TABLES

8241 QUAD EXCLUSIVE - OR



| A | B | f |
|---|---|---|
| 0 | 0 | 0 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 1 | 0 |

8242 4-BIT DIGITAL COMPARATOR



| A | B | f |
|---|---|---|
| 0 | 0 | 1 |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 1 | 1 |

**SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8241/42**
**ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)**
**(8241)**

| CHARACTERISTICS              | LIMITS |          |          |       | TEST CONDITIONS |      |         | NOTES |  |
|------------------------------|--------|----------|----------|-------|-----------------|------|---------|-------|--|
|                              | MIN.   | TYP.     | MAX.     | UNITS | INPUTS          |      | OUTPUTS |       |  |
|                              |        |          |          |       | A               | B    |         |       |  |
| Output "1" Voltage           | 2.6    | 3.5      |          | V     | 2.0             | 0.8  | 800μA   | 7     |  |
| Output "0" Voltage           |        |          | 0.4      | V     | 2.0             | 2.0  | 16mA    | 8     |  |
| Input "1" Current            |        |          | 80       | μA    | 4.5             | 4.5V |         | 13    |  |
| Input "0" Current            | -0.1   |          | -3.2     | mA    | 0.4             | 0.4  |         | 14    |  |
| Power/Current Consumption    |        | 225/42.4 | 300/57.1 | mW/mA |                 |      |         |       |  |
| Output Short Circuit Current | -20    |          | -70      | mA    |                 |      | 0V      | 6     |  |
| Input Latch Voltage          |        |          |          |       |                 |      |         |       |  |
| A Input                      | 5.5    |          |          | V     | 10mA            | 0V   |         | 10    |  |
| B Input                      | 5.5    |          |          | V     | 0V              | 10mA |         | 10    |  |

**T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5.0V**
**(8241)**

| CHARACTERISTICS   | LIMITS |      |      |       | TEST CONDITIONS |   |         | NOTES |  |
|-------------------|--------|------|------|-------|-----------------|---|---------|-------|--|
|                   | MIN.   | TYP. | MAX. | UNITS | INPUTS          |   | OUTPUTS |       |  |
|                   |        |      |      |       | A               | B |         |       |  |
| Propagation Delay |        | 12   | 20   | ns    |                 |   |         | 9     |  |

**ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)**
**(8242)**

| CHARACTERISTICS            | LIMITS |        |          |       | TEST CONDITIONS |      |        | NOTES |  |
|----------------------------|--------|--------|----------|-------|-----------------|------|--------|-------|--|
|                            | MIN.   | TYP.   | MAX.     | UNITS | INPUTS          |      | OUTPUT |       |  |
|                            |        |        |          |       | A               | B    |        |       |  |
| Output "1" Leakage Current |        |        | 25       | μA    | 2.0             | 2.0  |        | 12    |  |
| Output "0" Voltage         |        |        | 0.4      | V     | 2.0             | 0.8  | 25mA   | 8     |  |
| Input "1" Current          |        |        | 80       | μA    | 4.5             | 4.5V |        | 13    |  |
| Input "0" Current          | -0.1   |        | -3.2     | mA    | 0.4             | 0.4  |        | 14    |  |
| Power/Current Consumption  |        | 170/32 | 250/47.5 | mW/mA | 0.4             | 0.4  |        | 15    |  |
| Input Latch Voltage        |        |        |          |       |                 |      |        |       |  |
| A Input                    | 5.5    |        |          | V     | 10mA            | 0V   |        |       |  |
| B Input                    | 5.5    |        |          | V     | 0V              | 10mA |        | 10    |  |

**T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5.0V**
**(8242)**

| CHARACTERISTICS   | LIMITS |      |      |       | TEST CONDITIONS |   |         | INPUTS |  |
|-------------------|--------|------|------|-------|-----------------|---|---------|--------|--|
|                   | MIN.   | TYP. | MAX. | UNITS | INPUTS          |   | OUTPUTS |        |  |
|                   |        |      |      |       | A               | B |         |        |  |
| Propagation Delay |        | 18   | 25   | ns    |                 |   |         | 9      |  |


## NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive NAND logic definition:  
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Measurements apply to each gate element independently.
7. Output source current is supplied through a resistor to ground.
8. Output sink current is supplied through a resistor to V<sub>CC</sub>.


9. Refer to AC Test Figure.
10. This test guarantees operation free of input latch-up over the specified operating supply voltage range.
11. Manufacturers reserves the right to make design and process changes and improvements.
12. Connect an external 1K ±1% resistor from V<sub>CC</sub> to the output terminal for this test.
13. A and B are tested separately. When A is 4.5V, B is 0V, and vice versa.
14. A and B are tested separately. When A is 0.4V, B is 5.25V, and vice versa.
15. V<sub>CC</sub> = 5.25V.

## SCHEMATIC DIAGRAMS


8241




8242



AC TEST FIGURE AND WAVEFORMS



TYPICAL APPLICATIONS



REFER TO PAGE 14 FOR P, N AND Y PACKAGE PIN CONFIGURATIONS.


### DIGITAL 8000 SERIES TTL/MSI

#### DESCRIPTION

The 8243 8-Bit Position Scaler is an MSI array of approximately 70 gate complexity. The primary function of the 8243 is to scale (or shift) data bit positions by a selection of a 3-bit binary selector code.

The most significant bit input ( $I_7$ ) may be shifted 8 positions to the least significant bit output ( $O_0$ ). At zero shift, or scale select, all eight input data bits are transferred and inverted to their respective outputs, ( $I_0$  to  $O_0$ ,  $I_1$  to  $O_1$ ,  $I_2$  to  $O_2$ , etc.) At a shift, or scale select, of one, each input bit ( $I_n$ ) will shift to the next lower output bit ( $O_{n-1}$ ). See truth table for other shift codes.

#### LOGIC DIAGRAM AND TRUTH TABLE



NOTE: All inputs have diode clamps.

| INHIBIT | ENABLE<br>1 & 2 | $S_0$ | $S_1$ | $S_2$ | $O_0$       | $O_1$       | $O_2$       | $O_3$       | $O_4$       | $O_5$       | $O_6$       | $O_7$       |
|---------|-----------------|-------|-------|-------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0       | 1               | 0     | 0     | 0     | $\bar{I}_0$ | $\bar{I}_1$ | $\bar{I}_2$ | $\bar{I}_3$ | $\bar{I}_4$ | $\bar{I}_5$ | $\bar{I}_6$ | $\bar{I}_7$ |
| 0       | 1               | 1     | 0     | 0     | $\bar{I}_1$ | $\bar{I}_2$ | $\bar{I}_3$ | $\bar{I}_4$ | $\bar{I}_5$ | $\bar{I}_6$ | $\bar{I}_7$ | 1           |
| 0       | 1               | 0     | 1     | 0     | $\bar{I}_2$ | $\bar{I}_3$ | $\bar{I}_4$ | $\bar{I}_5$ | $\bar{I}_6$ | $\bar{I}_7$ | 1           | 1           |
| 0       | 1               | 1     | 1     | 0     | $\bar{I}_3$ | $\bar{I}_4$ | $\bar{I}_5$ | $\bar{I}_6$ | $\bar{I}_7$ | 1           | 1           | 1           |
| 0       | 1               | 0     | 0     | 1     | $\bar{I}_4$ | $\bar{I}_5$ | $\bar{I}_6$ | $\bar{I}_7$ | 1           | 1           | 1           | 1           |
| 0       | 1               | 1     | 0     | 1     | $\bar{I}_5$ | $\bar{I}_6$ | $\bar{I}_7$ | 1           | 1           | 1           | 1           | 1           |
| 0       | 1               | 0     | 1     | 1     | $\bar{I}_6$ | $\bar{I}_7$ | 1           | 1           | 1           | 1           | 1           | 1           |
| 0       | 1               | 1     | 1     | 1     | $\bar{I}_7$ | 1           | 1           | 1           | 1           | 1           | 1           | 1           |
| 1       | X               | X     | X     | X     | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           |
| X       | 0               | X     | X     | X     | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           |

X Indicates either logic "1" or logic "0" may be present.

## ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS            | LIMITS |      |      |         | TEST CONDITIONS |       |       |       |            |         |         | NOTES |
|----------------------------|--------|------|------|---------|-----------------|-------|-------|-------|------------|---------|---------|-------|
|                            | MIN.   | TYP. | MAX. | UNITS   | $I_n$           | $S_0$ | $S_1$ | $S_2$ | ENABLE 1&2 | INHIBIT | OUTPUTS |       |
| "1" Output Leakage Current |        |      | 150  | $\mu A$ | 0.8V            | *     | *     | *     | 2.0V       | 0.8V    |         | 7     |
| "0" Output Voltage         |        |      | 0.4  | V       | 2.0V            | *     | *     | *     | 2.0V       | 0.8V    | 12.8mA  | 7     |
| "0" Input Current          |        |      | -100 | $\mu A$ | 0.4V            |       |       |       | 0.8V       | 2.0V    |         |       |
| Data In (Disabled)         | -0.1   |      | -1.6 | mA      | 0.4V            | 0.8V  | 0.4V  | 0.4V  | 2.0V       | 0.8V    |         |       |
| Data In (Enabled)          |        |      | -1.6 | mA      | 0.4V            |       |       |       | 0.4V       | 0.4V    |         |       |
| Select $S_n$               | -0.1   |      | -1.6 | mA      |                 |       |       |       | 0.4V       | 0.4V    |         |       |
| Inhibit                    | -0.1   |      | -1.6 | mA      |                 |       |       |       | 0.4V       | 0.4V    |         |       |
| Enable 1 & 2               | -0.1   |      | -1.6 | mA      |                 |       |       |       | 0.4V       | 4.5V    |         | 11    |
| "1" Input Current          |        |      | 80   | $\mu A$ | 4.5V            | 2.0V  | 4.5V  | 4.5V  |            | 2.0V    |         |       |
| Data In                    |        |      | 40   | $\mu A$ |                 |       |       |       |            | 2.0V    |         |       |
| Select $S_n$               |        |      | 40   | $\mu A$ |                 |       |       |       |            | 4.5V    |         |       |
| Inhibit                    |        |      | 40   | $\mu A$ |                 |       |       |       |            | 2.0V    |         |       |
| Enable 1 & 2               |        |      | 40   | $\mu A$ |                 |       |       |       |            | 4.5V    |         | 12    |


 $T_A = 25^\circ C$  and  $V_{CC} = 5.0V$ 

| CHARACTERISTICS           | LIMITS |      |      |       | TEST CONDITIONS |       |       |       |            |         |         | NOTES |
|---------------------------|--------|------|------|-------|-----------------|-------|-------|-------|------------|---------|---------|-------|
|                           | MIN.   | TYP. | MAX. | UNITS | $I_n$           | $S_0$ | $S_1$ | $S_2$ | ENABLE 1&2 | INHIBIT | OUTPUTS |       |
| Propagation Delay         |        |      | 20   | ns    |                 |       |       |       |            |         |         |       |
| Data In                   |        |      | 30   | ns    |                 |       |       |       |            |         |         | 9, 10 |
| Select $S_n$              |        |      | 25   | ns    |                 |       |       |       |            |         |         |       |
| Inhibit                   |        |      | 30   | ns    |                 |       |       |       |            |         |         |       |
| Enable 1 & 2              |        |      | 315/ | mW/   |                 |       |       |       |            |         |         | 13    |
| Power/Current Consumption |        |      | 60   | mA    |                 |       |       |       |            |         |         |       |
| Input Voltage Rating      | 5.5    |      |      |       | 10mA            | 10mA  | 10mA  | 10mA  | 10mA       | 10mA    |         |       |

## NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive NAND logic definition:  
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output sink current is supplied through a resistor to  $V_{CC}$ . Connect an external 1k resistor from  $V_{CC}$  to the output terminal for this test.
- Manufacturer reserves the right to make design and process changes and improvements.
- Refer to AC Test figures.
- $I_n$  "0" threshold 0.7 volts for S8243.
- Input under test at 0.4V, other Enable Input tied to  $V_{CC}$ .
- Input under test at 4.5V, other Enable Input, 0 volts.
- $V_{CC} = 5.25V$ .

## AC TEST FIGURES AND WAVEFORMS



## AC TEST FIGURES AND WAVEFORMS (Cont'd)

## PROPAGATION DELAY, DATA INPUT TO DATA OUTPUT




FIGURE 2

## PROPAGATION DELAY, DATA SELECT TO OUTPUT




FIGURE 3

## PROPAGATION DELAY, DATA SELECT TO OUTPUT





FIGURE 4


## TYPICAL APPLICATIONS

## ONE TO EIGHT LINE DEMULTIPLEXER



| SCALE SELECT | 3 BIT BINARY CODE |                |                | OUTPUTS        |                |                |                |                |                |                |                |
|--------------|-------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
|              | S <sub>2</sub>    | S <sub>1</sub> | S <sub>0</sub> | O <sub>0</sub> | O <sub>1</sub> | O <sub>2</sub> | O <sub>3</sub> | O <sub>4</sub> | O <sub>5</sub> | O <sub>6</sub> | O <sub>7</sub> |
| 0            | 0                 | 0              | 0              | Data           |
| 1            | 0                 | 0              | 1              | Data           | 1              |
| 2            | 0                 | 1              | 0              | Data           | Data           | Data           | Data           | Data           | Data           | 1              | 1              |
| 3            | 0                 | 1              | 1              | Data           | Data           | Data           | Data           | Data           | Data           | 1              | 1              |
| 4            | 1                 | 0              | 0              | Data           | Data           | Data           | Data           | Data           | 1              | 1              | 1              |
| 5            | 1                 | 0              | 1              | Data           | Data           | Data           | Data           | 1              | 1              | 1              | 1              |
| 6            | 1                 | 1              | 0              | Data           | Data           | 1              | 1              | 1              | 1              | 1              | 1              |
| 7            | 1                 | 1              | 1              | Data           | 1              | 1              | 1              | 1              | 1              | 1              | 1              |

## BI-DIRECTIONAL 8-POSITION SHIFTER



| SCALE FACTOR | OUTPUTS |   |   |   |   |   |   |   | SCALE<br>RIGHT |
|--------------|---------|---|---|---|---|---|---|---|----------------|
|              | 1       | 2 | 3 | 4 | 5 | 6 | 7 |   |                |
| 0            | A       | B | C | D | E | F | G |   |                |
| 1            | 1       | 1 | A | B | C | D | E | F |                |
| 2            | 1       | 1 | A | B | C | D | E |   |                |
| 3            | 1       | 1 | 1 | A | B | C | D |   |                |
| 4            | 1       | 1 | 1 | 1 | A | B | C |   |                |
| 5            | 1       | 1 | 1 | 1 | 1 | A | B |   |                |
| 6            | 1       | 1 | 1 | 1 | 1 | 1 | A |   |                |
| 7            | 1       | 1 | 1 | 1 | 1 | 1 | 1 |   |                |

SCALE = 0  
AROUND = 0

| SCALE FACTOR | OUTPUTS |   |   |   |   |   |   |  | SCALE<br>LEFT |
|--------------|---------|---|---|---|---|---|---|--|---------------|
|              | 1       | 2 | 3 | 4 | 5 | 6 | 7 |  |               |
| 0            | A       | B | C | D | E | F | G |  |               |
| 1            | B       | C | D | E | F | G | 1 |  |               |
| 2            | C       | D | E | F | G | 1 | 1 |  |               |
| 3            | D       | E | F | G | 1 | 1 | 1 |  |               |
| 4            | E       | F | G | 1 | 1 | 1 | 1 |  |               |
| 5            | F       | G | 1 | 1 | 1 | 1 | 1 |  |               |
| 6            | G       | 1 | 1 | 1 | 1 | 1 | 1 |  |               |
| 7            | 1       | 1 | 1 | 1 | 1 | 1 | 1 |  |               |

SCALE = 1  
AROUND = 0

| SCALE FACTOR | OUTPUTS |   |   |   |   |   |   |  | SCALE<br>RIGHT<br>& AROUND |
|--------------|---------|---|---|---|---|---|---|--|----------------------------|
|              | 1       | 2 | 3 | 4 | 5 | 6 | 7 |  |                            |
| 0            | A       | B | C | D | E | F | G |  |                            |
| 1            | G       | A | B | C | D | E | F |  |                            |
| 2            | F       | G | A | B | C | D | E |  |                            |
| 3            | E       | F | G | A | B | C | D |  |                            |
| 4            | D       | E | F | G | A | B | C |  |                            |
| 5            | C       | D | E | F | G | A | B |  |                            |
| 6            | B       | C | D | E | F | G | A |  |                            |
| 7            | A       | B | C | D | E | F | G |  |                            |

SCALE = 0  
AROUND = 1

| SCALE FACTOR | OUTPUTS |   |   |   |   |   |   |  | SCALE<br>LEFT<br>& AROUND |
|--------------|---------|---|---|---|---|---|---|--|---------------------------|
|              | 1       | 2 | 3 | 4 | 5 | 6 | 7 |  |                           |
| 0            | A       | B | C | D | E | F | G |  |                           |
| 1            | B       | C | D | E | F | G | A |  |                           |
| 2            | C       | D | E | F | G | A | B |  |                           |
| 3            | D       | E | F | G | A | B | C |  |                           |
| 4            | E       | F | G | A | B | C | D |  |                           |
| 5            | F       | G | A | B | C | D | E |  |                           |
| 6            | G       | A | B | C | D | E | F |  |                           |
| 7            | A       | B | C | D | E | F | G |  |                           |

SCALE = 1  
AROUND = 1

REFER TO PAGE 14 FOR A, B, E, F, J AND R PACKAGE PIN CONFIGURATIONS.

DIGITAL 8000 SERIES TTL/MSI

### DESCRIPTION

The 8250, 8251 and 8252 are gate arrays for decoding and logic conversion applications.

The 8250 converts 3 lines of input to a one-of-eight output. The fourth input line (D) is utilized as an inhibit to allow use in larger decoding networks.


The 8251 and 8252 convert a 4 line input code (with

1-2-4-8 weighting) to a one-of-ten output as shown in the Truth Table.

The 8252 is a direct replacement for the 9301 with all outputs being forced high when a binary code greater than nine is applied to the inputs.

The selected output is a logic "0".

### LOGIC DIAGRAMS



### TRUTH TABLE

| INPUT STATE |   |   |   | OUTPUT STATES |   |   |   |   |   |   |   |      |   | 8251 |   | 8252 |   |
|-------------|---|---|---|---------------|---|---|---|---|---|---|---|------|---|------|---|------|---|
|             |   |   |   | 8250          |   |   |   |   |   |   |   | 8251 |   | 8252 |   | 8252 |   |
| A           | B | C | D | 0             | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8    | 9 | 8    | 9 | 8    | 9 |
| 0           | 0 | 0 | 0 | 0             | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1    | 1 | 1    | 1 | 1    | 1 |
| 1           | 0 | 0 | 0 | 1             | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1    | 1 | 1    | 1 | 1    | 1 |
| 0           | 1 | 0 | 0 | 1             | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1    | 1 | 1    | 1 | 1    | 1 |
| 1           | 1 | 0 | 0 | 1             | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1    | 1 | 1    | 1 | 1    | 1 |
| 0           | 0 | 1 | 0 | 1             | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1    | 1 | 1    | 1 | 1    | 1 |
| 1           | 0 | 1 | 0 | 1             | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1    | 1 | 1    | 1 | 1    | 1 |
| 0           | 1 | 1 | 0 | 1             | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1    | 1 | 1    | 1 | 1    | 1 |
| 1           | 1 | 1 | 0 | 1             | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1    | 1 | 1    | 1 | 1    | 1 |
| 0           | 0 | 0 | 1 | 1             | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0    | 1 | 0    | 1 | 0    | 1 |
| 1           | 0 | 0 | 1 | 1             | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1    | 1 | 1    | 1 | 1    | 0 |
| 0           | 1 | 0 | 1 | 1             | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0    | 1 | 0    | 1 | 1    | 1 |
| 1           | 1 | 0 | 1 | 1             | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1    | 1 | 1    | 0 | 1    | 1 |
| 0           | 0 | 1 | 1 | 1             | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1    | 1 | 0    | 1 | 1    | 1 |
| 1           | 0 | 1 | 1 | 1             | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1    | 1 | 1    | 1 | 1    | 1 |
| 0           | 1 | 1 | 1 | 1             | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1    | 1 | 0    | 1 | 1    | 1 |
| 1           | 1 | 1 | 1 | 1             | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1    | 1 | 1    | 1 | 1    | 1 |

# SIGNETICS DIGITAL 8000 SERIES TTL/MSI - 8250/51/52

## ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS                           | LIMITS |      |      |         | A    | B    | C    | D    | OUTPUTS | NOTES |
|---|--------|------|------|---------|------|------|------|------|---------|-------|
|   | MIN.   | TYP. | MAX. | UNITS   |      |      |      |      |         |       |
| "1" Output Voltage                        | 2.6    | 3.5  |      | V       |      |      |      |      | -800    | 6, 10 |
| "0" Output Voltage                        |        |      | 0.4  | V       |      |      |      |      | 16mA    | 7, 10 |
| "1" Input Current<br>A, B, C, D           |        |      | 40   | $\mu$ A | 4.5V | 4.5V | 4.5V | 4.5V |         |       |
| "0" Input Current<br>A, B, C (8250, 8251) | -0.1   |      | -1.2 | mA      | 0.4V | 0.4V | 0.4V |      |         |       |
| A, B, C, D (8252)                         | -0.1   |      | -1.6 | mA      | 0.4V | 0.4V | 0.4V | 0.4V |         |       |
| D (8251 Only)                             | -0.1   |      | -1.2 | mA      |      |      |      |      | 0.4V    |       |
| D (8250 Only)                             | -0.1   |      | -1.0 | mA      |      |      |      |      | 0.4V    |       |


$T_A = 25^\circ\text{C}$  and  $V_{CC} = 5.0\text{V}$

| CHARACTERISTICS                          | LIMITS |      |          |       | A     | B     | C     | D    | OUTPUTS | NOTES |
|--|--------|------|----------|-------|-------|-------|-------|------|---------|-------|
|  | MIN.   | TYP. | MAX.     | UNITS |       |       |       |      |         |       |
| Turn-on Delay $t_{on}$                   | 20     | 35   |          | ns    |       |       |       |      |         | 8     |
| Turn-off Delay $t_{off}$                 | 20     | 35   |          | ns    |       |       |       |      |         | 8     |
| Power/Current Consumption<br>(8251 Only) |        |      | 135/25.7 | mW/mA | 5.25V | 5.25V | 5.25V | 0V   |         | 12    |
| (8250 Only)                              |        |      | 125/23.8 | mW/mA | 5.25V | 5.25V | 5.25V | 0V   |         | 12    |
| Input Latch Voltage                      | 5.5    |      |          | V     | 10mA  | 10mA  | 10mA  | 10mA |         | 11    |
| Output Short Circuit Current             |        |      |          |       |       |       |       |      |         |       |
| Outputs 1 thru 9                         | -10    |      | -55      | mA    | 0V    | 0V    | 0V    | 0V   | 0V      |       |
| Output 0                                 | -10    |      | -55      | mA    | 5.0V  | 0V    | 0V    | 0V   | 0V      |       |

### NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition:  
"UP" Level = "1". "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to  $V_{CC}$ .
- Refer to AC Test Figures.
- Manufacturer reserves the right to make design and process changes and improvements.
- Inputs for "1" and "0" output voltage test is per TRUTH table with threshold levels of 0.8V for logical "0" and 2.0V for logical "1".
- This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- $V_{CC} = 5.25$  volts.

## **SCHEMATIC DIAGRAM**



## AC TEST FIGURE AND WAVEFORMS







FIGURE 1




① Non-selected inputs are connected to ground.




**FIGURE 2**

TYPICAL APPLICATIONS

ONE-OF-10 DECODER



ONE-OF-64 DECODER



REFER TO PAGE 14 FOR P, N AND Y PACKAGE PIN CONFIGURATIONS.

DIGITAL 8000 SERIES TTL/MSI

### DESCRIPTION

The 8260 Arithmetic Logic Element is a monolithic gate array incorporating four full-adders structured in a look-ahead mode. The device may be used as four mutually independent exclusive NOR or AND gates by proper addressing of the inhibit lines.


As a four-bit adder, the 8260 permits high speed parallel addition of four sets of data and features both simultaneous addition on a character to character and on a bit to bit basis

within the package.

When true input variables are used, the true sum is formed at the  $f$  output. Inverted input variables produce the complement of the sum of the true variables.

The carry-outs available are: Internally Generated ( $C_G$ ); Propagated ( $C_P$ ); and Ripple ( $C_R$ ). This gives the 8260 complete flexibility when used in Ripple Carry or Anticipated Carry Adder Systems.

### LOGIC DIAGRAM



## ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS  | LIMITS |      |              |               | TEST CONDITIONS |                |                 |                  |                  | OUTPUT TERMINALS (mA) |                |                |                | NOTES |
|--|--------|------|--------------|---------------|-----------------|----------------|-----------------|------------------|------------------|-----------------------|----------------|----------------|----------------|-------|
|  |        |      |              |               | INPUT TERMINALS |                |                 |                  |                  |                       |                |                |                |       |
|  | MIN.   | TYP. | MAX.         | UNITS         | X <sub>n</sub>  | Y <sub>n</sub> | C <sub>IN</sub> | C <sub>INH</sub> | E <sub>INH</sub> | C <sub>p</sub>        | C <sub>G</sub> | C <sub>R</sub> | f <sub>n</sub> |       |
| "1" Output Voltage   | 2.6    | 3.5  |              | V             | 2.0             | 2.0            | 2.0             | 2.0              | 2.0              | -0.8                  | -0.8           | -0.8           | -0.8           | 1     |
| "0" Output Voltage   |        |      |              |               |                 |                |                 |                  |                  |                       |                |                |                |       |
| f <sub>n</sub> , C <sub>G</sub> and C <sub>R</sub>             |        |      | 0.4          | V             | 0.8             | 0.8            | 0.8             | 0.8              | 0.8              | 9.6                   | 9.6            | 9.6            | 9.6            | 2     |
| "0" Input Current  |        |      |              |               |                 |                |                 |                  |                  |                       |                |                |                |       |
| X <sub>n</sub> and C <sub>INH</sub>                            | -0.1   |      | -3.2         | mA            | 0.4             | 5.25           |                 | 0.4              |                  |                       |                |                |                |       |
| Y <sub>n</sub>   | -0.1   |      | -3.2         | mA            | 5.25            | 0.4            |                 |                  |                  |                       |                |                |                |       |
| E <sub>INH</sub> & C <sub>IN1</sub> , through C <sub>IN5</sub> | -0.1   |      | -1.6         | mA            |                 |                | 0.4             |                  | 0.4              |                       |                |                |                | 3     |
| "1" Input Current  |        |      |              |               |                 |                |                 |                  |                  |                       |                |                |                |       |
| X <sub>n</sub> and C <sub>INH</sub>                            |        |      | 80           | μA            | 4.5             | 0V             |                 | 4.5              | 4.5              |                       |                |                |                |       |
| Y <sub>n</sub>   |        |      | 80           | μA            | 0V              | 4.5            |                 |                  | 4.5              |                       |                |                |                | 4     |
| E <sub>INH</sub> & C <sub>IN1</sub> , through C <sub>IN5</sub> |        |      | 40           | μA            |                 |                | 4.5             |                  | 4.5              |                       |                |                |                |       |
| Input Latch Voltage  |        |      |              |               |                 |                |                 |                  |                  |                       |                |                |                |       |
| X <sub>n</sub> and C <sub>INH</sub>                            | 5.5    |      |              | V             | 10mA            | 0V             |                 | 10mA             | 10mA             |                       |                |                |                |       |
| Y <sub>n</sub>   | 5.5    |      |              | V             | 0V              | 10mA           |                 |                  |                  |                       |                |                |                |       |
| E <sub>INH</sub> & C <sub>IN1</sub> , through C <sub>IN5</sub> | 5.5    |      |              | V             |                 | 10mA           |                 | 10mA             | 10mA             |                       |                |                |                | 4     |
| Power/Current Consumption                                      |        |      | 400/<br>76.2 | 600/<br>114.1 | mW/<br>mA       |                |                 |                  |                  |                       |                |                |                | 15    |

T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5.0V


| CHARACTERISTICS  | LIMITS |      |      |       | TEST CONDITIONS |                |                 |                  |                  | OUTPUT TERMINALS (mA) |                |                |                | NOTES |
|--|--------|------|------|-------|-----------------|----------------|-----------------|------------------|------------------|-----------------------|----------------|----------------|----------------|-------|
|  |        |      |      |       | INPUT TERMINALS |                |                 |                  |                  |                       |                |                |                |       |
|  | MIN.   | TYP. | MAX. | UNITS | X <sub>n</sub>  | Y <sub>n</sub> | C <sub>IN</sub> | C <sub>INH</sub> | E <sub>INH</sub> | C <sub>p</sub>        | C <sub>G</sub> | C <sub>R</sub> | f <sub>n</sub> |       |
| Propagation Delay  |        |      |      |       |                 |                |                 |                  |                  |                       |                |                |                |       |
| X <sub>n</sub> , Y <sub>n</sub> and C <sub>IN</sub> to C <sub>R</sub>  |        | 14   | 20   | ns    |                 |                |                 |                  |                  |                       |                |                |                | 14    |
| X <sub>n</sub> and Y <sub>n</sub> to C <sub>p</sub> and C <sub>G</sub> |        | 14   | 20   | ns    |                 |                |                 |                  |                  |                       |                |                |                | 14    |
| X <sub>n</sub> and Y <sub>n</sub> to f <sub>n</sub>                    |        | 24   | 33   | ns    |                 |                |                 |                  |                  |                       |                |                |                | 14    |
| C <sub>IN</sub> to f <sub>n</sub>                                      |        | 14   | 22   | ns    |                 |                |                 |                  |                  |                       |                |                |                | 14    |
| Output Short Circuit Current   |        |      |      |       |                 |                |                 |                  |                  |                       |                |                |                |       |
| f <sub>n</sub> , C <sub>G</sub> and C <sub>R</sub>                     | -20    |      | -70  | mA    | 5.0             | 5.0            | 5.0             | 5.0              | 5.0              | 0V                    | 0V             | 0V             | 0V             | 13    |
| C <sub>p</sub>   | -40    |      | -90  | mA    | 0V              |                |                 |                  |                  | 0V                    |                |                |                |       |

## NOTES:

1. Output source current is supplied through a resistor to ground.
2. Output sink current is supplied through a resistor to V<sub>CC</sub>.
3. When testing for separate C<sub>IN</sub> inputs, tie the remaining C<sub>IN</sub> inputs to V<sub>CC</sub>.
4. When testing for separate C<sub>IN</sub> inputs, tie the remaining C<sub>IN</sub> inputs to ground.
5. Keep unused inputs tied to V<sub>CC</sub> unless otherwise specified.
6. All voltage and capacitance measurements are referenced to the ground terminal.
7. All measurements are taken with ground pin tied to "0" volts.
8. Positive current flow is defined as into the terminal referenced.

9. Positive logic definition:  
"UP" Level = "1", "DOWN" Level = "0".
10. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
11. Manufacturer reserves the right to make design and process changes and improvements.
12. Input latch voltage test guarantees operation free of input latch-up over the specified operating power supply voltage range.
13. Ground one output at a time.
14. Measure switching times at 1.5 volt level.
15. V<sub>CC</sub> = 5.25V.

## SCHEMATIC DIAGRAM




MODE OF OPERATION

| INPUTS                 | Least Significant<br>$C_{IN}$ Inputs to be * |           | CONTROLS |   | $f$                             |             |
|------------------------|--|-----------|----------|---|---------------------------------|-------------|
|                        | $C_{INH}$                                    | $E_{INH}$ | 0        | 0 |                                 |             |
| $X_n, Y_n$             | 0  | 0         | 0        | 0 | $\Sigma_n$                      | Add         |
|                        | 0  | 0         | 1        | 0 | --                              | Not Used    |
|                        | 0  | 1         | 0        | 0 | $X_n Y_n + \bar{X}_n \bar{Y}_n$ | Coincidence |
|                        | 0  | 1         | 1        | 0 | $X_n Y_n$                       | AND         |
| $\bar{X}_n, \bar{Y}_n$ | 1  | 0         | 0        | 0 | $\bar{\Sigma}_n$                | Add         |
|                        | 1  | 0         | 1        | 0 | --                              | Not Used    |
|                        | 1  | 1         | 0        | 0 | $\bar{X}_n \bar{Y}_n + X_n Y_n$ | Coincidence |
|                        | 1  | 1         | 1        | 0 | $\bar{X}_n \bar{Y}_n$           | AND         |

\* Least significant of a "Multiple Package" adder system.

FUNCTIONAL BLOCK DIAGRAM




TRUTH TABLES


| $C_{INH} = 1 \rightarrow A_n = 1$                        |       |       |       |       |       |       |       |       |       |       |       |       |       |
|--|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| $C_{INH} = 0 \rightarrow A_n = \underline{\hspace{1cm}}$ |       |       |       |       |       |       |       |       |       |       |       |       |       |
| $C_{IN}$   | $A_1$ | $A_1$ | $X_1$ | $Y_1$ | $A_2$ | $A_2$ | $X_2$ | $Y_2$ | $A_3$ | $A_3$ | $X_3$ | $Y_3$ | $A_4$ |
| 0  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| 1  | 1     | 0     | 0     | 1     | 0     | 0     | 0     | 1     | 0     | 0     | 0     | 1     | 0     |
|  |       | 0     | 1     | 0     | 0     | 0     | 0     | 1     | 0     | 0     | 1     | 0     | 0     |
|  | 0     | 1     | 1     | 1     | 0     | 1     | 1     | 1     | 0     | 1     | 1     | 1     | 1     |
|  | 1     | 0     | 0     | 0     | 1     | 0     | 0     | 0     | 1     | 0     | 0     | 0     | 0     |
|  | 1     | 0     | 1     | 1     | 1     | 0     | 1     | 1     | 1     | 0     | 1     | 1     | 1     |
|  | 1     | 1     | 0     | 1     | 1     | 1     | 0     | 1     | 1     | 1     | 0     | 1     | 1     |
|  | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     |

| $E_{INH}$ | $X_n$ | $Y_n$ | $B_n$ |
|-----------|-------|-------|-------|
| 0         | 0     | 0     | 1     |
| 0         | 0     | 1     | 0     |
| 0         | 1     | 0     | 0     |
| 0         | 1     | 1     | 1     |
| 1         | 0     | 0     | 0     |
| 1         | 0     | 1     | 0     |
| 1         | 1     | 0     | 0     |
| 1         | 1     | 1     | 1     |

## AC TEST FIGURE AND WAVEFORMS



NOTE: Scope terminals to be  $\leq \frac{1}{2}$ " from Package Pins.




| STEP NO. | DELAY FROM-TO  | SWITCH POSITION |                |                |                |                |                |                |                |                |                 |                  | WAVEFORM TYPE    |
|----------|--|-----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------|------------------|------------------|
|          |  | DRIVEN INPUTS   | OTHER INPUTS   |                |                |                |                |                |                |                |                 |                  |                  |
|          |  |                 | X <sub>1</sub> | Y <sub>1</sub> | X <sub>2</sub> | Y <sub>2</sub> | X <sub>3</sub> | Y <sub>3</sub> | X <sub>4</sub> | Y <sub>4</sub> | C <sub>IN</sub> | E <sub>INH</sub> | C <sub>INH</sub> |
| 1        | X <sub>n</sub> to C <sub>R</sub> or X <sub>n</sub> to C <sub>P</sub> | 2               | 2              | 1              | 2              | 1              | 2              | 1              | 2              | 1              | 2               | 2                | A, B<br>C, D     |
| 2        | Y <sub>n</sub> to C <sub>R</sub> or Y <sub>n</sub> to C <sub>P</sub> | 2               | 1              | 2              | 1              | 2              | 1              | 2              | 1              | 2              | 2               | 2                | A, B<br>C, D     |
| 3        | X <sub>n</sub> , Y <sub>n</sub> to f <sub>n</sub>                    | 2               | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1               | 1                | A, B             |
| 4        | C <sub>IN</sub> to C <sub>R</sub>                                    | 2               | 2              | 2              | 2              | 2              | 2              | 2              | 2              | 2              | 2               | 2                | A, B             |
| 5        | C <sub>IN</sub> to f <sub>n</sub>                                    | 2               | 1              | 2              | 1              | 2              | 1              | 2              | 1              | 2              | 2               | 2                | C, D             |

## **TYPICAL APPLICATIONS**


The 8260 contains the control logic necessary to allow operation as a general purpose arithmetic logic device. Below, the internal carries are inhibited to effect Exclusive-NOR or coincidence operation. The 8260 may also be operated as four independent

AND gates to implement masking and similar requirements of micro-programming.

The Ripple Adder System is the simplest but also the slowest application of the 8260. The typical total addition time (input to sum output for 12-bit ripple adder is 42ns).




## RIPPLE ADDER SYSTEM



The Fast Adder System provides complete carry look-ahead addition for words to 24 bits in length and is the fastest application of

the 8260 units. The typical total addition time for a 24 bit fast adder is 42ns.

## **24-BIT FAST ADDER SYSTEM**



\*Tied to V<sub>CC</sub> if Not-True Inputs Are Used, Otherwise to Ground.


REFER TO PAGE 15 FOR A, F AND Q PACKAGE PIN CONFIGURATIONS.

### DIGITAL 8000 SERIES TTL/MSI

#### DESCRIPTION

The 8261 Fast Carry Extender is a monolithic gate array designed specifically to be used in conjunction with the 8260 Arithmetic Logic element. A 8260/8261 combination facilitates the implementation of the look-ahead technique in adder systems, thus considerably improving propagation times. The circuit structure of this array is of the familiar TTL type.

#### LOGIC DIAGRAM



#### ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS                          | LIMITS  |          |       |         | TEST CONDITIONS |      |       |   | OUTPUTS | NOTES |
|--|---------|----------|-------|---------|-----------------|------|-------|---|---------|-------|
|  | MIN.    | TYP.     | MAX.  | UNITS   | G,A,B           | P    | G,A,B | P |         |       |
| "1" Output Voltage                       | 2.6     | 3.5      |       | V       | 2.0V            |      |       |   |         |       |
| "0" Output Voltage                       |         |          | 0.4   | V       | 0.8V            |      |       |   |         |       |
| "1" Input Current                        |         |          |       |         |                 |      |       |   |         |       |
| G Input                                  |         |          | 40    | $\mu$ A | 4.5V            |      |       |   |         |       |
| A and B Inputs                           |         |          | 40    | $\mu$ A | 4.5V            |      |       |   |         |       |
| P <sub>1</sub> Input                     |         |          | 40    | $\mu$ A |                 | 4.5V |       |   |         |       |
| P <sub>2</sub> Input                     |         |          | 80    | $\mu$ A |                 | 4.5V |       |   |         |       |
| P <sub>3</sub> Input                     |         |          | 120   | $\mu$ A |                 | 4.5V |       |   |         |       |
| P <sub>4</sub> and P <sub>5</sub> Inputs |         |          | 160   | $\mu$ A |                 | 4.5V |       |   |         |       |
| "0" Input Current                        |         |          |       |         |                 |      |       |   |         |       |
| G, A and B                               |         |          | -1.6  | mA      | 0.4V            |      |       |   |         |       |
| P <sub>1</sub> Input                     |         |          | -1.6  | mA      |                 | 0.4V |       |   |         |       |
| P <sub>2</sub> Input                     |         |          | -3.2  | mA      |                 | 0.4V |       |   |         |       |
| P <sub>3</sub> Input                     |         |          | -4.8  | mA      |                 | 0.4V |       |   |         |       |
| P <sub>4</sub> and P <sub>5</sub> Inputs |         |          | -6.4  | mA      |                 | 0.4V |       |   |         |       |
| Power/Current Consumption                | 95/18.1 | 140/26.6 | mW/mA |         |                 |      |       |   |         | 12    |


T<sub>A</sub> = 25° C and V<sub>CC</sub> = 5.0V

| CHARACTERISTICS              | LIMITS |      |      |       | TEST CONDITIONS |      |       |    | OUTPUTS | NOTES |
|------------------------------|--------|------|------|-------|-----------------|------|-------|----|---------|-------|
|                              | MIN.   | TYP. | MAX. | UNITS | G,A,B           | P    | G,A,B | P  |         |       |
| Turn-on Delay                |        |      |      |       |                 |      |       |    |         |       |
| G to C <sub>E</sub>          |        | 16   | 25   | ns    |                 |      |       |    |         |       |
| P to C <sub>E</sub>          |        | 15   | 25   | ns    |                 |      |       |    |         |       |
| Turn-off Delay               |        |      |      |       |                 |      |       |    |         |       |
| G to C <sub>E</sub>          |        | 15   | 23   | ns    |                 |      |       |    |         |       |
| P to C <sub>E</sub>          |        | 8    | 15   | ns    |                 |      |       |    |         |       |
| Input Latch Voltage          | 5.5    |      |      | V     | 10mA            | 10mA | 0V    | 0V |         |       |
| Output Short Circuit Current | -20    |      | -70  | mA    | 5.0V            | 0V   |       |    | 0V      | 9     |


NOTES:

1. All voltage and current measurements are referenced to the ground terminal. Input terminals not specifically referenced are tied to  $V_{CC}$ .
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive logic definition:  
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Output source current is supplied through a resistor to ground.
7. Output sink current is supplied through a resistor to  $V_{CC}$ .
8. Refer to AC Test Figure.
9. This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
10. Manufacturer reserves the right to make design and process changes and improvements.
11. Input "0" thresholds for  $P_1$  through  $P_5$  inputs are guaranteed to be 0.7 volts.
12.  $V_{CC} = 5.25V$ .




SCHEMATIC DIAGRAM



## AC TEST FIGURE AND WAVEFORMS




| PIN<br>DES.    | SWITCH<br>NO.<br>1 | SWITCH POSITION |   |   |   |   |   |  | WAVEFORM<br>TYPE |
|----------------|--------------------|-----------------|---|---|---|---|---|--|------------------|
|                |                    | 2               | 3 | 4 | 5 | 6 | 7 |  |                  |
| A              | 2                  | 1               | 1 | 1 | 1 | 1 | 1 |  |                  |
| B              | 1                  | 2               | 1 | 1 | 1 | 1 | 1 |  |                  |
| G <sub>1</sub> | 1                  | 1               | 2 | 1 | 1 | 1 | 1 |  |                  |
| G <sub>2</sub> | 1                  | 1               | 1 | 2 | 1 | 1 | 1 |  |                  |
| G <sub>3</sub> | 1                  | 1               | 1 | 1 | 2 | 1 | 1 |  |                  |
| G <sub>4</sub> | 1                  | 1               | 1 | 1 | 1 | 2 | 1 |  |                  |
| P <sub>4</sub> |                    |                 |   |   |   |   |   |  |                  |
| STEP A         | 2                  | 1               | 1 | 1 | 1 | 1 | 2 |  |                  |
| STEP B         | 1                  | 2               | 1 | 1 | 1 | 1 | 2 |  |                  |
| STEP C         | 1                  | 1               | 2 | 1 | 1 | 1 | 2 |  |                  |
| STEP D         | 1                  | 1               | 1 | 2 | 1 | 1 | 2 |  |                  |
| STEP E         | 1                  | 1               | 1 | 1 | 2 | 1 | 2 |  |                  |
| STEP F         | 1                  | 1               | 1 | 1 | 1 | 2 | 2 |  |                  |



- NOTES:
1. Scope terminals to be  $\leq 1\text{-}1/2"$  from package pins.
  2. Position 1 on all switches provides a logical "1".  
 Position 2 on all switches provides a logical "0" when input signal is not present.
  3. All measurements are made at 1.5 volts level.

TYPICAL APPLICATION



16 BIT,  $T_A = 42\text{ns}$ , typical Fast Adder System (5 packages)

\*Tied to  $V_{CC}$  if not-true inputs are used, otherwise to ground. Unused 8261 pins should be tied to  $V_{CC}$ .

REFER TO PAGE 15 FOR A, F AND Q PACKAGE PIN CONFIGURATIONS.


## DIGITAL 8000 SERIES TTL/MSI

**DESCRIPTION**

The 8262 9-Input Parity Generator/Parity Checker is a versatile MSI device commonly used to detect errors in data transmission or in data retrieval. Two outputs (EVEN and ODD) are provided for versatility. An INHIBIT input is provided to disable both outputs of the 8262. (A logic 1 on the INHIBIT input forces both outputs to a logic 0).

When used as a Parity Generator, the 8262 supplies a parity bit which is transmitted together with the data word.

At the receiving end, the 8262 acts as a Parity Checker and indicates that data has been received correctly or that an error has been detected.

**LOGIC DIAGRAM**

## LOGIC EQUATIONS:

Odd =

$$P_1 \oplus P_2 \oplus P_3 \oplus P_4 \oplus P_5 \oplus P_6 \oplus P_7 \oplus P_8 \oplus P_9$$

Even =

$$P_1 \oplus P_2 \oplus P_3 \oplus P_4 \oplus P_5 \oplus P_6 \oplus P_7 \oplus P_8 \oplus P_9$$

## ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS                      | LIMITS |      |        |       | TEST CONDITIONS<br>DATA INPUT UNDER TEST | INHIBIT | OUTPUTS UNDER TEST | NOTES |
|--------------------------------------|--------|------|--------|-------|--|---------|--------------------|-------|
|                                      | MIN.   | TYP. | MAX.   | UNITS |  |         |                    |       |
| "1" Output Voltage<br>Even           | 2.6    | 3.5  |        | V     | 0V                                       | .8V     | -800μA             | 6     |
| Odd                                  | 2.6    | 3.5  |        | V     | 2.0V                                     | .8V     | -800μA             | 6     |
| "0" Output Voltage<br>Even           |        |      | 0.40   | V     | 2.0V                                     | .8V     | 16mA               | 7     |
| Odd                                  |        |      | 0.40   | V     | 0V                                       | .8V     | 16mA               | 7     |
| "0" Input Current<br>Data Inputs     | -0.1   |      | -1.6   | mA    | 0.4V                                     |         |                    |       |
| Inhibit                              | -0.1   |      | -3.2   | mA    |  | 0.4V    |                    |       |
| "1" Input Current<br>Data Inputs     |        |      | 80     | μA    | 4.5V                                     |         |                    |       |
| Inhibit                              |        |      | 160    | μA    |  | 4.5V    |                    |       |
| Input Latch Voltage<br>Data Inputs   | 5.5    |      |        | V     | 10mA                                     |         |                    | 10    |
| Inhibit                              | 5.5    |      |        | V     |  | 10mA    |                    | 10    |
| Power/Current Consumption            |        |      | 370/70 | mW/mA |  |         |                    | 11    |
| Output Short Circuit Current<br>Even | -20    |      | -70    | mA    | 0V                                       | 0V      | 0V                 |       |
| Odd                                  | -20    |      | -70    | mA    | 4.5V                                     | 0V      | 0V                 |       |


 $T_A = 25^\circ C$  and  $V_{CC} = 5.0V$ 

| CHARACTERISTICS                       | LIMITS |      |      |       | TEST CONDITIONS<br>UNDER TEST | INHIBIT | OUTPUTS UNDER TEST | NOTES |
|---------------------------------------|--------|------|------|-------|-------------------------------|---------|--------------------|-------|
|                                       | MIN.   | TYP. | MAX. | UNITS |                               |         |                    |       |
| Turn-On Times<br>$P_1 - P_8$ to Even  |        | 35   | 50   | ns    | Pulse                         |         |                    | 8     |
| $P_1 - P_8$ to Odd                    |        | 30   | 45   | ns    | Pulse                         |         |                    | 8     |
| $P_9$ to Even                         |        | 20   | 35   | ns    | Pulse                         |         |                    | 8     |
| $P_9$ to Odd                          |        | 15   | 30   | ns    | Pulse                         |         |                    | 8     |
| Inhibit to Even                       |        | 8    | 15   | ns    |                               | Pulse   |                    | 8     |
| Inhibit to Odd                        |        | 8    | 15   | ns    |                               | Pulse   |                    | 8     |
| Turn-Off Times<br>$P_1 - P_8$ to Even |        | 38   | 55   | ns    | Pulse                         |         |                    | 8     |
| $P_1 - P_8$ to Odd                    |        | 32   | 45   | ns    | Pulse                         |         |                    | 8     |
| $P_9$ to Even                         |        | 23   | 40   | ns    | Pulse                         |         |                    | 8     |
| $P_9$ to Odd                          |        | 20   | 35   | ns    | Pulse                         |         |                    | 8     |
| Inhibit to Even                       |        | 10   | 18   | ns    |                               | Pulse   |                    | 8     |
| Inhibit to Odd                        |        | 10   | 18   | ns    |                               | Pulse   |                    | 8     |


## NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to  $V_{CC}$ .
- Refer to AC Test Figure.
- Manufacturer reserves the right to make design and process changes and improvements.
- This test guarantees operation free of input latch-up over the specified operating supply voltage range.
- $V_{CC} = 5.25$  volts.

## SCHEMATIC DIAGRAM




## AC TEST FIGURE AND WAVEFORMS



## TRUTH TABLE

| MEASURE<br>DELAY FROM  | SWITCH POSITION |                |                | WAVEFORM |     |
|------------------------|-----------------|----------------|----------------|----------|-----|
|                        | INH             | P <sub>8</sub> | P <sub>9</sub> | EVEN     | ODD |
| P <sub>8</sub> to ODD  | 1               | 2              | 1              |          | 1   |
| P <sub>9</sub> to ODD  | 1               | 1              | 2              |          | 2   |
| P <sub>8</sub> to EVEN | 1               | 2              | 1              | 2        |     |
| P <sub>9</sub> to EVEN | 1               | 1              | 2              | 1        |     |
| INH to EVEN            | 2               | 1              | 1              | 2        |     |

## TYPICAL APPLICATIONS



# Signetics

3-INPUT, 4-BIT DIGITAL  
MULTIPLEXER

8263  
8264

REFER TO PAGE 15 FOR P, N AND Y PACKAGE PIN CONFIGURATIONS.

DIGITAL 8000 SERIES TTL/MSI

## DESCRIPTION

The 8263/8264 3-Input, 4-Bit Multiplexer is a gating array whose function is analogous to that of a 4-pole, 3-position switch. Four bits of digital data are selected from one of three inputs. A 2-bit channel-selection code determines which input is to be active.

The Data Complement input controls the conditional complement circuit at the Multiplexer output to effect either inverting or non-inverting data flow.

The 8263 employs active output structures to effect minimum delays; the 8264 utilizes bare collector outputs for expansion of input terms.

The 8264 may be expanded by connecting its outputs to the outputs of another 8264. Provision is made for use of a 3-bit code to determine which Multiplexer is selected; thus,

eight Multiplexers may be commoned to effect a 4-pole, 24-position switch.


## TRUTH TABLE

| Data Input<br>$A_n\ B_n\ C_n$ | Channel Select<br>$S_0\ S_1$ | Data Complement | Output Enable (8264) | Data Outputs |
|-------------------------------|------------------------------|-----------------|----------------------|--------------|
| $A_n\ x\ x$                   | 1 1                          | 0               | 1                    | $A_n$        |
| $x\ B_n\ x$                   | 0 1                          | 0               | 1                    | $B_n$        |
| $x\ x\ C_n$                   | 1 0                          | 0               | 1                    | $C_n$        |
| $x\ x\ x$                     | 0 0                          | 0               | 1                    | 0            |
| $A_n\ x\ x$                   | 1 1                          | 1               | 1                    | $\bar{A}_n$  |
| $x\ B_n\ x$                   | 0 1                          | 1               | 1                    | $\bar{B}_n$  |
| $x\ x\ C_n$                   | 1 0                          | 1               | 1                    | $\bar{C}_n$  |
| $x\ x\ x$                     | 0 0                          | 1               | 1                    | 1            |
| $x\ x\ x$                     | x x                          | x               | 0                    | 1            |


X = Either State

## LOGIC DIAGRAMS

8263



8264



# SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8263/64

## ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS                   | LIMITS |      |      |       | TEST CONDITIONS |                |                |                |                |           |               |         |    | NOTES |
|-----------------------------------|--------|------|------|-------|-----------------|----------------|----------------|----------------|----------------|-----------|---------------|---------|----|-------|
|                                   | MIN.   | TYP. | MAX. | UNITS | A <sub>n</sub>  | B <sub>n</sub> | C <sub>n</sub> | S <sub>0</sub> | S <sub>1</sub> | DATA COMP | OUTPUT ENABLE | OUTPUTS |    |       |
| "1" Output Voltage (8263)         | 2.6    | 3.5  |      | V     | 2.0V            | 2.0V           | 2.0V           | 2.0V           | 2.0V           | 0.8V      |               | 800μA   | 8  |       |
| "1" Output Leakage Current (8264) |        |      | 200  | μA    | 2.0V            | 2.0V           | 2.0V           | 2.0V           | 2.0V           | 0.8V      | 2.0V          |         | 11 |       |
| "0" Output Voltage (8263)         |        |      | 0.4  | V     | 0.8V            | 0.8V           | 0.8V           | 2.0V           | 2.0V           | 0.8V      |               | 9.6mA   | 9  |       |
| "0" Output Voltage (8264)         |        |      | 0.4  | V     | 0.8V            |                |                |                |                |           |               | 16.0mA  | 11 |       |
| "0" Input Current                 |        |      |      |       |                 |                |                |                |                |           |               |         |    |       |
| A <sub>n</sub>                    | -0.1   |      | -1.6 | mA    | 0.4V            |                |                |                |                |           |               |         |    |       |
| B <sub>n</sub>                    | -0.1   |      | -1.6 | mA    | 0.4V            |                |                | 0.4V           | 0.4V           |           |               |         |    |       |
| C <sub>n</sub>                    | -0.1   |      | -1.6 | mA    |                 | 0.4V           |                |                |                |           |               |         | 6  |       |
| OE, DC                            | -0.1   |      | -1.6 | mA    |                 |                |                | 0.4V           | 0.4V           |           |               |         |    |       |
| S <sub>0</sub> , S <sub>1</sub>   | -0.1   |      | -3.2 | mA    |                 |                |                |                |                | 0.4V      |               |         |    |       |
| "1" Input Current                 |        |      |      |       |                 |                |                |                |                |           |               |         |    |       |
| A <sub>n</sub>                    |        |      | 40   | μA    | 4.5V            |                |                | 0V             | 0V             |           |               |         |    |       |
| B <sub>n</sub>                    |        |      | 40   | μA    | 4.5V            |                |                | 0V             | 0V             |           |               |         |    |       |
| C <sub>n</sub>                    |        |      | 40   | μA    |                 | 4.5V           |                |                |                |           |               |         |    |       |
| OE, DC                            |        |      | 40   | μA    |                 |                |                | 4.5V           | 4.5V           |           |               |         |    |       |
| S <sub>0</sub> , S <sub>1</sub>   |        |      | 40   | μA    |                 |                |                |                |                | 4.5V      | 4.5V          |         |    |       |

T<sub>A</sub> = 25° C and V<sub>CC</sub> = 5.0V


| CHARACTERISTICS                                   | LIMITS |      |      |       | TEST CONDITIONS |                |                |                |                |           |               |         |  | NOTES |
|---|--------|------|------|-------|-----------------|----------------|----------------|----------------|----------------|-----------|---------------|---------|--|-------|
|   | MIN.   | TYP. | MAX. | UNITS | A <sub>n</sub>  | B <sub>n</sub> | C <sub>n</sub> | S <sub>0</sub> | S <sub>1</sub> | DATA COMP | OUTPUT ENABLE | OUTPUTS |  |       |
| Propagation Delay (8263)                          |        |      |      |       |                 |                |                |                |                |           |               |         |  |       |
| A <sub>n</sub> to f <sub>n</sub>                  |        | 17   | 26   | ns    |                 |                |                |                |                |           |               |         |  | 10    |
| S <sub>0</sub> , S <sub>1</sub> to f <sub>n</sub> |        | 25   | 36   | ns    |                 |                |                |                |                |           |               |         |  | 10    |
| DC to f <sub>n</sub>                              |        | 17   | 26   | ns    |                 |                |                |                |                |           |               |         |  | 10    |
| Propagation Delay (8264)                          |        |      |      |       |                 |                |                |                |                |           |               |         |  |       |
| A <sub>n</sub> to f <sub>n</sub>                  |        | 25   | 36   | ns    |                 |                |                |                |                |           |               |         |  | 10    |
| S <sub>0</sub> , S <sub>1</sub> to f <sub>n</sub> |        | 25   | 36   | ns    |                 |                |                |                |                |           |               |         |  | 10    |
| DC to f <sub>n</sub>                              |        | 20   | 30   | ns    |                 |                |                |                |                |           |               |         |  | 10    |
| OE to f <sub>n</sub>                              |        | 20   | 30   | ns    |                 |                |                |                |                |           |               |         |  | 10    |
| Input Latch Voltage                               |        |      |      |       |                 |                |                |                |                |           |               |         |  |       |
| Rating  |        |      |      |       |                 |                |                |                |                |           |               |         |  |       |
| A <sub>n</sub>                                    | 5.5    |      |      | V     | 10mA            |                |                |                |                |           |               |         |  | 12    |
| B <sub>n</sub>                                    | 5.5    |      |      | V     | 10mA            |                |                |                |                |           |               |         |  | 12    |
| C <sub>n</sub>                                    | 5.5    |      |      | V     | 10mA            |                |                |                |                |           |               |         |  | 12    |
| S <sub>0</sub>                                    | 5.5    |      |      | V     | 10mA            |                |                |                |                |           |               |         |  | 12    |
| S <sub>1</sub>                                    | 5.5    |      |      | V     | 10mA            |                |                |                |                |           |               |         |  | 12    |
| DC  | 5.5    |      |      | V     | 10mA            |                |                |                |                |           |               |         |  | 12    |
| OE  | 5.5    |      |      | V     | 10mA            |                |                |                |                |           |               |         |  | 12    |
| Output Short Circuit Current                      | -20    |      | -70  |       |                 |                |                |                |                |           |               |         |  |       |
| Power/Current Consumption                         |        | 378/ | 420/ | mW/   |                 |                |                |                |                |           |               |         |  | 14    |
| (8263)  |        | 72   | 80   | mA    |                 |                |                | 0V             |                |           |               |         |  |       |
| (8264)  |        | 400/ | 475/ | mW/   |                 |                |                | 0V             |                |           |               |         |  |       |
|   |        | 76   | 90.4 | mA    |                 |                |                |                |                |           |               |         |  |       |

### NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic Definition:  
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Capacitance as measured on Boonton Electric Corporation


- Model 75A-S8 Capacitance Bridge or equivalent. f = 1 MHz, V<sub>ac</sub> = 25m Vrms. All pins not specifically referenced are tied to ground for capacitance tests. Output pins are left open. Output source current is supplied through a resistor to ground. Output sink current is supplied through a resistor to V<sub>CC</sub>. Refer to AC Test Figure. Connect an external 1k ± 1% resistor from V<sub>CC</sub> to the output for this test. This test guarantees operation free of input latch-up over the specified operating supply voltage range. Manufacturer reserves the right to make design and process changes and improvements. V<sub>CC</sub> = 5.25 volts.

## SCHEMATIC DIAGRAMS



## SCHEMATIC DIAGRAMS (Cont'd)

8264




## AC TESTING

| Step No. | Delay From-To                     | Driven Inputs | Switching Positions |  |                |                |                |                |                |                |                |                |                |                |                |                | Waveform Types |    |                |                |      |      |
|----------|-----------------------------------|---------------|---------------------|--|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----|----------------|----------------|------|------|
|          |                                   |               | Other Inputs        |  | A <sub>0</sub> | B <sub>0</sub> | C <sub>0</sub> | A <sub>1</sub> | B <sub>1</sub> | C <sub>1</sub> | A <sub>2</sub> | B <sub>2</sub> | C <sub>2</sub> | A <sub>3</sub> | B <sub>3</sub> | C <sub>3</sub> | OE             | OE | S <sub>0</sub> | S <sub>1</sub> | DC   |      |
| 1        | A <sub>n</sub> to f <sub>n</sub>  | 2             |                     |  | 2              | 1              | 1              | 2              | 1              | 1              | 2              | 1              | 1              | 2              | 1              | 1              | 1              | 1  | 1              | 1              | C, D |      |
| 2        | S <sub>0</sub> to f <sub>n</sub>  | 2             |                     |  | 3              | 1              | 1              | 3              | 1              | 1              | 3              | 1              | 1              | 3              | 1              | 1              | 1              | 1  | 1              | 2              | A, B |      |
| 3        | S <sub>0</sub> to f <sub>n</sub>  | 2             |                     |  | 1              | 3              | 1              | 1              | 3              | 1              | 1              | 3              | 1              | 1              | 3              | 1              | 1              | 1  | 1              | 2              | C, D |      |
| 4        | S <sub>1</sub> to f <sub>n</sub>  | 2             |                     |  | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1  | 1              | 2              | C, D |      |
| 5        | DC to f <sub>n</sub>              | 2             |                     |  | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1  | 1              | 2              | C, D |      |
| 6        | OE <sub>n</sub> to f <sub>n</sub> | 2             |                     |  | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | *              | *  | *              | 1              | 1    | C, D |

NOTE: Step number 6 is for 8264 only.

\* Test one input at a time - others remain at "1".

## AC TEST FIGURE AND WAVEFORMS



## NOTE:


1. Scope terminals to be < 1½" from package pins.
2. Position 1 on switch provides a logical "1".

Position 2 on switch provides pulse.



Position 3 on switch provides a logical "0".

3. All measurements are made at 1.5V level.
4. See truth table for logical conditions.



## NON-INVERTING PATHS



$t_r = t_f \leq 3\text{ns}$   
Amplitude = 2.6V  
PW = 200ns  
PRR = 1MHz



## INVERTING PATHS



## TYPICAL APPLICATIONS

An approach to expanding the 8264 (bare collector output) is shown in Figure 1. The idea is to use common collectors with external pull-up resistors (one resistor for each of the four outputs) and make use of the output enable code.

As can be seen, the channel select lines are tied common, while a different enable code would be used to select a particular 8264. All non-selected 8264's have their outputs in the logic "1" condition, thus allowing the selected multiplexer to predominate.

EXPANDING THE 8264




FIGURE 1

Figure 2 illustrates a typical example using the 8263 (totem pole output) along with the 8281 (4-bit binary counter) and the 8270/71 (4-bit shift register), to implement a variable modulus counter. The 8270's act as a 3-register memory. The outputs of the 8270's are fed to the corresponding inputs of the 8263. Now there are three different pre-settable 4-bit words that can be chosen by the 8264. By alternating the channel select codes, the 8281 counter is preset with one of three words and produces an output whose repetition rate is dependent on the inputs from the multiplexer.

VARIABLE MODULUS COUNTER




FIGURE 2

REFER TO PAGE 15 FOR B, E AND R PACKAGE PIN CONFIGURATIONS.

### DIGITAL 8000 SERIES TTL/MSI

#### DESCRIPTION


The 8266/8267 2-Input, 4-Bit Digital Multiplexer is a monolithic array utilizing familiar TTL circuit structures. The 8267 features a bare-collector output to allow expansion with other devices.

The multiplexer is intended for use at the inputs to adders, registers and in other parallel data handling applications.

The multiplexer is able to choose from two different input sources, each containing 4 bits: A = (A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub>, A<sub>3</sub>), B = (B<sub>0</sub>, B<sub>1</sub>, B<sub>2</sub>, B<sub>3</sub>). The selection is controlled by the input S<sub>0</sub>, while the second control input, S<sub>1</sub>, is held at zero.

For conditional complementing, the two inputs (A<sub>n</sub>, B<sub>n</sub>) are tied together to form the function TRUE/COMPLEMENT, which is needed in conjunction with added elements to perform ADDITION/SUBTRACTION. Further, the inhibit state S<sub>0</sub> = S<sub>1</sub> = 1 can be used to facilitate transfer operations in an arithmetic section.


#### LOGIC DIAGRAM



#### TRUTH TABLE

| SELECT LINES   |                | OUTPUTS                     |
|----------------|----------------|-----------------------------|
| S <sub>0</sub> | S <sub>1</sub> | f <sub>n</sub> (0, 1, 2, 3) |
| 0              | 0              | B <sub>n</sub>              |
| 0              | 1              | B <sub>n</sub>              |
| 1              | 0              | A <sub>n</sub>              |
| 1              | 1              | 1                           |

#### SCHEMATIC DIAGRAM



# SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8266/67

## ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS                                  | LIMITS |      |      |       | TEST CONDITIONS |                |                |                |         | NOTES |
|--|--------|------|------|-------|-----------------|----------------|----------------|----------------|---------|-------|
|  | MIN.   | TYP. | MAX. | UNITS | A <sub>n</sub>  | B <sub>n</sub> | S <sub>0</sub> | S <sub>1</sub> | OUTPUTS |       |
| "1" Output Voltage (8266)                        | 2.6    | 3.5  | 0.40 | V     | 0.8V            | 2.0V           | 0.8V           | 0.8V           | -800μA  | 7     |
| "0" Output Voltage                               |        |      | 25   | μA    | 2.0V            | 2.0V           | 2.0V           | 0.8V           | 16mA    | 8     |
| "1" Output Leakage Current (8267)                |        |      | 25   | μA    | 0.6V            | 2.0V           | 2.0V           | 0.8V           |         | 10    |
| "0" Input Current                                |        |      |      |       |                 |                |                |                |         |       |
| A <sub>n</sub> , B <sub>n</sub>                  | -0.1   |      | -1.6 | mA    | 0.4V            | 0.4V           | 0V             | 0V             |         |       |
| S <sub>0</sub> , S <sub>1</sub>                  | -0.1   |      | -1.6 | mA    |                 |                | 0.4V           | 0.4V           |         |       |
| "1" Input Current                                |        |      | 40   | μA    | 4.5V            | 4.5V           | 2.0V           |                |         |       |
| A <sub>n</sub> , B <sub>n</sub>                  |        |      | 40   | μA    |                 |                | 4.5V           | 4.5V           |         |       |
| S <sub>0</sub> , S <sub>1</sub>                  |        |      |      |       |                 |                |                |                |         |       |
| Input Voltage Rating                             |        |      |      |       |                 |                |                |                |         |       |
| S <sub>0</sub> , A <sub>n</sub> , B <sub>n</sub> | 5.5    |      |      | V     | 10mA            | 10mA           | 10mA           | 2.0V           |         | 11    |
| S <sub>1</sub>                                   | 5.5    |      |      | V     |                 |                | 2.0V           | 10mA           |         | 11    |
| Output Short Circuit Current (8266)              | -20    |      | -70  | mA    |                 |                |                |                | 0V      |       |


T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5.0V

| CHARACTERISTICS                                   | LIMITS       |              |      |           | TEST CONDITIONS |                |                |                |         | NOTES |
|---|--------------|--------------|------|-----------|-----------------|----------------|----------------|----------------|---------|-------|
|   | MIN.         | TYP.         | MAX. | UNITS     | A <sub>n</sub>  | B <sub>n</sub> | S <sub>0</sub> | S <sub>1</sub> | OUTPUTS |       |
| Propagation Delay (8266)                          |              |              |      |           |                 |                |                |                |         |       |
| S <sub>0</sub> to f <sub>n</sub> (short path)     | 18           | 28           |      | ns        |                 |                |                |                |         | 9     |
| S <sub>0</sub> to f <sub>n</sub> (long path)      | 20           | 30           |      | ns        |                 |                |                |                |         | 9     |
| A <sub>n</sub> to f <sub>n</sub>                  | 13           | 25           |      | ns        |                 |                |                |                |         | 9     |
| B <sub>n</sub> , S <sub>1</sub> to f <sub>n</sub> | 14           | 25           |      | ns        |                 |                |                |                |         | 9     |
| Propagation Delay (8267)                          |              |              |      |           |                 |                |                |                |         |       |
| S <sub>0</sub> to f <sub>n</sub>                  | 27           | 36           |      | ns        |                 |                |                |                |         | 9     |
| A <sub>n</sub> to f <sub>n</sub>                  | 15           | 25           |      | ns        |                 |                |                |                |         | 9     |
| B <sub>n</sub> , S <sub>1</sub> to f <sub>n</sub> | 21           | 28           |      | ns        |                 |                |                |                |         | 9     |
| S <sub>0</sub> to f <sub>n</sub> (short path)     | 18           | 28           |      | ns        |                 |                |                |                |         | 9     |
| Power/Current Consumption                         | 200/<br>38.1 | 275/<br>52.4 |      | mW/<br>mA | 4.5V            | 0V             | 4.5V           | 0V             |         | 13    |

### NOTES:


- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND logic definition:  
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V<sub>CC</sub>. Refer to AC Test Figure.
- Connect an external 1k ± 1% resistor from V<sub>CC</sub> to the output for this test.
- This test guarantees operation free of input latch-up over the specified operating supply voltage range.
- Manufacturer reserves the right to make design and process changes and improvements.
- V<sub>CC</sub> = 5.25 volts.

## AC TEST FIGURE AND WAVEFORMS





|                |             |             |
|----------------|-------------|-------------|
|                | <b>8266</b> | <b>8267</b> |
| R <sub>1</sub> | $\infty$    | 330Ω        |
| R <sub>2</sub> | 84.5Ω       | 470Ω        |



## NON-INVERTING PATHS




$t_r = t_f \leq 5\text{ns}$   
Amplitude = 2.6V  
PW = 200ns  
PRR = 1MHz



## **INVERTING PATHS**



## TYPICAL APPLICATIONS



The 8266 can be used in conjunction with the 8260 (Look-Ahead Carry Adder) to form an adder-subtractor.

REFER TO PAGE 15 FOR A, F AND Q PACKAGE PIN CONFIGURATIONS


### DIGITAL 8000 SERIES TTL/MSI

#### DESCRIPTION

The 8268 is a single-bit full adder with gated true and complementary inputs, complementary sum ( $\Sigma$  and  $\bar{\Sigma}$ ) outputs and an inverted carry output. By taking advantage of the unique true or inverted inputs and true or inverted outputs, parallel addition speed is greatly enhanced (by eliminating unnecessary inversions).

The device is designed for medium speed parallel and serial adder systems.

#### LOGIC DIAGRAM



#### TRUTH TABLE (See Notes 1, 2 and 3)

| C <sub>IN</sub> | Y | X | C <sub>OUT</sub> | $\Sigma$ | $\bar{\Sigma}$ |
|-----------------|---|---|------------------|----------|----------------|
| 0               | 0 | 0 | 1                | 1        | 0              |
| 0               | 0 | 1 | 1                | 0        | 1              |
| 0               | 1 | 0 | 1                | 0        | 1              |
| 0               | 1 | 1 | 0                | 1        | 0              |
| 1               | 0 | 0 | 1                | 0        | 1              |
| 1               | 0 | 1 | 0                | 1        | 0              |
| 1               | 1 | 0 | 0                | 1        | 0              |
| 1               | 1 | 1 | 0                | 0        | 1              |

#### NOTES:

1.  $X = X \cdot X_c$ ;  $Y = \bar{Y} \cdot Y_c$   
where  $\bar{X} = X_1 \cdot Y_2$ ;  $\bar{Y} = Y_1 \cdot Y_2$
2. When  $\bar{X}$  or  $\bar{Y}$  are used as inputs,  $X_1$  and  $X_2$  or  $Y_1$  and  $Y_2$  respectively must be tied to GND.
3. When  $X_1$  and  $X_2$  or  $Y_1$  and  $Y_2$  are used as inputs,  $\bar{X}$  or  $\bar{Y}$  respectively must be left open or used to perform the WIRED-AND function.

#### ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS      | LIMITS |      |      |       | TEST CONDITIONS |                |      |                |                |                |      |                |                 |         | NOTES |
|----------------------|--------|------|------|-------|-----------------|----------------|------|----------------|----------------|----------------|------|----------------|-----------------|---------|-------|
|                      | MIN.   | TYP. | MAX. | UNITS | X <sub>1</sub>  | X <sub>2</sub> | X    | X <sub>c</sub> | Y <sub>1</sub> | Y <sub>2</sub> | Y    | Y <sub>c</sub> | C <sub>IN</sub> | OUTPUTS |       |
| "1" Output Voltage   | 2.6    | 3.5  | 0.4  | V     | 0.8V            | 0.8V           | 2.0V | 2.0V           | 0.8V           | 0.8V           | 0.8V | 2.0V           | 0.8V            | -500μA  | 6     |
| "0" Output Voltage   |        |      |      | V     | 0.8V            | 0.8V           | 2.0V |                | 0.8V           | 0.8V           | 2.0V | 2.0V           | 0.8V            | 16mA    | 7     |
| "0" Input Current    |        |      |      |       |                 |                |      |                |                |                |      |                |                 |         |       |
| X <sub>1</sub>       | -0.1   | -1.6 | mA   |       | 0.4V            | 4.5V           |      |                |                |                |      |                |                 |         |       |
| X <sub>2</sub>       | -0.1   | -1.6 | mA   |       | 4.5V            | 0.4V           |      |                |                |                |      |                |                 |         |       |
| X                    | -0.1   | -2.6 | mA   |       | 0.0V            | 0.0V           | 0.4V | 4.5V           |                |                |      |                |                 |         |       |
| X <sub>c</sub>       | -0.1   | -1.6 | mA   |       | 0.0V            | 0.0V           |      | 0.4V           |                |                |      |                |                 |         |       |
| Y <sub>1</sub>       | -0.1   | -1.6 | mA   |       |                 |                |      |                | 0.4V           | 4.5V           |      |                |                 |         |       |
| Y <sub>2</sub>       | -0.1   | -1.6 | mA   |       |                 |                |      |                | 4.5V           | 0.4V           |      |                |                 |         |       |
| Y                    | -0.1   | -2.6 | mA   |       |                 |                |      |                | 0.0V           | 0.0V           | 0.4V |                | 4.5V            |         |       |
| Y <sub>c</sub>       | -0.1   | -1.6 | mA   |       |                 |                |      |                | 0.0V           | 0.0V           | 0.4V |                | 0.4V            |         |       |
| C <sub>IN</sub>      | -0.1   | -8.0 | mA   |       |                 |                |      |                |                |                |      |                |                 |         |       |
| "1" Input Current    |        |      |      |       |                 |                |      |                |                |                |      |                |                 |         |       |
| X <sub>1</sub>       |        | 40   | μA   |       | 4.5V            |                |      |                |                |                |      |                |                 |         |       |
| X <sub>2</sub>       |        | 40   | μA   |       | 0.0V            |                |      |                |                |                |      |                |                 |         |       |
| X <sub>c</sub>       |        | 40   | μA   |       |                 |                | 0.0V | 4.5V           |                |                |      |                |                 |         |       |
| Y <sub>1</sub>       |        | 40   | μA   |       |                 |                |      |                | 4.5V           |                |      |                |                 |         |       |
| Y <sub>2</sub>       |        | 40   | μA   |       |                 |                |      |                | 0.0V           | 4.5V           |      |                |                 |         |       |
| Y <sub>c</sub>       |        | 40   | μA   |       |                 |                |      |                | 0.0V           | 0.0V           | 0.0V |                |                 |         |       |
| C <sub>IN</sub>      |        | 160  | μA   |       | 0.0V            | 0.0V           |      |                | 0.0V           | 0.0V           | 4.5V |                | 4.5V            |         |       |
| Input Voltage Rating |        |      |      |       |                 |                |      |                |                |                |      |                |                 |         | 12    |
| X <sub>1</sub>       | 5.5    |      |      | V     | 10mA            | 0.0V           |      |                |                |                |      |                |                 |         |       |
| X <sub>2</sub>       | 5.5    |      |      | V     | 0.0V            | 10mA           |      |                |                |                |      |                |                 |         |       |
| X <sub>c</sub>       | 5.5    |      |      | V     |                 |                |      |                |                |                |      |                |                 |         |       |
| Y <sub>1</sub>       | 5.5    |      |      | V     |                 |                |      |                |                |                |      |                |                 |         |       |
| Y <sub>2</sub>       | 5.5    |      |      | V     |                 |                |      |                |                |                |      |                |                 |         |       |
| Y <sub>c</sub>       | 5.5    |      |      | V     |                 |                |      |                |                |                |      |                |                 |         |       |
| C <sub>IN</sub>      | 5.5    |      |      | V     |                 |                |      |                |                |                |      |                |                 |         |       |

# SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8268

$T_A = 25^\circ C$  and  $V_{CC} = 5.0V$

| CHARACTERISTICS                      | LIMITS |        |        |       | TEST CONDITIONS |       |     |       |       |       |      |       |          |         | NOTES  |
|--------------------------------------|--------|--------|--------|-------|-----------------|-------|-----|-------|-------|-------|------|-------|----------|---------|--------|
|                                      | MIN.   | TYP.   | MAX.   | UNITS | $X_1$           | $X_2$ | $X$ | $X_c$ | $Y_1$ | $Y_2$ | $Y$  | $Y_c$ | $C_{IN}$ | OUTPUTS |        |
| Power/Current Consumption            |        | 152/29 | 185/35 | mW/mA |                 |       |     |       |       |       |      |       |          |         | 14     |
| Output Short                         | -18    |        | -57    | mA    | 0.0V            | 0.0V  |     |       | 0.0V  | 0.0V  | 0.0V |       | 2.0V     | 0.0V    | 11, 14 |
| Circuit Current ( $\Sigma$ )         | -18    |        | -57    | mA    | 0.0V            | 0.0V  |     |       | 0.0V  | 0.0V  | 0.0V |       | 0.0V     | 0.0V    | 11, 14 |
| Output Short                         | -18    |        | -57    | mA    | 0.0V            | 0.0V  |     |       | 0.0V  | 0.0V  | 0.0V |       | 0.0V     | 0.0V    | 11, 14 |
| Circuit Current ( $\bar{\Sigma}$ )   | -18    |        | -57    | mA    | 0.0V            | 0.0V  |     |       | 0.0V  | 0.0V  | 0.0V |       | 0.0V     | 0.0V    | 11, 14 |
| Output Short                         | -18    |        | -57    | mA    | 0.0V            | 0.0V  |     |       | 0.0V  | 0.0V  | 0.0V |       | 0.0V     | 0.0V    | 11, 14 |
| Circuit Current ( $\bar{C}_{out}$ )  | -18    |        | -70    | mA    | 0.0V            | 0.0V  |     |       | 0.0V  | 0.0V  | 0.0V |       | 0.0V     | 0.0V    | 11, 14 |
| $t_{pd} 1 C_{in}$ to $\bar{C}_{out}$ |        | 8      | 13     | ns    |                 |       |     |       |       |       |      |       |          |         | 8      |
| $t_{pd} 0 C_{in}$ to $\bar{C}_{out}$ |        | 8      | 13     | ns    |                 |       |     |       |       |       |      |       |          |         | 8      |
| $t_{pd} 1 Y_c$ to $\bar{C}_{out}$    |        | 20     | 25     | ns    |                 |       |     |       |       |       |      |       |          |         | 8      |
| $t_{pd} 0 Y_c$ to $\bar{C}_{out}$    |        | 20     | 25     | ns    |                 |       |     |       |       |       |      |       |          |         | 8      |
| $t_{pd} 1 X_c$ to $\Sigma$           |        | 35     | 45     | ns    |                 |       |     |       |       |       |      |       |          |         | 8      |
| $t_{pd} 0 X_c$ to $\Sigma$           |        | 35     | 45     | ns    |                 |       |     |       |       |       |      |       |          |         | 8      |
| $t_{pd} 1 Y_c$ to $\bar{\Sigma}$     |        | 25     | 35     | ns    |                 |       |     |       |       |       |      |       |          |         | 8      |
| $t_{pd} 0 Y_c$ to $\bar{\Sigma}$     |        | 25     | 35     | ns    |                 |       |     |       |       |       |      |       |          |         | 8      |
| $t_{pd} X_1, X_2$ to $\bar{X}$       |        | 30     | 40     | ns    |                 |       |     |       |       |       |      |       |          |         | 8, 9   |
| $t_{pd} 0 X_1, X_2$ , to $\bar{X}$   |        | 15     | 20     | ns    |                 |       |     |       |       |       |      |       |          |         | 8, 9   |
| $t_{pd} 1 Y_1, Y_2$ , to $\bar{Y}$   |        | 30     | 40     | ns    |                 |       |     |       |       |       |      |       |          |         | 8, 9   |
| $t_{pd} 0 Y_1, Y_2$ , to $\bar{Y}$   |        | 15     | 20     | ns    |                 |       |     |       |       |       |      |       |          |         | 8, 9   |

## NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition:  
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to  $V_{CC}$ .

8. Refer to AC Test Figure.

9. This test is a measure of the required worst-case data set-up time.

10. Manufacturer reserves the right to make design and process changes and improvements.


11. Not more than one output should be shorted at a time.

12. This test guarantees operation free of input latch-up over the specified operating power supply voltage range.

13. The total time required to perform the ADD function may be determined by summing the delays from  $X_1, X_2$  to  $\bar{X}$  or  $Y, Y_2$  to  $\bar{Y}$  with the delay from  $X_c$  or  $Y_c$  to  $\Sigma$  or  $\bar{\Sigma}$ .

14.  $V_{CC} = 5.25$  volts.

## AC TEST FIGURE AND WAVE FORMS



## NOTES:

- Perform test in accordance with test table.
- Each output is tested separately.
- Voltage values are with respect to network GND terminal.
- The generator has the following characteristics:  
 $V_{gen} = 2.6V$ ,  $t_r = t_f \leq 15ns$ ,  $PW = 0.5ns$ ,  $PRR = 1MHz$ .

5. Inputs and outputs not otherwise specified are open.


6. Capacitance shown include probe and jig capacitance.

7. All resistances are in ohms.


TEST TABLE (See Note 5)

| TEST NO. | OUTPUTS UNDER TEST | APPLY INPUT A TO | APPLY INPUT B TO | APPLY +2.6V TO | APPLY GND TO | APPLY OUTPUT LOADING TO       |
|----------|--------------------|------------------|------------------|----------------|--------------|-------------------------------|
| 1        | $\bar{C}_{out}$    | None             | $C_{in}$         | None           | $Y_1$        | $\bar{C}_{out}$               |
| 2        | $\bar{C}_{out}$    | None             | $C_{in}$         | None           | $Y_1$        | $\bar{C}_{out}$               |
| 3        | $\bar{C}_{out}$    | $Y_c$            | None             | $C_{in}$       | $X_1, Y_1$   | $\bar{C}_{out}$               |
| 4        | $\bar{C}_{out}$    | $Y_c$            | None             | $C_{in}$       | $X_1, Y_1$   | $\Sigma$                      |
| 5        | $\Sigma$           | $X_c$            | None             | $C_{in}$       | $X_1, Y_1$   | $\bar{\Sigma}$                |
| 6        | $\Sigma$           | $X_c$            | None             | $C_{in}$       | $X_1, Y_1$   | $\bar{\Sigma}$                |
| 7        | $\bar{\Sigma}$     | $Y_c$            | None             | $C_{in}$       | $Y_1$        | $\bar{\Sigma}$                |
| 8        | $\bar{\Sigma}$     | $Y_c$            | None             | $C_{in}$       | $Y_1$        | $\bar{\Sigma}$                |
| 9        | $\bar{X}$          | None             | $X_1$            | $X_2$          | None         | $\bar{X}$ ( $CL = 15 \mu F$ ) |
| 10       | $\bar{X}$          | None             | $X_1$            | $X_2$          | None         | $\bar{X}$ ( $CL = 15 \mu F$ ) |
| 11       | $\bar{Y}$          | None             | $Y_1$            | $Y_2$          | None         | $\bar{Y}$ ( $CL = 15 \mu F$ ) |
| 12       | $\bar{Y}$          | None             | $Y_1$            | $Y_2$          | None         | $\bar{Y}$ ( $CL = 15 \mu F$ ) |


SCHEMATIC DIAGRAM



## **TYPICAL APPLICATIONS**



## N-BIT PARALLEL ADDER



**NOTES:**

To expand storage register for serial/parallel operation, connect D<sub>0</sub> to D<sub>5</sub> of next stage and common the mode control lines and the clock line of the first stage to their respective second stage equivalents.

**\*NOTE:**

**NOTE:** To expand output register for parallel outputs common clock, shift and load lines with their respective counterparts. For serial data output, also connect  $D_0$  of first register to  $D_s$  of next register.

REFER TO PAGE 16 FOR A, F AND Q PACKAGE PIN CONFIGURATIONS.

### DIGITAL 8000 SERIES TTL/MSI


#### DESCRIPTION

The 8269, a 4 BIT COMPARATOR, is an array of gates designed to perform the numerical comparison of two four-bit binary numbers. The outputs indicate whether the two numbers are equal in value, or which number is the greater. The 8269 is a functional and pin-for-pin replacement for the DM8200.

#### TRUTH TABLE

| INPUT          |                |        | OUTPUT |   |
|----------------|----------------|--------|--------|---|
| A <sub>n</sub> | B <sub>n</sub> | STROBE | X      | Y |
| A > B          |                | 0      | 1      | 0 |
| A < B          |                | 0      | 0      | 1 |
| A = B          |                | 0      | 1      | 1 |
| A $\leq$ B     |                | 1      | 0      | 0 |

#### LOGIC DIAGRAM



#### ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS              | LIMITS |      |        |         | TEST CONDITIONS      |
|------------------------------|--------|------|--------|---------|----------------------|
|                              | MIN.   | TYP. | MAX.   | UNITS   |                      |
| "1" Output Voltage           | 2.6    | 3.5  |        | V       |                      |
| "0" Output Voltage           |        | 0.2  | 0.4    | V       | $I_{out} = 800\mu A$ |
| "1" Input Current            |        |      | 80     | $\mu A$ | $I_{out} = 16mA$     |
| "0" Input Current            | -0.1   |      | -3.2   | mA      | $V_{in} = 4.5V$      |
| Power Consumption            |        |      | 278/53 | mW/mA   | $V_{in} = 0.4V$      |
| Short Circuit Output Current | -18    |      | -55    | mA      | $V_{CC} = 5.25V$     |
|                              |        |      |        |         | $V_{out} = 0V$       |
|                              |        |      |        |         | $V_{CC} = 5.25V$     |

$T_A = 25^\circ C$  and  $V_{CC} = 5.0V$



| CHARACTERISTICS             | LIMITS |      |      |       | TEST CONDITIONS |
|-----------------------------|--------|------|------|-------|-----------------|
|                             | MIN.   | TYP. | MAX. | UNITS |                 |
| Propagation Delay           |        |      |      |       |                 |
| tpd1 (Data Input to Output) |        |      | 40   | ns    | Test Figure 1   |
| tpd0 (Data Input to Output) |        |      | 30   | ns    | Test Figure 1   |
| tpd1 (Strobe to Output)     |        |      | 27   | ns    | Test Figure 2   |
| tpd0 (Strobe to Output)     |        |      | 18   | ns    | Test Figure 2   |

NOTES:

- All voltage and capacitance measurements are referenced to the ground terminal.
- Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".



- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to  $V_{CC}$ .
- Manufacturer reserves the right to make design and process changes and improvements.

AC TEST FIGURE AND WAVEFORMS



INPUT PULSE:  
 $F = 1\text{mHz}$   
 $PW = 100\text{ns}$   
 $t_r = t_f = 10\text{ns} \pm 1\text{ns}$   
 $\text{AMP.} = 3.0\text{V}$

FIGURE 1



INPUT PULSE:  
 $\text{INPUT A}$   
 $F = 1\text{mHz}$   
 $PW = 100\text{ns}$   
 $t_r = t_f = 10\text{ns} \pm 1\text{ns}$   
 $\text{AMP.} = 3.0\text{V}$

STROBE INPUT  
 $f = 1\text{mHz}$   
 $t_{hold} = 0\text{ns}$   
 $t_{set-up} = 10\text{ns}$   
 $t_r = t_f = 10\text{ns} \pm 1\text{ns}$

FIGURE 2

REFER TO PAGE 16 FOR A, B, E, F, J AND R PACKAGE PIN CONFIGURATIONS.

### DIGITAL 8000 SERIES TTL/MSI

#### DESCRIPTION


The 8270 is a 4-bit Shift Register with both serial and parallel data entry capability.

The data input lines are single-ended true input data lines which condition their specific register bit location after an enabled clocking transition. Since data transfer is synchronous with clock, data may be transferred in any serial/parallel input/output relationship.

The internal design uses level sensitive binaries which respond to the negative-going clock transition. A buffer clock driver has been included to minimize input clock loading.

Mode control logic is available to determine three possible control states. These register states are serial shift right mode, parallel enter mode, and no change or hold mode. These states accomplish logical decoding for system control.

#### LOGIC DIAGRAM



The truth table for the control modes is shown below.

For applications not requiring the hold mode, the load input may be tied high and the shift input used as the mode control.

The 8271 provides a direct reset ( $R_D$ ), and a  $\overline{D}_{out}$  line in addition to the available outputs of the 8270 element. The fan-out specification for this output is the same as the true outputs of the 8270 element.

#### TRUTH TABLE

| CONTROL STATE  | LOAD | SHIFT |
|----------------|------|-------|
| Hold           | 0    | 0     |
| Parallel Entry | 1    | 0     |
| Shift Right    | 0    | 1     |
| Shift Right    | 1    | 1     |

## ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS                      | LIMITS |      |      |       | TEST CONDITIONS |       |            |       |            |         | NOTES |
|--------------------------------------|--------|------|------|-------|-----------------|-------|------------|-------|------------|---------|-------|
|                                      | MIN.   | TYP. | MAX. | UNITS | LOAD            | SHIFT | DATA INPUT | CLOCK | RESET 8271 | OUTPUTS |       |
| "1" Output Voltage                   | 2.6    | 3.5  |      | V     | 2.0V            | 0.8V  | 2.0V       | Pulse | 2.0V       | -800μA  | 6     |
| "0" Output Voltage                   |        |      | 0.4  | V     | 2.0V            | 0.8V  | 0.8V       | Pulse | 2.0V       | 11.2mA  | 7     |
| "0" Input Current                    |        |      |      |       |                 |       |            |       |            |         |       |
| Load                                 | -0.1   |      | -1.2 | mA    | 0.4V            |       |            |       |            |         |       |
| Shift                                | -0.1   |      | -1.2 | mA    |                 | 0.4V  |            |       |            |         |       |
| Data Input                           | -0.1   |      | -1.2 | mA    |                 |       | 0.4V       |       |            |         |       |
| Clock                                | -0.1   |      | -1.2 | mA    |                 |       |            | 0.4V  |            |         |       |
| Reset (8271 only)                    | -0.1   |      | -1.2 | mA    |                 |       |            |       | 0V         |         |       |
| "1" Input Current                    |        |      |      |       |                 |       |            |       |            |         |       |
| Load                                 |        |      | 40   | μA    | 4.5V            |       |            |       |            |         |       |
| Shift                                |        |      | 40   | μA    |                 | 4.5V  |            |       |            |         |       |
| Data Input                           |        |      | 40   | μA    |                 |       | 4.5V       |       |            |         |       |
| Clock                                |        |      | 40   | μA    |                 |       |            | 4.5V  |            |         |       |
| Reset (8271 only)                    |        |      | 40   | μA    |                 |       |            |       | 4.5V       |         |       |
| Input Voltage Rating<br>(All Inputs) | 5.5    |      |      | V     | 10mA            | 10mA  | 10mA       | 10mA  | 10mA       | 10mA    |       |


 $T_A = 25^\circ C$  and  $V_{CC} = 5.0V$ 

| CHARACTERISTICS           | LIMITS |        |       |       | TEST CONDITIONS |       |            |       |            |         | NOTES |
|---------------------------|--------|--------|-------|-------|-----------------|-------|------------|-------|------------|---------|-------|
|                           | MIN.   | TYP.   | MAX.  | UNITS | LOAD            | SHIFT | DATA INPUT | CLOCK | RESET 8271 | OUTPUTS |       |
| Power/Current Consumption |        |        |       |       |                 |       |            |       |            |         |       |
| 8270 Only                 | 168/32 | 247/47 | mW/mA |       |                 |       |            |       |            |         | 10    |
| 8271 Only                 | 271/52 | 344/65 | mW/mA |       |                 |       |            |       |            |         | 10    |
| Turn-On Delay             |        |        |       |       |                 |       |            |       |            |         |       |
| All Binaries              | 25     | 40     | ns    |       |                 |       |            |       |            |         | 8     |
| Turn-Off Delay            |        |        |       |       |                 |       |            |       |            |         |       |
| All Binaries              | 25     | 40     | ns    |       |                 |       |            |       |            |         | 8     |
| Clock "1" Interval        | 20     |        |       | ns    |                 |       |            | 2.0V  |            |         |       |
| Transfer Rate             | 15     | 22     |       | MHz   |                 |       |            |       |            |         |       |
| Shift Load Set-Up Time    |        | 20     | 30    | ns    |                 |       |            |       |            |         |       |
| Data Set-Up Time          |        | 7      | 15    | ns    |                 |       |            |       |            |         |       |

## NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition:  
"UP" Level = "1", "DOWN" Level "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Rating should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to  $V_{CC}$ . Refer to AC Test Figure.
- Manufacturer reserves the right to make design and process changes and improvements.
- $V_{CC} = 5.25$  volts.

## SCHEMATIC DIAGRAM



AC TEST FIGURES AND WAVEFORMS

TURN ON/OFF AND TRANSFER RATE




FIGURE 1

DATA SET-UP TIME




FIGURE 2

## AC TEST FIGURES AND WAVEFORMS (Cont'd)

## SHIFT/LOAD SET-UP TIME




FIGURE 3

## NOTES:


1. All resistor values are in ohms.
2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton

Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent.  $f = 1 \text{ MHz}$ ,  $V_{AC} = \text{mV rms}$ .

3. All diodes are 1N916.

## TYPICAL APPLICATIONS

## SHIFT-RIGHT/SHIFT-LEFT/PARALLEL ENTRY SHIFT REGISTER



| X | Y | Function      |
|---|---|---------------|
| 0 | 0 | Hold          |
| 0 | 1 | Shift Left    |
| 1 | 0 | Parallel Load |
| 1 | 1 | Shift Right   |

Package Count: 1-8270  
1-8233  
½-8H90  
½-8H80



REFER TO PAGE 16 FOR B, E AND R PACKAGE PIN CONFIGURATIONS.

### DIGITAL 8000 SERIES TTL/MSI

#### DESCRIPTION


The 8273, 10-Bit Shift Register is an array of binary elements interconnected to perform the serial-in, parallel-out shift function. This device utilizes a common buffered reset and operates from either a positive or negative edge clock pulse. Clock 1 is triggered by a negative going clock pulse and clock 2 is triggered by a positive going clock pulse. The unused clock input performs the inhibit function. The circuit configuration is arranged as a single serial input register with ten true parallel outputs.

#### TRUTH TABLE

| INPUT | RESET | CLOCK 1 | CLOCK 2 | $Q_n + 1$ |
|-------|-------|---------|---------|-----------|
| 1     | 1     | Pulse   | 0       | 1         |
| 0     | 1     | Pulse   | 0       | 0         |
| 1     | 1     | 1       | Pulse   | 1         |
| 0     | 1     | 1       | Pulse   | 0         |
| 1     | 1     | Pulse   | 1       | Q         |
| 0     | 1     | Pulse   | 1       | Q         |
| 1     | 1     | 0       | Pulse   | Q         |
| 0     | 1     | 0       | Pulse   | Q         |

NOTE: The unused clock input performs the INHIBIT function.  
 RESET = 0  $\Rightarrow$   $Q = 0$

#### LOGIC DIAGRAM



#### ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS    | LIMITS |      |      |         | TEST CONDITIONS |         |         |       | OUTPUTS      | NOTES |
|--------------------|--------|------|------|---------|-----------------|---------|---------|-------|--------------|-------|
|                    | MIN.   | TYP. | MAX. | UNITS   | "D" INPUT       | CLOCK 1 | CLOCK 2 | RESET |              |       |
| "1" Output Voltage | 2.6    | 3.4  |      | V       | 2.0V            | Pulse   | 0.8V    |       | -500 $\mu$ A | 6     |
| "0" Output Voltage |        | 0.2  | 0.4  | V       | 0.8V            | Pulse   | 0.8V    |       | 9.6mA        | 7     |
| "0" Input Current  |        |      |      |         |                 |         |         |       |              |       |
| "D" Input          | -0.1   |      | -1.6 | mA      | 0.4V            |         |         |       |              |       |
| Clock 1            | -0.1   |      | -1.6 | mA      |                 | 0.4V    |         |       |              |       |
| Clock 2            | -0.1   |      | -1.6 | mA      |                 |         | 0.4V    |       |              |       |
| Reset              | -0.1   |      | -1.6 | mA      |                 |         |         | 0.4V  |              |       |
| "1" Input Current  |        |      |      |         |                 |         |         |       |              |       |
| "D" Input          |        | 40   |      | $\mu$ A | 4.5V            |         |         |       |              |       |
| Clock 1            |        | 40   |      | $\mu$ A |                 | 4.5V    |         |       |              |       |
| Clock 2            |        | 40   |      | $\mu$ A |                 |         | 4.5V    |       |              |       |
| Reset              |        | 40   |      | $\mu$ A |                 |         |         | 4.5V  |              |       |

$T_A = 25^\circ C$  and  $V_{CC} = 5.0V$ 

| CHARACTERISTICS                      | LIMITS |      |      |       | TEST CONDITIONS |         |         |       | OUTPUTS | NOTES |
|--------------------------------------|--------|------|------|-------|-----------------|---------|---------|-------|---------|-------|
|                                      | MIN.   | TYP. | MAX. | UNITS | "D" INPUT       | CLOCK 1 | CLOCK 2 | RESET |         |       |
| Max. Data Transfer Rate              | 25     | 35   |      | MHz   |                 |         |         |       |         |       |
| Turn-On Delay                        |        |      |      |       |                 |         |         |       |         |       |
| Clock 1 to Output                    | 32     | 40   | ns   |       |                 |         | 0.0V    | 4.5V  |         |       |
| Clock 2 to Output                    | 28     | 40   | ns   |       |                 |         |         | 4.5V  |         |       |
| Reset to Output                      | 35     | 50   | ns   |       |                 | 4.5V    |         |       |         |       |
| Turn-Off Delay                       |        |      |      |       |                 |         |         |       |         |       |
| Clock 1 to Output                    | 25     | 40   | ns   |       |                 |         | 0.0V    |       |         |       |
| Clock 2 to Output                    | 19     | 40   | ns   |       |                 | 4.5V    |         |       |         |       |
| Clock Pulse Width                    |        |      |      |       |                 |         |         |       |         |       |
| Clock 1                              | 16     | 25   | ns   |       |                 |         | 0.0V    |       |         |       |
| Clock 2                              | 12     | 20   | ns   |       |                 | 4.5V    |         |       |         |       |
| Set-Up Time ( $t_{set-up}$ )         |        |      |      |       |                 |         |         |       |         |       |
| Clock 1                              |        | 15   | ns   |       |                 |         | 0.0V    |       |         |       |
| Clock 2                              |        | 10   | ns   |       |                 | 4.5V    |         |       |         |       |
| Hold Time ( $t_{hold}$ )             |        |      |      |       |                 |         |         |       |         |       |
| Clock 1                              |        | 15   | ns   |       |                 |         | 0.0V    |       |         |       |
| Clock 2                              |        | 10   | ns   |       |                 | 4.5V    |         |       |         |       |
| Power Consumption                    | -20    |      | 540  | mW    |                 |         |         |       |         | 8     |
| Short Circuit Output Current         |        | -70  | -540 | mA    |                 |         |         |       |         |       |
| Input Voltage Rating<br>(All Inputs) | 5.5    |      |      | V     | 10mA            | 10mA    | 10mA    | 10mA  |         |       |


## NOTES:

1. All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current

limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.

6. Output source current is supplied through a resistor to ground.
7. Output sink current is supplied through a resistor to  $V_{CC}$ .
8.  $V_{CC} = 5.25V$ .
9. Manufacturer reserves the right to make design and process changes and improvements.
10. See AC Test Figure.

## AC TEST FIGURE AND WAVEFORMS



REFER TO PAGE 16 FOR B, E AND R PACKAGE PIN CONFIGURATIONS.

### DIGITAL 8000 SERIES TTL/MSI

#### DESCRIPTION


The 8274 10-Bit Shift Register is an array of binary elements interconnected to perform the parallel-in, serial-out shift function. The circuit has ten parallel inputs and a single true serial output. The  $D_1$  input can also be used for serial entry. Two control inputs,  $S_0$  and  $S_1$ , determine the operating mode of the shift register as shown in the Truth Table. A single buffered clock line connects all ten flip-flops which are activated on the high-to-low transition of the clock pulse. Guaranteed input clock frequency is 10MHz and the control inputs may be changed when the clock is in either the high or low state without causing false triggering. Applications for the 8274 Shift Register include Parallel-to-

Serial conversion, Modem Data Transmission, Pseudo-Random Code generation and Modulo-N Frequency Division.

#### TRUTH TABLE

| $S_0$ | $S_1$ | OPERATING MODE |
|-------|-------|----------------|
| 0     | 0     | Hold           |
| 0     | 1     | Clear          |
| 1     | 0     | Load           |
| 1     | 1     | Shift          |

#### LOGIC DIAGRAM



#### ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS    | LIMITS |      |      |         | TEST CONDITIONS |       |       |       |              | NOTES |
|--------------------|--------|------|------|---------|-----------------|-------|-------|-------|--------------|-------|
|                    | MIN.   | TYP. | MAX. | UNITS   | $D_n$           | $S_0$ | $S_1$ | CLOCK | OUTPUTS      |       |
| "1" Output Voltage | 2.6    | 3.4  |      | V       | 2.0V            | 2.0V  | 2.0V  | Pulse | -800 $\mu$ A | 6     |
| "0" Output Voltage |        | 0.2  | 0.4  | V       | 0.8V            | 2.0V  | 2.0V  | Pulse | 16mA         | 7     |
| "0" Input Current  |        |      |      |         |                 |       |       |       |              |       |
| $D_n$              | -0.2   |      | -1.6 | mA      | 0.4V            |       |       |       |              |       |
| $S_0$ and $S_1$    | -0.2   |      | -1.6 | mA      |                 | 0.4V  | 0.4V  |       |              |       |
| Clock              | -0.2   |      | -2.5 | mA      |                 |       |       | 0.4V  |              |       |
| "1" Input Current  |        |      |      |         |                 |       |       |       |              |       |
| $D_n$              |        |      | 40   | $\mu$ A | 4.5V            |       |       |       |              |       |
| $S_0$ and $S_1$    |        |      | 40   | $\mu$ A |                 | 4.5V  | 4.5V  |       |              |       |
| Clock              |        |      | 40   | $\mu$ A |                 |       |       | 4.5V  |              |       |


$T_A = 25^\circ C$  and  $V_{CC} = 5.0V$ 

| CHARACTERISTICS                  | LIMITS |      |      |       | TEST CONDITIONS |       |       |       |         | NOTES |
|----------------------------------|--------|------|------|-------|-----------------|-------|-------|-------|---------|-------|
|                                  | MIN.   | TYP. | MAX. | UNITS | $D_n$           | $S_0$ | $S_1$ | CLOCK | OUTPUTS |       |
| Data Transfer Rate               | 10MHz  | 15   |      | MHz   |                 |       |       |       |         | 10    |
| Turn-On Delay (Clock to Output)  |        | 28   | 50   | ns    |                 |       |       |       |         | 10    |
| Turn-Off Delay (Clock to Output) |        | 21   | 50   | ns    |                 |       |       |       |         | 10    |
| Clock Pulse Width                |        | 40   | 50   | ns    |                 |       |       |       |         | 10    |
| Set-Up Time ( $t_{setup}$ )      |        |      |      |       |                 |       |       |       |         | 10    |
| $D_n$                            |        | 10   | 15   | ns    |                 |       |       |       |         |       |
| $S_0, S_1$                       |        | 20   | 25   | ns    |                 |       |       |       |         |       |
| Hold Time ( $t_{hold}$ )         |        |      |      |       |                 |       |       |       |         |       |
| $D_n$                            |        | 4    | 10   | ns    |                 |       |       |       |         |       |
| $S_0, S_1$                       |        | 9    | 15   | ns    |                 |       |       |       |         |       |
| Power Consumption                |        | 380  | 567  | mW    | 4.5V            | 4.5V  | 4.5V  | 0V    |         | 8     |
| Short Circuit Output Current     | -20    |      | -70  | mA    | 2.0V            | 2.0V  | 2.0V  | Pulse | 0.0V    |       |
| Input Voltage Rating             | 5.5    |      |      | V     | 10mA            |       |       |       |         |       |

## NOTES:

1. All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive logic definition:  
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Output source current is supplied through a resistor to ground.
7. Output sink current is supplied through a resistor to  $V_{CC}$ .
8.  $V_{CC} = 5.25V$ .
9. Manufacturer reserves the right to make design and process changes and improvements.
10. See AC Test Figure.

## AC TEST FIGURE AND WAVEFORMS



REFER TO PAGE 16 FOR B, E AND R PACKAGE PIN CONFIGURATIONS.


### DIGITAL 8000 SERIES TTL/MSI

#### DESCRIPTION

The 8275 is a QUAD LATCH circuit designed to provide temporary storage of four bits of information. A common application is as a holding register between a counter and a display driver (such as the 8280 and 8T01.) Separate enable lines to latches 1-2 and 3-4 allow individual control of each

pair of latches. Initially, data is transferred on the rising edge of the enable pulse. While the enable is high, output Q follows the data input. When the enable falls, the input data present at fall time is retained at the Q output. Both Q and  $\bar{Q}$  are accessible.

#### LOGIC DIAGRAM AND TRUTH TABLE



| (Each Latch) |      |   |           |
|--------------|------|---|-----------|
| ENABLE       | DATA | Q | $\bar{Q}$ |
| 1            | 1    | 1 | 0         |
| 1            | 0    | 0 | 1         |
| 0            | 1    | * | *         |
| 0            | 0    | * | *         |

\*No Change.

#### ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS                    | LIMITS |      |      |         | TEST CONDITIONS |              |                      | NOTES |
|------------------------------------|--------|------|------|---------|-----------------|--------------|----------------------|-------|
|                                    | MIN.   | TYP. | MAX. | UNITS   | DATA INPUT      | ENABLE INPUT | OUTPUTS              |       |
| "1" Output Voltage (Q, $\bar{Q}$ ) | 2.6    | 3.5  | 0.4  | V       |                 |              | -800 $\mu$ A<br>16mA | 6, 11 |
| "0" Output Voltage (Q, $\bar{Q}$ ) | -0.1   |      | -3.2 | V       |                 |              |                      | 7, 11 |
| "0" Input Current (Data)           | -0.1   |      | -6.4 | mA      | 0.4V            | 5.25V        |                      |       |
| "0" Input Current (Enable)         |        |      | 80   | mA      | 5.25V           | 0.4V         |                      |       |
| "1" Input Current (Data)           |        |      | 160  | $\mu$ A | 4.5V            | 0.0V         |                      |       |
| "1" Input Current (Enable)         |        |      |      | $\mu$ A | 0.0V            | 4.5V         |                      |       |


$T_A = 25^\circ C$  and  $V_{CC} = 5.0V$

| CHARACTERISTICS                  | LIMITS |        |        |       | TEST CONDITIONS |              |         | NOTES |
|----------------------------------|--------|--------|--------|-------|-----------------|--------------|---------|-------|
|                                  | MIN.   | TYP.   | MAX.   | UNITS | DATA INPUT      | ENABLE INPUT | OUTPUTS |       |
| $t_{\text{setup}}(1)$ at D input |        | 12     | 20     | ns    |                 |              |         | 8, 12 |
| $t_{\text{setup}}(0)$ at D input |        | 14     | 20     | ns    |                 |              |         | 8, 12 |
| $t_{\text{hold}}(1)$ at D input  | 0      | 15     |        | ns    |                 |              |         | 8, 13 |
| $t_{\text{hold}}(0)$ at D input  | 0      | 6      |        | ns    |                 |              |         | 8, 13 |
| $t_{pd}(1)$ D to Q               |        | 16     | 30     | ns    |                 |              |         | 8     |
| $t_{pd}(0)$ D to Q               |        | 14     | 25     | ns    |                 |              |         | 8     |
| $t_{pd}(1)$ D to $\bar{Q}$       |        | 24     | 40     | ns    |                 |              |         | 8     |
| $t_{pd}(0)$ D to $\bar{Q}$       |        | 7      | 15     | ns    |                 |              |         | 8     |
| $t_{pd}(1)$ E to Q               |        | 16     | 30     | ns    |                 |              |         | 8     |
| $t_{pd}(0)$ E to Q               |        | 12     | 20     | ns    |                 |              |         | 8     |
| $t_{pd}(1)$ E to $\bar{Q}$       |        | 16     | 30     | ns    |                 |              |         | 8     |
| $t_{pd}(0)$ E to $\bar{Q}$       |        | 12     | 20     | ns    |                 |              |         | 8     |
| Power Consumption/Supply Current | 5.5    | 205/39 | 265/50 | mW/mA | 10mA            | 0.0V         | 10mA    | 14    |
| Input Voltage Rating (Data)      | 5.5    |        |        | V     | 0.0V            |              |         | 12    |
| Input Voltage Rating (Enable)    | 5.5    |        | -70    | V     | 10mA            | 0.0V         |         | 12    |
| Output Short Circuit Current     | -20    |        |        | mA    | 0.0V            |              | 0.0V    |       |


NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive NAND Logic Definition:  
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Output source current is supplied through a resistor to ground.
7. Output sink current is supplied through a resistor to  $V_{CC}$ .
8. Refer to AC Test Figure.
9. Manufacturer reserves the right to make design and process changes and improvements.
10. Inputs for output voltage test is per TRUTH TABLE with threshold levels of 0.8V for logical "0" and 2.0V for logical "1".
11. This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
12.  $t_{setup}$  is defined as the time prior to the fall of the clock.
13.  $t_{hold}$  is defined as the time after the fall of the clock.
14.  $V_{CC} = 5.25$  volts.

SCHEMATIC DIAGRAM




AC TEST FIGURES AND WAVEFORMS



\*SEE NOTE 1

## AC TEST FIGURES AND WAVEFORMS (Cont'd)




## NOTES:

1. The pulse generators have the following characteristics:  $V_{gen} = 3V$ ,  $t_1 = t_0 \leq 10\text{ns}$ , and  $Z_{out} \approx 50\Omega$ . For pulse generator A  $tp = 1\mu\text{s}$  and  $PRR = 500\text{kHz}$ . For pulse generator B,  $tp = 500\text{ns}$  and  $PRR = 1\text{MHz}$ . Positions of D-input and enable input pulses are varied with respect to each other to verify setup and hold times.
2. Each latch is tested separately.
3.  $C_L$  includes probe and jig capacitance.
4. All diodes are 1N916.
5. When measuring  $t_{pd1}(D-Q)$ ,  $t_{pd0}(D-Q)$ ,  $t_{pd0}(D-Q)$ , and  $t_{pd1}(D-Q)$ , enable input must be held at logical 1.

## TYPICAL APPLICATION

## OUTPUT STROBING OF RIPPLE COUNTER TO ACHIEVE SYNCHRONOUS OUTPUT CHANGES





PRODUCT AVAILABLE IN 0°C TO 75°C TEMP RANGE ONLY.

REFER TO PAGE 16 FOR A AND F PACKAGE PIN CONFIGURATIONS.

### DIGITAL 8000 SERIES TTL/MSI



#### DESCRIPTION

The 8276 is a serial-in, serial-out 8-Bit Shift Register composed of eight R-S master slave flip-flops. This shift register has input gating and an internal clock driver. In addition, a data transfer inhibit input is provided.

Data Input and Data Enable are gated through inputs A and B. An internal inverter provides the complimentary inputs to the first bit of the shift register. All inputs are fully buffered. Complementary Q and  $\bar{Q}$  outputs are provided.

The internal clock driver/inverter causes the 8276 to shift data to the output on the positive edge of the input clock pulse, making the shift register compatible with the 8825 J-K Binary and the 8828 Dual D type Binary. The register is inhibited from shifting data when the Transfer Inhibit line is high. The inhibit function is achieved by preventing data transfer from master to slave sections of the register elements when the inhibit line is used.

#### LOGIC DIAGRAMS AND TRUTH TABLE



| $t_n$                 |                      | $t_{n+8}$ |
|-----------------------|----------------------|-----------|
| A<br>(Data<br>Enable) | B<br>(Data<br>Input) | Q         |
| 0                     | 0                    | 0         |
| 0                     | 1                    | 0         |
| 1                     | 0                    | 0         |
| 1                     | 1                    | 1         |

\*NOTE: These functions are interchangeable.

\*\*NOTE: Transfer Inhibit prevents transfer of data from master to slave.

#### NOTES:

$t_n$  = Bit time before clock pulse.

$t_{n+8}$  = Bit time after 8 clock pulses.

# SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8276

## ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS              | LIMITS |      |      |       | TEST CONDITIONS |       |                |         | NOTES |
|------------------------------|--------|------|------|-------|-----------------|-------|----------------|---------|-------|
|                              | MIN.   | TYP. | MAX. | UNITS | DATA INPUTS     | CLOCK | TRANS. INHIBIT | OUTPUTS |       |
| "1" Output Voltage Q         | 2.6    |      |      | V     | 2.0V            |       | 0.8V           | -800μA  | 6, 10 |
| "1" Output Voltage $\bar{Q}$ | 2.6    |      |      | V     | 0.8V            |       | 0.8V           | -800μA  | 6, 10 |
| "0" Output Voltage Q         |        |      | 0.4  | V     | 0.8V            |       | 0.8V           | 16mA    | 7, 10 |
| "0" Output Voltage $\bar{Q}$ |        |      | 0.4  | V     | 2.0V            |       | 0.8V           | 16mA    | 7, 10 |
| "0" Input Current            |        |      |      |       |                 |       |                |         |       |
| Data Input                   | -0.1   |      | -1.6 | mA    | 0.4V            |       |                |         |       |
| Clock Input                  | -0.1   |      | -1.6 | mA    |                 | 0.4V  |                |         |       |
| Inhibit Input                | -0.1   |      | -1.6 | mA    |                 |       | 0.4V           |         |       |
| "1" Input Current            |        |      |      |       |                 |       |                |         |       |
| Data Inputs                  |        |      | 40   | μA    | 4.5V            |       |                |         |       |
| Clock Input                  |        |      | 40   | μA    |                 | 4.5V  |                |         |       |
| Inhibit Input                |        |      | 40   | μA    |                 |       | 4.5V           |         |       |
| Input Voltage Rating         | 5.5    |      |      | V     | 10mA            | 10mA  | 10mA           |         |       |



$T_A = 25^\circ\text{C}$  and  $V_{CC} = 5.0\text{V}$

| CHARACTERISTICS                              | LIMITS |        |        |       | TEST CONDITIONS |       |                |         | NOTES |
|--|--------|--------|--------|-------|-----------------|-------|----------------|---------|-------|
|  | MIN.   | TYP.   | MAX.   | UNITS | DATA INPUTS     | CLOCK | TRANS. INHIBIT | OUTPUTS |       |
| Power/Current Consumption                    |        | 205/39 | 340/65 | mW/mA |                 |       |                |         | 11    |
| Transfer Rate                                | 15     | 20     |        | MHz   |                 |       |                |         |       |
| Turn-on Delay<br>(Clock to Output)           |        | 22     | 33     | ns    |                 |       |                |         | 8     |
| Turn-off Delay<br>(Clock to Output)          |        | 22     | 33     | ns    |                 |       |                |         | 8     |
| Clock Pulse Width                            | 25     |        |        | ns    |                 |       |                |         |       |
| Set Up Time (Logical)<br>"0" at A or B Input | 25     |        |        | ns    |                 |       |                |         |       |
| Set Up Time (Logical)<br>"1" at A or B Input | 25     |        |        | ns    |                 |       |                |         |       |
| Output Short Circuit Current                 | -18    |        | -55    | mA    |                 |       |                | 0V      |       |

### NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition:  
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings
- should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to  $V_{CC}$ .
- Refer to AC Test Figure.
- Manufacturer reserves the right to make design and process changes and improvements.
- Clock input is driven by a 1kHz square wave for at least 8 cycles prior to measurements.
- $V_{CC} = 5.25\text{V}$ .

## AC TEST FIGURE AND WAVEFORMS



## NOTES:

1. Unused input connected to 2.6V

2. Input pulse characteristics:

3. Setup time = 25ns  
Hold time = 0ns

## CLOCK:

Amplitude = 3.0V

 $t_r = t_f = 5\text{ns}$  max

PRR = 15 MHz, Pulse width = 25ns at 50% points

## INPUT:


Amplitude = 3.0V

 $t_r = t_f = 5\text{ns}$  max

PRR = 7.5 MHz

Pulse width = 25ns at 50% points

## TYPICAL INPUT/OUTPUT WAVEFORMS



NOTE: Input B is connected to 2.6V. Transfer Inhibit Connected to 0V



PRODUCT AVAILABLE IN 0°C TO +75°C TEMP RANGE ONLY.

REFER TO PAGE 16 FOR B AND E PACKAGE PIN CONFIGURATIONS.

### DIGITAL 8000 SERIES TTL/MSI

#### DESCRIPTION


The 8277 is a dual 8-Bit Shift Register which provides the designer with sixteen (16) bits of serial storage operating at a typical shift rate of 20MHz. Features of the 8277 are:

1. TRUE and COMPLEMENT outputs are provided on each register's eighth bit.
2. Positive edge triggering on clock input.
3. SEPARATE CLOCK lines (pins 7 and 10) for each 8-bit register are provided as well as a COMMON CLOCK line (pin 9) for all sixteen storage bits.
4. Common RESET (pin 1).
5. AND-OR gating to the input of each 8-bit register is provided to accomplish the multiplex function.
6. Direct replacement for 9328.

#### TRUTH TABLE

| D <sub>S</sub> | D <sub>0</sub> | D <sub>1</sub> | Reset | Function         |
|----------------|----------------|----------------|-------|------------------|
| 0              | 0              | x              | 1     | Shift in "0"     |
| 0              | 1              | x              | 1     | Shift in "1"     |
| 1              | x              | 0              | 1     | Shift in "0"     |
| 1              | x              | 1              | 1     | Shift in "1"     |
| x              | x              | x              | 0     | Reset "Q" to "0" |

#### LOGIC DIAGRAM



#### ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS             | LIMITS |      |         |          | TEST CONDITIONS                      |             |            |         |       |         | NOTES |
|-----------------------------|--------|------|---------|----------|--------------------------------------|-------------|------------|---------|-------|---------|-------|
|                             | MIN.   | TYP. | MAX.    | UNITS    | DATA D <sub>1</sub> , D <sub>0</sub> | DATA SELECT | CLK COMMON | CLK SEP | RESET | OUTPUTS |       |
| "1" Output Voltage (Q)      | 2.6    | 3.5  |         | V        | 2.0V                                 | 2.0V        | Pulse      | 0.8V    | 2.0V  | -800µA  | 6     |
| "1" Output Voltage (Q)      | 2.6    | 3.5  |         | V        | 0.8V                                 | 2.0V        | 0.8V       | Pulse   |       | -800µA  | 6     |
| "0" Output Voltage (Q)      |        |      | 0.4     | V        | 0.8V                                 | 0.8V        | Pulse      | 0.8V    |       | 16mA    | 7     |
| "0" Output Voltage (Q)      |        |      | 0.4     | V        | 2.0V                                 | 0.8V        | Pulse      | 0.8V    |       | 16mA    | 7     |
| "0" Input Current           |        |      |         |          |                                      |             |            |         |       |         |       |
| Data, Reset, Data Select    |        |      | -1.6    | mA       | 0.4V                                 | 0.4V        |            |         | 0.4V  |         |       |
| Clock Separate              |        |      | -1.6    |          |                                      |             |            | 0.4V    |       |         |       |
| Clock Common                |        |      | -3.2    | mA       |                                      |             | 0.4V       |         |       |         |       |
| "1" Input Current           |        |      |         |          |                                      |             |            |         |       |         |       |
| Data, Reset, Clock Separate |        |      | 40      | µA       | 4.5V                                 | 4.5V        |            | 4.5V    | 4.5V  |         |       |
| Clock Common                |        |      | 80      | µA       |                                      |             | 4.5V       |         |       |         |       |
| Power/Current Consumption   |        |      | 540/103 | mW<br>mA |                                      |             |            |         |       |         | 11    |
| Input Voltage Rating        |        |      |         |          |                                      |             |            |         |       |         |       |
| All Inputs                  | 5.5    |      |         | V        | 10mA                                 | 10mA        | 10mA       | 10mA    | 10mA  |         |       |

# SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8277

$T_A = 25^\circ C$  and  $V_{CC} = 5.0V$


| CHARACTERISTICS                                      | LIMITS |      |      |       | TEST CONDITIONS    |                |               |            |       |         | NOTES    |
|--|--------|------|------|-------|--------------------|----------------|---------------|------------|-------|---------|----------|
|  | MIN.   | TYP. | MAX. | UNITS | DATA<br>$D_1, D_0$ | DATA<br>SELECT | CLK<br>COMMON | CLK<br>SEP | RESET | OUTPUTS |          |
| Turn-on Delay<br>Clock To Output<br>Reset To Output  |        | 25   | 40   | ns    |                    |                |               |            |       |         | 10<br>10 |
| Turn-off Delay<br>Clock To Output<br>Reset To Output |        | 25   | 40   | ns    |                    |                |               |            |       |         | 10<br>10 |
| Clock Pulse Width                                    | 15     | 15   | 20   | ns    |                    |                |               |            |       |         | 10       |
| Shift Rate   |        | 20   | 30   | MHz   |                    |                |               |            |       |         | 10       |
| Data Set-up Time                                     |        | 5    | 10   | ns    |                    |                |               |            |       |         | 10       |
| Data Hold Time                                       |        |      |      |       |                    |                |               |            |       |         | 10       |

## NOTES:


1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive Logic Definitions:  
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the

- isolation diodes become forward biased.
6. Output source current is supplied through a resistor to ground.
  7. Output sink current is supplied through a resistor to  $V_{CC}$ .
  8. Manufacturer reserves the right to make design and process changes and improvements.
  9. Clock input is driven by a 1kHz square wave for at least 8 cycles prior to measurement.
  10. Refer to AC Test Figure.
  11.  $V_{CC} = 5.25V$

## AC TEST FIGURE AND WAVEFORMS



## TYPICAL APPLICATION



**Signetics****BCD DECADE COUNTER/STORAGE ELEMENT  
4-BIT BINARY COUNTER/STORAGE ELEMENT****8280  
8281**

REFER TO PAGE 17 FOR A, F AND Q PACKAGE PIN CONFIGURATIONS.

**DIGITAL 8000 SERIES TTL/MSI****DESCRIPTION**



The 8280 Decade Counter and 8281 16-State Binary Counter are four-bit subsystems providing a wide variety of counter/storage register applications with a minimum number of packages.

The 8280 Decade Counter can be connected in the familiar BCD counting mode, in a divide-by-two and divide-by-five configuration or in the Bi-Quinary mode. The Bi-Quinary mode produces a square wave output which is particularly useful in frequency synthesizer applications.

The 8281 Binary Counter may be connected as a divide-by-two, eight, or sixteen counter.

Both devices have strobed parallel-entry capability so that the counter may be set to any desired output state. A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0" level. For additional flexibility, both units are provided with a reset input which is common to all four bits. A "0" on the reset line produces "0" at all four outputs.

The counting operation is performed on the falling (negative-going) edge of the input clock pulse, however there is no restriction on the transition time since the individual binaries are level-sensitive.

**LOGIC DIAGRAMS****8280****8281**

## ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS                     | LIMITS |        |        |       | TEST CONDITIONS |             |       |         |         |          | NOTES  |
|-------------------------------------|--------|--------|--------|-------|-----------------|-------------|-------|---------|---------|----------|--------|
|                                     | MIN.   | TYP.   | MAX.   | UNITS | DATA STROBE     | DATA INPUTS | RESET | CLOCK 1 | CLOCK 2 | OUTPUTS  |        |
| "1" Output Voltage<br>(All Outputs) | 2.6    | 3.5    |        | V     | 0.8V            | 2.0V        | 2.0V  |         |         | Output A | -800μA |
| "0" Output Voltage<br>(All Outputs) |        |        | 0.4    | V     | 0.8V            | 0.8V        | 0.8V  |         |         | Output A | 16mA   |
| "0" Input Current                   |        |        |        |       |                 |             |       |         |         |          |        |
| Strobe                              | -0.1   |        | -1.6   | mA    | 0.4V            |             |       |         |         |          |        |
| Data Inputs                         | -0.1   |        | -1.2   | mA    |                 | 0.4V        |       |         |         |          |        |
| Reset                               | -0.1   |        | -3.2   | mA    |                 |             | 0.4V  |         |         |          |        |
| Clock 1                             | -0.1   |        | -3.2   | mA    |                 |             |       | 0.4V    |         |          |        |
| Clock 2 (8280)                      | -0.1   |        | -3.2   | mA    |                 |             |       |         | 0.4V    |          |        |
| Clock 2 (8281)                      | -0.1   |        | -1.6   | mA    |                 |             |       |         | 0.4V    |          |        |
| "1" Input Current                   |        |        |        |       |                 |             |       |         |         |          |        |
| Strobe                              |        |        | 40     | μA    | 4.5V            |             |       |         |         |          |        |
| Data Inputs                         |        |        | 40     | μA    |                 | 4.5V        |       |         |         |          |        |
| Reset                               |        |        | 80     | μA    |                 |             | 4.5V  |         |         |          |        |
| Clock 1                             |        |        | 80     | μA    |                 |             |       | 4.5V    |         |          |        |
| Clock 2 (8280)                      |        |        | 80     | μA    |                 |             |       |         | 4.5V    |          |        |
| Clock 2 (8281)                      |        |        | 80     | μA    |                 |             |       |         | 4.5V    |          |        |
| Power/Current Consumption           |        | 184/35 | 236/45 | mW/mA |                 |             |       |         |         |          | 12     |
| Input Voltage Rating<br>all Inputs  | 5.5    |        |        | V     | 10mA            | 10mA        | 0V    | 0V      | 0V      | 10mA     | 10     |
| Output Short Circuit Current        | -10    |        | -60    | mA    | 0V              |             |       |         |         | 0V       |        |


 $T_A = 25^\circ C$  and  $V_{CC} = 5.0V$ 

| CHARACTERISTICS                               | LIMITS |      |      |       | TEST CONDITIONS |             |       |         |         |                  | NOTES |
|---|--------|------|------|-------|-----------------|-------------|-------|---------|---------|------------------|-------|
|   | MIN.   | TYP. | MAX. | UNITS | DATA STROBE     | DATA INPUTS | RESET | CLOCK 1 | CLOCK 2 | OUTPUTS          |       |
| Clock Mode $T_{on}$ Delay<br>Bit A, B, C, D   |        | 15   | 25   | ns    |                 |             |       |         |         |                  | 11    |
| Clock Mode $T_{off}$ Delay<br>Bit A, B, C, D  |        | 15   | 25   | ns    |                 |             |       |         |         |                  | 11    |
| Data/Strobe $t_{on}$ Delay<br>Bit A, B, C, D  |        | 25   | 35   | ns    |                 |             |       |         |         |                  | 11    |
| Data/Strobe $t_{off}$ Delay<br>Bit A, B, C, D |        | 30   | 40   | ns    |                 |             |       |         |         |                  | 11    |
| Toggle Rate                                   | 20     | 25   |      | MHz   |                 |             |       |         |         |                  | 11    |
| Strobe Hold Time                              |        | 20   | 35   | ns    |                 |             |       |         |         | A <sub>OUT</sub> | 11    |
| Reset Hold Time                               |        | 20   | 35   | ns    |                 |             |       |         |         | A <sub>OUT</sub> | 11    |
| Strobe Release Time                           |        | 30   | 40   | ns    |                 |             |       |         |         | A <sub>OUT</sub> | 11    |
| Reset Release Time                            |        | 50   | 75   | ns    |                 |             |       |         |         | A <sub>OUT</sub> | 11    |


## NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND logic definition:  
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings
- Measurements apply to each output and the associated data input independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to  $V_{CC}$ .
- Manufacturer reserves the right to make design and process changes and improvements.
- Each input is tested separately.
- Refer to AC Test Figures.
- $V_{CC} = 5.25V$ .


## TYPICAL OUTPUT CHARACTERISTICS



## SCHEMATIC DIAGRAM





AC TEST FIGURES AND WAVEFORMS




NOTE: Input pulse notations apply unless otherwise specified.

TOGGLE RATE





8281



**INPUT PULSE:**  
Amplitude = 2.6V  
 $t_A = 25\text{ns}$ ,  $t_B = 25\text{ns}$ ,  
 $t_r = t_f = 5\text{ns}$  max.



CLOCK MODE  $t_{on}/t_{off}$  DELAY



1.  $t_{on}$  and  $t_{off}$  are measured from the clock input of each binary to the Q output of that binary.
2. Each Q output will be loaded with the following load circuit:

**INPUT PULSE:**  
Amplitude = 2.6V  
P.W. = 30ns  
 $t_r = t_f = 5\text{ns}$ .

## AC TEST FIGURES AND WAVEFORMS (Cont'd)



DATA/STROBE  $t_{on}/t_{off}$ 

Strobe, P.A. = 2.6V  
P.W. = 300ns, 50% to 50%  
PRR = 1 MHz  
 $t_r = t_f = 5\text{ ns}$   
Data, P.A. = 2.6V  
P.W. = 500ns  
PRR = 500 KHz  
 $t_r = t_f = 5\text{ ns}$ .

## NOTES:



1. All resistor values are in ohms.
2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent.  $f = 1 \text{ MHz}$ ,  $V_{ac} = 25 \text{ mV}_{rms}$ .
3. All diodes are 1N916.

## MINIMUM STROBE PULSE WIDTH



INPUT PULSE:  
Amplitude = 2.6V  
 $t_r = t_f = 5\text{ ns}$ .

## MINIMUM RESET PULSE WIDTH




INPUT PULSE:  
Amplitude = 2.6V  
 $t_r = t_f = 5\text{ ns}$  max.

Note: Outputs must be previously brought high by placing a "0" on the D strobe input. A pulse generator may be substituted for the switch.

AC TEST FIGURES AND WAVEFORMS (Cont'd)

STROBE/RESET RELEASE TIME




NOTES:

1. All resistor values are in ohms.
2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent.  
 $f = 1 \text{ MHz}$ ,  $V_{ac} = 25 \text{ mV}_{rms}$ .
3. All diodes are 1N916.


Clock, Strobe/Reset:  
Ampl = 2.6V  
 $t_r = t_f = 5 \text{ ns max.}$   
PRR = 1 MHz 50% Duty Cycle.

TYPICAL APPLICATIONS

VARIABLE MODULUS COUNTER



TIMING DIAGRAM



# Signetics

## BINARY HEXADECIMAL AND BCD DECADE, SYNCHRONOUS UP/DOWN COUNTERS

8284  
8285

REFER TO PAGE 17 FOR A, F AND Q PACKAGE PIN CONFIGURATIONS.

DIGITAL 8000 SERIES TTL/MSI

### DESCRIPTION

The Up/Down Counter is a monolithic MSI circuit containing gates and binaries interconnected to provide a bi-directional divide-by-ten (decade) or divide-by-sixteen (hexadecimal) result as a function of the clock input.

The output code of the decade up/down counter is the commonly used BCD (8421) code, and the output sequence generated is the binary equivalent of the decimal numbers 0 through 9.

The hexadecimal up/down counter provides the output sequence 0 through 15 which is presented in a weighted binary code (8421).


Set and Reset on the binary elements provide asynchronous entry with respect to the clock line, causing a count of "0" or "15" (8284) or of "0" or "9" (8285), and also inhibit propagation of count enable data.

Entry and propagation of data is performed in a synchronous manner with the clock line, which is active on its negative going excursion. The input from a previous stage or other source is channeled through "Carry In" and its propagation can be inhibited by the "Count Enable" line. "Carry In" and "Count Enable" input duality gives added flexibility in multiple package cascading applications.

Direction of the counter is steered from a single line (Up/Down), where a "0" level will cause a "down" count and a "1" level will accomplish an "up" count.

All Q outputs of the four binaries are brought to the outside world, together with the  $\bar{Q}$  output of the most significant binary ( $Q_4$ ) and the Carry Out.

### LOGIC DIAGRAM



**SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8284/85**

**ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)**

| CHARACTERISTICS   | LIMITS |      |      |       | TEST CONDITIONS |       |         |              |       |          |                  |  | NOTES |
|---|--------|------|------|-------|-----------------|-------|---------|--------------|-------|----------|------------------|--|-------|
|   | MIN.   | TYP. | MAX. | UNITS | SET             | RESET | UP/DOWN | COUNT ENABLE | CLOCK | CARRY IN | OUTPUTS          |  |       |
| "1" Output Voltage<br>Q <sub>1</sub> , Q <sub>4</sub> , Carry Out<br>Q <sub>2</sub> , Q <sub>3</sub> , (8284)<br>Q <sub>2</sub> , Q <sub>3</sub> (8285)<br>Q <sub>4</sub> | 2.6    |      |      | V     | 0.8V            | 2.0V  | 2.0V    |              |       | 2.0V     | -800μA           |  |       |
| "0" Output Voltage<br>Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub> , Q <sub>4</sub> and<br>Carry Out<br>Q̄ <sub>4</sub>   | 2.6    |      |      | V     | Pulse<br>2.0V   | 0.8V  | 0.8V    |              |       | 0.8V     | -800μA<br>-800μA |  |       |
| "1" Input Current<br>Carry In<br>Set<br>Reset<br>Count Enable<br>Clock and Up/Down  |        |      | 0.4  | V     | 2.0V            | 0.8V  | 2.0V    |              |       | 4.5V     | 9.6mA<br>9.6mA   |  |       |
| "0" Input Current<br>Carry In<br>Set<br>Reset<br>Count Enable<br>Clock<br>Up/Down   |        |      | 0.4  | V     | 0.8V            |       |         |              |       | 0.4V     | 0.4V             |  |       |
| Input Latch Voltage<br>Carry In<br>Reset<br>Set<br>Count Enable<br>Up/Down  | 5.5    |      | 120  | μA    | Pulse           |       |         |              |       | 10mA     | 10mA             |  |       |
| Output Short Circuit Current  | -20    |      | -70  | mA    |                 |       |         |              |       |          | 0V               |  |       |

T<sub>A</sub> = 25° C and V<sub>CC</sub> = 5.0V

| CHARACTERISTICS   | LIMITS |      |      |       | TEST CONDITIONS |       |         |              |       |          |         |  | NOTES |
|---|--------|------|------|-------|-----------------|-------|---------|--------------|-------|----------|---------|--|-------|
|   | MIN.   | TYP. | MAX. | UNITS | SET             | RESET | UP/DOWN | COUNT ENABLE | CLOCK | CARRY IN | OUTPUTS |  |       |
| Power Consumption   |        | 315  | 420  | mW    |                 |       |         |              |       |          |         |  | 12    |
| Propagation Delay   |        |      |      |       |                 |       |         |              |       |          |         |  |       |
| t <sub>on</sub> Clock to Q <sub>4</sub> & Q̄ <sub>4</sub>                 |        | 32   | 45   | ns    |                 |       |         |              |       |          |         |  | 7     |
| t <sub>on</sub> Clock to Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub> |        | 28   | 40   | ns    |                 |       |         |              |       |          |         |  | 7     |
| t <sub>off</sub> Clock to Q <sub>n</sub> , Q̄ <sub>n</sub>                |        | 25   | 35   | ns    |                 |       |         |              |       |          |         |  | 7     |
| t <sub>on</sub> Reset to Q <sub>n</sub>                                   |        | 24   | 35   | ns    |                 |       |         |              |       |          |         |  | 7     |
| t <sub>off</sub> Set to Q <sub>n</sub>                                    |        | 15   | 25   | ns    |                 |       |         |              |       |          |         |  | 7     |
| t <sub>on</sub> Reset to Q̄ <sub>n</sub>                                  |        | 32   | 45   | ns    |                 |       |         |              |       |          |         |  | 7     |
| t <sub>on</sub> Carry In to Carry Out                                     |        | 15   | 25   | ns    |                 |       |         |              |       |          |         |  | 7     |
| t <sub>off</sub> Carry In to Carry Out                                    |        | 20   | 30   | ns    |                 |       |         |              |       |          |         |  | 7     |
| Clock Min. "1" Interval   | 20     | 15   |      |       |                 |       |         |              |       |          |         |  | 7     |
| Count Rate  | 20     | 30   |      | MHz   |                 |       |         |              |       |          |         |  |       |
| Carry In, Count Enable,<br>& Up/Down Set-Up Time                          |        | 15   | 25   | ns    |                 |       |         |              |       |          |         |  |       |
| Carry In, Count Enable<br>& Up/Down Hold Time                             |        | 0    | 2    | ns    |                 |       |         |              |       |          |         |  |       |
| Set/Reset Pulse Width   |        | 20   | 25   | ns    |                 |       |         |              |       |          |         |  |       |

## NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current is defined as into the terminal referenced.
4. Positive NAND Logic Definition:  
"UP" Level = "1", "DOWN" Level = "0".
5. Output source current is supplied through a resistor to ground.
6. Output sink current is supplied through a resistor to  $V_{CC}$ .
7. Refer to AC Test Figure.
8. This test guarantees operation free of input latch-up over the specified operating supply voltage range.
9. Manufacturer reserves the right to make design and process changes and improvements.
10. Connect  $Q_4$  to count enable, set the counter (1001), and count down. The counter will halt at BCD-7 (0111).
11. Pulse is normally at +4.0 volts, falling to 0 volts for at least 100 nsec,
12.  $V_{CC} = 5.25$  volts.

## AC TEST FIGURES AND WAVEFORMS




## MODE OF OPERATION

8284 Binary Synchronous Up/Down Counter  
8285 BCD Synchronous Up/Down Counter

|                 | SET | RESET | CARRY IN | COUNT<br>ENABLE | UP/DOWN | FUNCTION       |
|-----------------|-----|-------|----------|-----------------|---------|----------------|
| A. Asynchronous |     |       |          |                 |         |                |
| 8284 Only       | 1   | 0     | X        | X               | X       | "0" (0 0 0 0)  |
| 8285 Only       | 0   | 1     | X        | X               | X       | "15" (1 1 1 1) |
| B. Synchronous  |     |       |          |                 |         |                |
|                 | 1   | 1     | 0        | X               | X       | Hold *         |
|                 | 1   | 1     | X        | 0               | X       | Hold *         |
|                 | 1   | 1     | 1        | 1               | 0       | "Down" Count * |
|                 | 1   | 1     | 1        | 1               | 1       | "Up" Count *   |



\*Function is synchronous with NEGATIVE going transition of the Clock pin.

X = don't care.

CARRY OUTCarry Out<sub>8284</sub> = Carry In ( $Q_1 Q_2 Q_3 Q_4$  UP +  $\bar{Q}_1 \bar{Q}_2 \bar{Q}_3 \bar{Q}_4$  DOWN)Carry Out<sub>8285</sub> = Carry In ( $Q_1 Q_4$  UP +  $\bar{Q}_1 \bar{Q}_2 \bar{Q}_3 \bar{Q}_4$  DOWN)CLOCK MODE ( $t_{on}$  AND  $t_{off}$ )



AC TEST FIGURES AND WAVEFORMS (Cont'd)

SET/RESET MODE ( $t_{on}$  and  $t_{off}$ )



Pulse A and B  
Pulse amplitude = 2.6V  
Pulse width (0) = 25ns  
Frequency = 5MHz  
 $t_r = t_f = 5\text{ns}$  at 10% to 90% points


CARRY IN/CARRY OUT ( $t_{on}$  and  $t_{off}$ )



Carry in pulse  
Pulse amplitude = 2.6V  
Pulse width (0) = 50ns  
Frequency = 10MHz  
 $t_r = t_f = 5\text{ns}$  at 10% to 90% points

TYPICAL APPLICATIONS

SYNCHRONOUS EXPANSION UP/DOWN COUNTERS



REFER TO PAGE 17 FOR A, F AND Q PACKAGE PIN CONFIGURATIONS.

### DIGITAL 8000 SERIES TTL/MSI

#### DESCRIPTION

The 8288 Divide by Twelve Counter is a four-bit subsystem consisting of divide by two and divide by six counters in a 14 pin package. For Divide-by-Twelve operation, output A is connected externally to the clock 2 input.

The 8288 has strobed paralleled data entry capability so that the counter may be preset to any desired output state. A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at a "0" level. For additional flexibility, the 8288 is provided with a common reset. A "0" on the reset line produces "0" at all four outputs.


The counting operation is performed on the falling (negative going) edge of the input clock pulse, however, there is no restriction on transition time since the individual binaries are level sensitive. The data strobe and reset functions are asynchronous with respect to the clock. The 8288 is compatible with all Signetics 8000 series elements.

#### TRUTH TABLE\*

| Count | OUTPUT |   |   |   |
|-------|--------|---|---|---|
|       | D      | C | B | A |
| 0     | 0      | 0 | 0 | 0 |
| 1     | 0      | 0 | 0 | 1 |
| 2     | 0      | 0 | 1 | 0 |
| 3     | 0      | 0 | 1 | 1 |
| 4     | 0      | 1 | 0 | 0 |
| 5     | 0      | 1 | 0 | 1 |
| 6     | 0      | 1 | 1 | 0 |
| 7     | 0      | 1 | 1 | 1 |
| 8     | 1      | 0 | 0 | 0 |
| 9     | 1      | 0 | 0 | 1 |
| 10    | 1      | 0 | 1 | 0 |
| 11    | 1      | 0 | 1 | 1 |

\*Connected for Divide-by-Twelve  
operation (output A connected to  
CP2)

#### LOGIC DIAGRAM



**SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8288**
**ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)**

| CHARACTERISTICS    | LIMITS |      |      |       | TEST CONDITIONS |             |       |         |         |          | NOTES |
|--------------------|--------|------|------|-------|-----------------|-------------|-------|---------|---------|----------|-------|
|                    | MIN.   | TYP. | MAX. | UNITS | DATA STROBE     | DATA INPUTS | RESET | CLOCK 1 | CLOCK 2 | OUTPUTS  |       |
| "1" Output Voltage | 2.6    | 3.5  |      | V     | 0.8V            | 2.0V        | 2.0V  |         |         | Output A | 800µA |
| "0" Output Voltage |        |      | 0.4V | V     | 0.8V            | 0.8V        | 0.8V  |         |         | Output A | 16mA  |
| "0" Input Current  |        |      |      |       |                 |             |       |         |         |          |       |
| Data Strobe        | -0.1   |      | -1.6 | mA    | 0.4V            |             | 5.25V |         |         |          |       |
| Data Inputs        | -0.1   |      | -1.2 | mA    |                 | 0.4V        |       | 0.4V    |         |          |       |
| Reset              | -0.1   |      | -3.2 | mA    | 5.25V           |             |       |         |         |          |       |
| Clock 1            | -0.1   |      | -3.2 | mA    |                 |             |       | 0.4V    |         |          |       |
| Clock 2            | -0.1   |      | -1.6 | mA    |                 |             |       |         | 0.4V    |          |       |
| "1" Input Current  |        |      |      |       |                 |             |       |         |         |          |       |
| Data Strobe        |        |      | 40   | µA    | 4.5V            |             | 0V    |         |         |          |       |
| Data Input         |        |      | 40   | µA    |                 | 4.5V        |       | 4.5     |         |          |       |
| Reset              |        |      | 80   | µA    |                 |             |       | 4.5V    |         |          |       |
| Clock 1            |        |      | 80   | µA    |                 |             |       |         | 4.5V    |          |       |
| Clock 2            |        |      | 80   | µA    |                 |             |       |         |         |          |       |


 **$T_A = 25^\circ C$  and  $V_{CC} = 5.0V$** 

| CHARACTERISTICS                               | LIMITS |        |       |       | TEST CONDITIONS |             |       |         |          |         | NOTES |
|---|--------|--------|-------|-------|-----------------|-------------|-------|---------|----------|---------|-------|
|   | MIN.   | TYP.   | MAX.  | UNITS | DATA STROBE     | DATA INPUTS | RESET | CLOCK 1 | CLOCK 2  | OUTPUTS |       |
| Clock Mode $t_{on}$ Delay<br>Bit A, B, C, D   |        | 15     | 25    | ns    |                 |             |       |         |          |         | 9     |
| Clock Mode $t_{off}$ Delay<br>Bit A, B, C, D  |        | 15     | 25    | ns    |                 |             |       |         |          |         | 9     |
| Data/Strobe $t_{on}$ Delay<br>Bit A, B, C, D  |        | 25     | 35    | ns    |                 |             |       |         |          |         | 9     |
| Data/Strobe $t_{off}$ Delay<br>Bit A, B, C, D |        | 30     | 40    | ns    |                 |             |       |         |          |         | 9     |
| Toggle Rate                                   | 20     | 25     |       | MHz   |                 |             |       |         |          |         | 9     |
| Strobe Hold Time                              |        | 25     | 35    | ns    |                 | 0.8V        | 2.0V  | 2.0V    | Output A |         |       |
| Reset Hold Time                               |        | 20     | 35    | ns    | 2.0V            | 0.8V        |       | 2.0V    | Output A |         |       |
| Strobe Release Time                           |        | 30     | 40    | ns    |                 |             |       |         |          |         |       |
| Reset Release Time                            |        | 50     | 75    | ns    |                 |             | 0V    | 0V      | 0V       |         |       |
| Power/Current Consumption                     | 184/35 | 236/45 | mW/mA |       |                 |             |       |         |          |         | 11    |
| Input Voltage Rating                          |        |        |       |       |                 |             |       |         |          |         |       |
| Data Strobe                                   | 5.5    |        |       | V     | 10mA            |             |       |         |          |         |       |
| Data Inputs                                   | 5.5    |        |       | V     |                 | 10mA        |       |         |          |         |       |
| Reset   | 5.5    |        |       | V     |                 |             | 10mA  |         |          |         |       |
| Output Short Circuit Current                  | -10    |        | -60   | mA    | 0V              |             |       |         | 0V       |         |       |


## NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive NAND Logic definition:  
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Measurements apply to each output and the associated data input independently.
7. Output source current is supplied through a resistor to ground.
8. Output sink current is supplied through a resistor to  $V_{CC}$ .
9. Refer to AC Test Figures.
10. Manufacturer reserves the right to make design and process changes and improvements.
11.  $V_{CC} = 5.25$  volts.

## SCHEMATIC DIAGRAM





## AC TEST FIGURES AND WAVEFORMS



NOTE: Input pulse notations apply unless otherwise specified.



AC TEST FIGURES AND WAVEFORMS (Cont'd)

TOGGLE RATE



INPUT PULSE:  
Amplitude = 3.4V  
 $t_A = 100\text{ns}$   
 $t_r = 20\text{ns}$   
 $t_B = 300\text{ns}$



CLOCK MODE  $t_{on}/t_{off}$  DELAY



1.  $t_{on}$  and  $t_{off}$  are measured from the clock input of each binary to the Q output of that binary.
2. Each Q output will be loaded with the following load circuit:

INPUT PULSE:  
Amplitude = 2.6V  
P.W. = 30ns  
 $t_r = t_f = 5\text{ns}$



## AC TEST FIGURES AND WAVEFORMS (Cont'd)

DATA/STROBE  $t_{on}$   $t_{off}$ 

## NOTES:

1. All resistor values are in ohms.
2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent.  
 $f = 1\text{MHz}$ ,  $V_{ac} = 25\text{ mF rms}$
3. All diodes are 1N914.

## STROBE HOLD TIME




- A With all outputs initially "0", output shall have a "0" to "1" transition.  
 B With all outputs initially "1", outputs shall have a "1" to "0" transition.

Amplitude = 2.6V (from Pulse Generator)  
 $t_r = t_f = 50\text{ ns}$


## AC TEST FIGURES AND WAVEFORMS (Cont'd)

## MINIMUM RESET PULSE WIDTH



**INPUT PULSE:**  
Amplitude =  $2.6\text{V}$   
 $t_r = t_f = 5\text{ns}$  max.  
Note: Outputs must be previously brought high by placing a "0" on the D strobe input.  
A pulse generator may be substituted for the switch.

## STROBE/RESET RELEASE TIME



Clock, Strobe/Reset Amplitude =  $2.6\text{V}$   
 $t_r = t_f = 5\text{ns}$  max. PRR =  $1\text{MHz}$  50% Duty Cycle.

## NOTES:

- All resistor values are in ohms.
- All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent.  $f = 1\text{MHz}$ ,  $V_{ac} = 25\text{mV}_{rms}$
- All diodes are 1N916.

REFER TO PAGE 17 FOR A, F AND Q PACKAGE PIN CONFIGURATIONS.

### DIGITAL 8000 SERIES TTL/MSI

#### DESCRIPTION

The 8290 Decade Counter and 8291 Binary Counter are high speed devices providing a wide variety of counter/storage register applications with a minimum number of packages.

The 8290 Decade Counter can be connected in the familiar BCD counting mode, in a divide-by-two and divide-by-five configuration or in the Bi-Quinary mode. The Bi-Quinary mode produces a square wave output which is particularly useful in frequency synthesizer applications.

The 8291 Binary Counter may be connected as a divide-by-two, four, eight, or sixteen counter.

Both devices have strobed parallel-entry capability so that the counter may be set to any desired output state. A "1"

or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0" level. For additional flexibility, both units are provided with a reset input which is common to all four bits. A "0" on the reset lines produces "0" at all four outputs.

The counting operation is performed on the falling (negative going) edge of the input clock pulse.


Triggering requirements are compatible with any of the 8000 Series elements.

The various counter arrangements, as well as additional applications suggestions may be found in the Signetics Handbook "DESIGNING WITH MSI—Counters and Shift Registers Vol. 1.

#### LOGIC DIAGRAMS AND TRUTH TABLES

8290


| Bi-Quinary (5-2) |                |                |                |                |
|------------------|----------------|----------------|----------------|----------------|
| Input            | A <sub>0</sub> | B <sub>0</sub> | C <sub>0</sub> | D <sub>0</sub> |
| 0                | 0              | 0              | 0              | 0              |
| 1                | 1              | 0              | 0              | 0              |
| 2                | 0              | 1              | 0              | 0              |
| 3                | 1              | 1              | 0              | 0              |
| 4                | 0              | 0              | 1              | 0              |
| 5                | 0              | 0              | 0              | 1              |
| 6                | 1              | 0              | 0              | 1              |
| 7                | 0              | 1              | 0              | 1              |
| 8                | 1              | 1              | 0              | 1              |
| 9                | 0              | 0              | 1              | 1              |



| Decade (BCD) |                |                |                |                |
|--------------|----------------|----------------|----------------|----------------|
| Input        | A <sub>0</sub> | B <sub>0</sub> | C <sub>0</sub> | D <sub>0</sub> |
| 0            | 0              | 0              | 0              | 0              |
| 1            | 1              | 0              | 0              | 0              |
| 2            | 0              | 1              | 0              | 0              |
| 3            | 1              | 1              | 0              | 0              |
| 4            | 0              | 0              | 1              | 0              |
| 5            | 1              | 0              | 0              | 1              |
| 6            | 0              | 1              | 1              | 0              |
| 7            | 1              | 1              | 1              | 0              |
| 8            | 0              | 0              | 0              | 1              |
| 9            | 1              | 0              | 0              | 1              |

8291

| Binary |                |                |                |                |
|--------|----------------|----------------|----------------|----------------|
| Input  | A <sub>0</sub> | B <sub>0</sub> | C <sub>0</sub> | D <sub>0</sub> |
| 0      | 0              | 0              | 0              | 0              |
| 1      | 1              | 0              | 0              | 0              |
| 2      | 0              | 1              | 0              | 0              |
| 3      | 1              | 1              | 0              | 0              |
| 4      | 0              | 0              | 1              | 0              |
| 5      | 1              | 0              | 1              | 0              |
| 6      | 0              | 1              | 1              | 0              |
| 7      | 1              | 1              | 1              | 0              |
| 8      | 0              | 0              | 0              | 1              |
| 9      | 1              | 0              | 0              | 1              |
| 10     | 0              | 1              | 0              | 1              |
| 11     | 1              | 1              | 0              | 1              |
| 12     | 0              | 0              | 1              | 1              |
| 13     | 1              | 0              | 1              | 1              |
| 14     | 0              | 1              | 1              | 1              |
| 15     | 1              | 1              | 1              | 1              |



## ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS                | LIMITS |      |      |       | TEST CONDITIONS |             |       |         |         |         | NOTES |
|--------------------------------|--------|------|------|-------|-----------------|-------------|-------|---------|---------|---------|-------|
|                                | MIN.   | TYP. | MAX. | UNITS | DATA STROBE     | DATA INPUTS | RESET | CLOCK 1 | CLOCK 2 | OUTPUTS |       |
| "1" Output Voltage             | 2.6    | 3.5  |      | V     | 0.8V            | 2.0V        | 2.0V  |         |         | -200µA  | 6, 8  |
| "0" Output Voltage             |        |      | 0.4  | V     | 0.8V            | 0.8V        | 0.8V  |         |         | 9.6mA   | 6, 9  |
| "0" Input Current              |        |      |      |       |                 |             |       |         |         |         |       |
| Data Strobe                    | -0.1   |      | -1.6 | mA    | 0.4             |             | 5.25V |         |         |         |       |
| Data Inputs                    | -0.1   |      | -1.2 | mA    |                 | 0.4         |       |         |         |         |       |
| Reset                          | -0.1   |      | -2.8 | mA    | 5.25V           |             | 0.4   |         |         |         |       |
| Clock 1                        | -0.1   |      | -4.8 | mA    | 5.25V           |             |       | 0.4     |         |         |       |
| Clock 2 (8290)                 | -0.1   |      | -4.8 | mA    | 5.25V           |             |       |         | 0.4     |         |       |
| Clock 2 (8291)                 | -0.1   |      | -2.4 | mA    | 5.25V           |             |       |         | 0.4     |         |       |
| "1" Input Current              |        |      |      |       |                 |             |       |         |         |         |       |
| Data Strobe                    |        |      | 40   | µA    | 4.5V            |             | 0.0V  |         |         |         |       |
| Data Inputs                    |        |      | 40   | µA    |                 | 4.5V        | 4.5V  |         |         |         |       |
| Reset                          |        |      | 80   | µA    | 0.0V            |             |       | 4.5V    |         |         |       |
| Clock 1                        |        |      | 80   | µA    | 0.0V            |             |       |         | 4.5V    |         |       |
| Clock 2 (8290)                 |        |      | 120  | µA    | 0.0V            |             |       |         | 4.5V    |         |       |
| Clock 2 (8291)                 |        |      | 80   | µA    | 0.0V            |             |       |         | 4.5V    |         |       |
| Output Short Circuit Current A | -20    |      | -70  | mA    |                 |             |       |         |         | 0.0V    | 13    |
| B, C, D                        | -10    |      | -60  | mA    | 0.0V            |             |       |         |         | 0.0V    | 13    |
| Input Voltage Rating           |        |      |      |       |                 |             |       |         |         |         |       |
| Data Strobe                    | 5.5    |      |      | V     | 10mA            |             |       |         |         |         |       |
| Clock 1 & 2                    | 5.5    |      |      | V     |                 |             |       |         |         |         |       |
| Data Inputs                    | 5.5    |      |      | V     |                 |             |       |         |         |         |       |
| Reset                          | 5.5    |      |      | V     |                 |             |       |         |         |         |       |


 $T_A = 25^\circ\text{C}$  and  $V_{CC} = 5.0\text{V}$ 

| CHARACTERISTICS                            | LIMITS       |              |      |           | TEST CONDITIONS |             |       |         |         |                  | NOTES |
|--|--------------|--------------|------|-----------|-----------------|-------------|-------|---------|---------|------------------|-------|
|  | MIN.         | TYP.         | MAX. | UNITS     | DATA STROBE     | DATA INPUTS | RESET | CLOCK 1 | CLOCK 2 | OUTPUTS          |       |
| Power Consumption/<br>Supply Current       | 190/<br>36.5 | 255/<br>48.5 |      | mW/<br>mA |                 |             | 0.0V  | 0.0V    | 0.0V    |                  | 13    |
| Strobe Pulse Width                         | 15           |              |      | ns        |                 |             |       |         |         | A <sub>OUT</sub> | 9     |
| Reset Pulse Width                          | 25           |              |      | ns        |                 |             |       |         |         | A <sub>OUT</sub> | 9     |
| Strobe/Reset Release Time                  | 20           |              |      | ns        |                 |             |       |         |         | A <sub>OUT</sub> | 9     |
| Clock Mode $t_{on}$ Delay<br>Bit A         | 12           | 25           |      | ns        |                 |             |       |         |         |                  | 9     |
| Bits B, C, D                               | 15           | 30           |      | ns        |                 |             |       |         |         |                  | 9     |
| Clock Mode $t_{off}$ Delay<br>Bit A        | 12           | 23           |      | ns        |                 |             |       |         |         |                  | 9     |
| Bits B, C, D                               | 15           | 25           |      | ns        |                 |             |       |         |         |                  | 9     |
| Strobed Data $t_{on}$ Delay<br>(All Bits)  | 31           | 42           |      | ns        |                 |             |       |         |         |                  | 9     |
| Strobed Data $t_{off}$ Delay<br>(All Bits) | 33           | 42           |      | ns        |                 |             |       |         |         |                  | 9     |
| Toggle Rate                                | 40           | 60           | 75   | MHz       |                 |             |       |         |         |                  | 9     |
| Clock Mode Switching Test                  |              |              |      | ns        |                 |             |       |         |         |                  | 9, 11 |


## NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition:  
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each output and the associated data input independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to  $V_{CC}$ . Refer to AC Test Figures.
- Manufacturer reserves the right to make design and process changes and improvements.
- This test guarantees the device will reliably trigger on a pulse with 75ns fall-time.
- Not more than one output should be shorted at a time.
- $V_{CC} = 5.25\text{V}$ .

## SCHEMATIC DIAGRAM





## AC TEST FIGURES AND WAVEFORMS



AC TEST FIGURES AND WAVEFORMS (Cont'd)

STROBED DATA  $t_{on}/t_{off}$  DELAY





STROBE, PA = 2.6V  
PW = 300ns, 50% to 50%  
PRR = 1MHz  
 $t_r = t_f = 5\text{ns}$

DATA, PA = 2.6V  
PW = 500ns, 50% to 50%  
PRR = 500kHz  
 $t_r = t_f = 5\text{ns}$


CLOCK MODE SWITCHING TEST

8290





8291

INPUT PULSE:  
Amplitude = 3.4V  
PW = 100ns, 50% to 50%  
PRR = 2.5MHz  
 $t_r = 20\text{ns}, t_f = 75\text{ns}$



## AC TEST FIGURES AND WAVEFORMS (Cont'd)

## MINIMUM STROBE PULSE WIDTH





## INPUT PULSE:

Amplitude = 2.6V

 $t_r = t_f = 5\text{ ns}$ 

## MINIMUM RESET PULSE WIDTH



## INPUT PULSE:



Amplitude = 2.6V

 $t_r = t_f = 5\text{ ns}$ .


Note: Outputs must be previously brought high by placing a "0" on the D strobe input. A pulse generator may be substituted for the switch.

## AC TEST FIGURES AND WAVEFORMS (Cont'd)



## TOGGLE RATE



**INPUT PULSE:**  
Amplitude = 2.6V  
 $t_r = t_f = 5\text{ ns}$  max.  
PRR = 40MHz, 50% duty cycle.



## STROBE/RESET RELEASE TIME



## NOTES:

1. All resistor values are in ohms.
2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent.  $f = 1\text{ MHz}$ ,  $V_{ac} = 25\text{ mV rms}$ .
3. All diodes are 1N916.
4.  $R1 = 20\text{k}$ ,  $R2 = 146\Omega$ ,  $C1 = 30\text{pF}$ .

REFER TO PAGE 18 FOR A, F AND Q PACKAGE PIN CONFIGURATIONS.

### DIGITAL 8000 SERIES TTL/MSI

#### DESCRIPTION

The 8292 Decade Counter and 8293 Binary Counter are low power devices providing a wide variety of counter/storage register applications with a minimum number of packages.

The 8292 Decade Counter can be connected in the familiar BCD counting mode, in a divide-by-two and divide-by-five configuration or in the Bi-Quinary mode. The Bi-Quinary mode produces a square wave output which is particularly useful in frequency synthesizer applications.

The 8293 Binary Counter may be connected as a divide-by-two, four, eight, or sixteen counter.

Both devices have strobed parallel-entry capability so that the counter may be set to any desired output state, A "1"

or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0" level. For additional flexibility, both units are provided with a reset input which is common to all four bits. A "0" on the reset line produces "0" at all four outputs.


The counting operation is performed on the falling (negative-going) edge of the input clock pulse.

Triggering requirements are compatible with any of the 8000 Series elements.


The various counter arrangements, as well as additional applications suggestions may be found in the Signetics handbook "DESIGNING WITH MSI." Counters and Shift Registers, Volume I.

#### LOGIC DIAGRAMS AND TRUTH TABLES

| Bi-Quinary (5-2) |                |                |                |                |
|------------------|----------------|----------------|----------------|----------------|
| Input            | B <sub>0</sub> | C <sub>0</sub> | D <sub>0</sub> | A <sub>0</sub> |
| 0                | 0              | 0              | 0              | 0              |
| 1                | 1              | 0              | 0              | 0              |
| 2                | 0              | 1              | 0              | 0              |
| 3                | 1              | 1              | 0              | 0              |
| 4                | 0              | 0              | 1              | 0              |
| 5                | 0              | 0              | 0              | 1              |
| 6                | 1              | 0              | 0              | 1              |
| 7                | 0              | 1              | 0              | 1              |
| 8                | 1              | 1              | 0              | 1              |
| 9                | 0              | 0              | 1              | 1              |



| Binary |                |                |                |                |
|--------|----------------|----------------|----------------|----------------|
| Input  | A <sub>0</sub> | B <sub>0</sub> | C <sub>0</sub> | D <sub>0</sub> |
| 0      | 0              | 0              | 0              | 0              |
| 1      | 1              | 0              | 0              | 0              |
| 2      | 0              | 1              | 0              | 0              |
| 3      | 1              | 1              | 0              | 0              |
| 4      | 0              | 0              | 1              | 0              |
| 5      | 1              | 0              | 1              | 0              |
| 6      | 0              | 1              | 1              | 0              |
| 7      | 1              | 1              | 1              | 0              |
| 8      | 0              | 0              | 0              | 1              |
| 9      | 1              | 0              | 0              | 1              |
| 10     | 0              | 1              | 0              | 1              |
| 11     | 1              | 1              | 0              | 1              |
| 12     | 0              | 0              | 1              | 1              |
| 13     | 1              | 0              | 1              | 1              |
| 14     | 0              | 1              | 1              | 1              |
| 15     | 1              | 1              | 1              | 1              |



## ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS              | LIMITS |      |      |       | TEST CONDITIONS |             |       |         |         |                  | NOTES  |
|------------------------------|--------|------|------|-------|-----------------|-------------|-------|---------|---------|------------------|--------|
|                              | MIN.   | TYP. | MAX. | UNITS | DATA STROBE     | DATA INPUTS | RESET | CLOCK 1 | CLOCK 2 | OUTPUTS          |        |
| "1" Output Voltage           | 2.6    | 3.5  |      | V     | 0.8V            | 2.0V        | 2.0V  |         |         | A <sub>OUT</sub> | -100μA |
| "0" Output Voltage           |        |      | 0.4  | V     | 0.8V            | 0.8V        | 0.8V  |         |         | A <sub>OUT</sub> | 3.2mA  |
| "0" Input Current            |        |      |      |       |                 |             |       |         |         |                  |        |
| Data Strobe                  | -0.1   |      | -0.4 | mA    | 0.4V            |             | 5.25V |         |         |                  |        |
| Data Inputs                  | -0.1   |      | -0.4 | mA    |                 | 0.4V        |       | 0.4V    |         |                  |        |
| Reset                        | -0.1   |      | -0.6 | mA    | 5.25V           |             |       |         |         |                  |        |
| Clock 1                      | -0.1   |      | -0.6 | mA    | 5.25V           |             |       | 0.4V    |         |                  |        |
| Clock 2 (8292)               | -0.1   |      | -1.2 | mA    | 5.25V           |             |       |         | 0.4V    |                  |        |
| Clock 2 (8293)               | -0.1   |      | -0.6 | mA    | 5.25V           |             |       |         | 0.4V    |                  |        |
| "1" Input Current            |        |      |      |       |                 |             |       |         |         |                  |        |
| Data Strobe                  |        |      | 20   | μA    | 4.5V            |             | 0.0V  |         |         |                  |        |
| Data Inputs                  |        |      | 20   | μA    |                 | 4.5V        |       | 4.5V    |         |                  |        |
| Reset                        |        |      | 40   | μA    | 0.0V            |             |       |         |         |                  |        |
| Clock 1                      |        |      | 40   | μA    | 0.0V            |             |       | 4.5V    |         |                  |        |
| Clock 2 (8292)               |        |      | 80   | μA    | 0.0V            |             |       |         | 4.5V    |                  |        |
| Clock 2 (8293)               |        |      | 40   | μA    | 0.0V            |             |       |         | 4.5V    |                  |        |
| Output Short Circuit Current | -5     |      | -45  | mA    | 0.0V            |             |       |         |         | 0.0V             |        |
| Input Voltage Rating         |        |      |      |       |                 |             |       |         |         |                  |        |
| Data Strobe                  |        |      |      |       | 10mA            |             |       |         |         |                  |        |
| Clock 1 and 2                | 5.5    |      |      | V     |                 |             |       | 10mA    |         | 10mA             |        |
| Data Inputs                  | 5.5    |      |      | V     |                 |             |       |         |         |                  |        |
| Reset                        | 5.5    |      |      | V     |                 |             |       |         |         |                  |        |



 $T_A = 25^\circ C$  and  $V_{CC} = 5.0V$ 

| CHARACTERISTICS                            | LIMITS |             |           |           | TEST CONDITIONS |             |       |         |         |                  | NOTES |
|--|--------|-------------|-----------|-----------|-----------------|-------------|-------|---------|---------|------------------|-------|
|  | MIN.   | TYP.        | MAX.      | UNITS     | DATA STROBE     | DATA INPUTS | RESET | CLOCK 1 | CLOCK 2 | OUTPUTS          |       |
| Power/Current Consumption                  |        | 52.5/<br>10 | 69/<br>55 | mw/<br>mA |                 |             | 0.0V  | 0.0V    | 0.0V    |                  |       |
| Clock Mode $t_{on}$ Delay<br>(All Bits)    |        | 37          | 55        | ns        |                 |             |       |         |         |                  |       |
| Clock Mode $t_{off}$ Delay<br>(All Bits)   |        | 32          | 55        | ns        |                 |             |       |         |         |                  |       |
| Strobed Data $t_{on}$ Delay<br>(All Bits)  |        | 80          | 100       | ns        |                 |             |       |         |         |                  |       |
| Strobed Data $t_{off}$ Delay<br>(All Bits) |        | 80          | 100       | ns        |                 |             |       |         |         |                  |       |
| Clock Mode Switching Test                  |        |             | 75        | ns        |                 |             |       |         |         |                  |       |
| Strobe Pulse Width                         | 60     | 75          | ns        |           |                 | 0.8V        |       | 2.0V    | 2.0V    | A <sub>OUT</sub> |       |
| Reset Pulse Width                          | 45     | 60          | ns        |           |                 | 2.0V        | 2.0V  | 2.0V    |         | A <sub>OUT</sub> |       |
| Strobe/Reset Release Time                  | 80     |             | ns        |           |                 |             |       |         |         | A <sub>OUT</sub> |       |
| Toggle Rate                                | 5      | 10          | MHz       |           |                 |             |       |         |         |                  |       |

## NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic Definition:  
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each output and the associated data input independently.
- Not more than one output should be shorted at a time.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to  $V_{CC}$ . Refer to AC Test Figure.
- Manufacturer reserves the right to make design and process changes and improvements.
- This test guarantees the device will reliably trigger on a pulse with a 75ns fall-time or less.
- $V_{CC} = 5.25$  volts.

## AC TEST FIGURES AND WAVEFORMS

CLOCK MODE  $t_{on}/t_{off}$  DELAY

## INPUT PULSE:

Amplitude = 2.6V



P.W. = 30ns, 50% to 50%

 $t_r = t_f = 5\text{ ns}$ 

PRR = 1MHz

## NOTE:

1.  $t_{on}$  and  $t_{off}$  are measured from the clock input of each binary to the Q output of that binary.

STROBED DATA  $t_{on}/t_{off}$  DELAY

## Strobe,

P.A. = 2.6V

P.W. = 300ns, 50% to 50%

PRR = 1MHz

 $t_r = t_f = 5\text{ ns}$ 

## Data,

P.A. = 2.6V




P.W. = 500ns, 50% to 50%

PRR = 500KHz

 $t_r = t_f = 5\text{ ns}$



AC TEST FIGURES AND WAVEFORMS (Cont'd)

CLOCK MODE SWITCHING TEST



INPUT PULSE:  
 Amplitude = 3.4V  
 P.W. = 100ns, 50% to 50%  
 PRR = 2.5MHz  
 $t_r = 20\text{ ns}$   
 $t_f = 75\text{ ns}$



MINIMUM STROBE PULSE WIDTH



INPUT PULSE:  
 Amplitude = 2.6V  
 $t_r = t_f = 5\text{ ns max.}$




## AC TEST FIGURES AND WAVEFORMS (Cont'd)

## MINIMUM RESET PULSE WIDTH



**INPUT PULSE:**  
Amplitude 2.6V  
 $t_r = t_f = 5\text{ns}$  max.  
NOTE: Outputs must be previously brought high by placing a "Q" on the D strobe input. A pulse generator may be substituted for the switch.



## TOGGLE RATE



**INPUT PULSE:**  
Amplitude = 2.6V  
PRR = 5MHz, 50% duty cycle  
 $t_r = t_f = 5\text{ns}$  max.

## AC TEST FIGURES AND WAVEFORMS (Cont'd)

## STROBE/RESET RELEASE TIME



CLOCK, STROBE/RESET:  
 Amplitude = 2.6V  
 PRR = 1MHz, 50% duty cycle  
 $t_r = t_f = 5\text{ns}$  max.

## NOTES:

1. All resistor values are in ohms.
2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent,  $f = 1\text{MHz}$ ,  $V_{ac} = 25\text{mV}_{rms}$ .
3. All diodes are 1N916.

REFER TO PAGE 18 FOR B AND E PACKAGE PIN CONFIGURATIONS.


### DIGITAL 8000 SERIES TTL/MSI

#### DESCRIPTION

The 8T01 Nixie\* Decoder/Driver is a one-out-of-ten decoder which has been designed to provide the necessary high voltage characteristics required for driving gas-filled cold-cathode indicator tubes.

It may also be utilized in driving relays or other high voltage interface circuitry. The element is designed using

#### LOGIC DIAGRAM



TTL techniques and is therefore completely compatible with DTL and TTL elements.

The specially designed output drivers provide the necessary stable output state. There are no input codes where all outputs are "off" or where more than one output can be turned "on."

#### TRUTH TABLE

| INPUT |   |   |   | OUTPUT<br>ON |
|-------|---|---|---|--------------|
| D     | C | B | A |              |
| 0     | 0 | 0 | 0 | 0            |
| 0     | 0 | 0 | 1 | 1            |
| 0     | 0 | 1 | 0 | 2            |
| 0     | 0 | 1 | 1 | 3            |
| 0     | 1 | 0 | 0 | 4            |
| 0     | 1 | 0 | 1 | 5            |
| 0     | 1 | 1 | 0 | 6            |
| 0     | 1 | 1 | 1 | 7            |
| 1     | 0 | 0 | 0 | 8            |
| 1     | 0 | 0 | 1 | 9            |
| 1     | 0 | 1 | 0 | 8            |
| 1     | 1 | 0 | 0 | 9            |
| 1     | 1 | 1 | 0 | 8            |
| 1     | 1 | 1 | 1 | 9            |


#### ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS             | LIMITS |      |      |         | TEST CONDITIONS |         |
|-----------------------------|--------|------|------|---------|-----------------|---------|
|                             | MIN.   | TYP. | MAX. | UNITS   | INPUTS          | OUTPUTS |
| "1" Output Voltage          | 68     |      |      | V       | 0.8V            | 1.0mA   |
| "0" Output Voltage          |        |      | 2.75 | V       | 2.3V            | 5.0mA   |
| "1" Input Current           |        |      | 40   | $\mu$ A | 4.5V            |         |
| "0" Input Current (A and D) |        |      | -0.9 | mA      | 0.4V            |         |
| "0" Input Current (B and C) |        |      | -1.8 | mA      | 0.4V            |         |
| Power Consumption           |        | 60   |      | mW      |                 |         |


#### NOTES:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with Pin 8 tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition:
- "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Manufacturer reserves the right to make design and process changes and improvements.
- S8T01B operating temperature range is  $-20^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

SCHEMATIC DIAGRAM



TYPICAL APPLICATIONS



8T01 is used to decode output of 8280 or 8281 counter  
and drive NIXIE\* indicator tubes.  
An 8275 Quad-Latch is used as an intermediate storage register.

REFER TO PAGE 18 FOR B, E AND R PACKAGE PIN CONFIGURATIONS.

DIGITAL 8000 SERIES TTL/MSI

### DESCRIPTION


The 8T04 consists of the necessary logic to decode a 4-bit BCD code to seven segment (0 through 9) readout, as well as some selected signs and letters.

Incorporated in this device is a blanking circuit which turns all segments off when activated. The blanking circuit allows suppression of all numerically insignificant zeros, thereby presenting an easily read display.

Also included is the necessary circuitry to implement suppression of leading and/or trailing zeros. A Lamp Test control is provided to turn all segments on. The Lamp Test allows the viewer to check the validity of the display lamps.

High performance bare collector output transistors are used in the 8T04 for directly driving incandescent lamps or common anode LED displays.

### LOGIC DIAGRAM




## ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS                  | LIMITS |      |             |         | TEST CONDITIONS |              |               |                  |              | NOTES        |
|----------------------------------|--------|------|-------------|---------|-----------------|--------------|---------------|------------------|--------------|--------------|
|                                  | MIN.   | TYP. | MAX.        | UNITS   | LT              | RBI          | RBO<br>B1     | DRIVEN<br>INPUTS | OUTPUTS      |              |
| "1" Output Voltage RBO           | 3.1    |      |             | V       |                 |              | -160 $\mu$ A  |                  |              | 7, 9         |
| "0" Output Voltage RBO A-G       |        |      | 0.4<br>0.50 | V<br>V  | 0.4V            | 0.8V<br>0.4V | 4.8mA<br>0.4V | 0.8V             | 40mA<br>6.0V | 8, 9<br>8, 9 |
| "1" Output Leakage Current (A-G) |        |      | 100         | $\mu$ A |                 | 0.8V         |               |                  |              | 9, 10        |
| "1" Input Current RBI            |        |      | 40          | $\mu$ A |                 | 4.5V         |               |                  |              |              |
| LT                               |        |      | 160         | $\mu$ A | 4.5V            | 4.5V         | 4.5V          | 4.5V             |              |              |
| All Other Inputs                 |        |      | 80          | $\mu$ A |                 |              |               |                  |              |              |
| "0" Input Current RBI            |        | -.1  | -1.2        | mA      |                 | 0.4V         |               |                  |              |              |
| BI                               |        | -.1  | -2.2        | mA      |                 |              | 0.4V          |                  |              |              |
| LT                               |        | -.1  | -10         | mA      | 0.4V            |              |               |                  |              |              |
| All Other Inputs                 |        | -.1  | -1.6        | mA      | 0.4V            |              |               |                  |              |              |
| Input Latch Voltage              |        | 5.5  |             | V       |                 |              | 10mA          | 0.4V             |              | 11           |
| Power/Current Consumption:       |        |      |             |         |                 |              |               |                  |              |              |
| "S" Temperature Range            |        |      | 394/75      | mW/mA   |                 |              |               |                  |              | 13           |
| "N" Temperature Range            |        |      | 446/85      | mW/mA   |                 |              |               |                  |              | 13           |

## NOTES:


1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current is defined as into the terminal referenced.
4. Positive NAND Logic Definition:  
"UP" Level = "1", "DOWN" = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Measurements apply to each gate element independently.
7. Output source current is supplied through a resistor to ground.
8. Output sink current is supplied through a resistor to  $V_{CC}$ .
9. See truth table: "1" Threshold = 2.0V for a,b,c,d.  
"0" Threshold = 0.8V for a,b,c,d.
10. Connect an external 1k  $\pm$ 1% resistor to the output for this test.
11. This test guarantees operation free of input latch-up over the specified operating supply voltage range.
12. Manufacturer reserves the right to make design and process changes and improvements.
13.  $V_{CC}$  = 5.25V..

## TEST FIGURE FOR "0" OUTPUT VOLTAGE



Each output is tested separately in the ON state.

## SCHEMATIC DIAGRAM



## TRUTH TABLE

| INPUTS     |   |           |     | BI/RBO | OUTPUTS      |      |   |   |   |   |   | DISPLAY CHARACTER |   |     |
|------------|---|-----------|-----|--------|--------------|------|---|---|---|---|---|-------------------|---|-----|
| INPUT CODE |   | LAMP TEST | RBI |        | OUTPUT STATE |      |   |   |   |   |   |                   |   |     |
| d          | c | b         | a   | LT     |              | NOTE | A | B | C | D | E | F                 | G |     |
| X          | X | X         | X   | 0      | X            | X    | 0 | 0 | 0 | 0 | 0 | 0                 | 0 | 8   |
| X          | X | X         | X   | 1      | X            | 0    | 1 | 1 | 1 | 1 | 1 | 1                 | 1 | BLK |
| 0          | 0 | 0         | 0   | 1      | 0            | 0    | 1 | 1 | 1 | 1 | 1 | 1                 | 1 | BLK |
| 0          | 0 | 0         | 0   | 1      | 1            | 1    | 0 | 0 | 0 | 0 | 0 | 0                 | 1 | 0   |
| 0          | 0 | 0         | 1   | 1      | X            | 1    | 1 | 0 | 0 | 1 | 1 | 1                 | 1 | 1   |
| 0          | 0 | 1         | 0   | 1      | X            | 1    | 0 | 0 | 1 | 0 | 0 | 1                 | 0 | 2   |
| 0          | 0 | 1         | 1   | 1      | X            | 1    | 0 | 0 | 0 | 0 | 1 | 1                 | 0 | 3   |
| 0          | 1 | 0         | 0   | 1      | X            | 1    | 1 | 0 | 0 | 1 | 1 | 0                 | 0 | 4   |
| 0          | 1 | 0         | 1   | 1      | X            | 1    | 0 | 1 | 0 | 0 | 1 | 0                 | 0 | 5   |
| 0          | 1 | 1         | 0   | 1      | X            | 1    | 1 | 1 | 0 | 0 | 0 | 0                 | 0 | 6   |
| 0          | 1 | 1         | 1   | 1      | X            | 1    | 0 | 0 | 0 | 1 | 1 | 1                 | 1 | 7   |
| 1          | 0 | 0         | 0   | 1      | X            | 1    | 0 | 0 | 0 | 0 | 0 | 0                 | 0 | 8   |
| 1          | 0 | 0         | 1   | 1      | X            | 1    | 0 | 0 | 0 | 1 | 1 | 0                 | 0 | 9   |
| 1          | 0 | 1         | 0   | 1      | X            | 1    | 1 | 1 | 1 | 1 | 1 | 0                 | — | —   |
| 1          | 0 | 1         | 1   | 1      | X            | 1    | 1 | 1 | 1 | 1 | 1 | 1                 | 1 | BLK |
| 1          | 1 | 0         | 0   | 1      | X            | 1    | 0 | 0 | 0 | 1 | 0 | 0                 | 0 | R   |
| 1          | 1 | 0         | 1   | 1      | X            | 1    | 1 | 0 | 1 | 1 | 1 | 1                 | 1 | 1   |
| 1          | 1 | 1         | 0   | 1      | X            | 1    | 1 | 1 | 0 | 0 | 0 | 0                 | 1 | L   |
| 1          | 1 | 1         | 1   | 1      | X            | 1    | 1 | 1 | 1 | 1 | 1 | 1                 | 1 | BLK |


\*COMMA

X = Don't care, either "1" or "0".

BI/RBO is an internally wired OR output.

## NOTE:

1. BI/RBO used as input.
2. BI/RBO should not be forced high when a,b,c,d, RBI terminals are low, or damage may occur to the unit.



REFER TO PAGE 18 FOR B, E AND R PACKAGE PIN CONFIGURATIONS.

DIGITAL 8000 SERIES TTL/MSI

**DESCRIPTION**


The 8T05 consists of the necessary logic to decode a 4-Bit BCD code to seven segment (0 through 9) readout as well as some selected signs and letters.

A Ripple Blanking input is provided to implement suppression of leading and/or trailing zeros. The suppression of all numerically insignificant zeros provides an easily read display.

Incorporated in the Ripple Blanking output (BI/RBO) is the facility to ground all the outputs. Blanking of the outputs allows for intensity modulation.

A Lamp Test input is provided which, when grounded forces all segment outputs high. This allows the viewer to check the validity of the display presentation by testing the integrity of the lamps.

The 8T05 has resistor pullups on the outputs to provide source current sufficient to drive interfacing elements. This allows the unit to drive high voltage transistors for neon displays. The 8T05 can also be used to drive common cathode LED displays at moderate light intensity levels.

**LOGIC DIAGRAM**


## ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS            | LIMITS |        |       |       | LT   | TEST CONDITIONS |        |               | OUTPUTS | NOTES |
|----------------------------|--------|--------|-------|-------|------|-----------------|--------|---------------|---------|-------|
|                            | MIN    | TYP    | MAX   | UNITS |      | RBI             | RBO BI | DRIVEN INPUTS |         |       |
| A-G "1" Output Voltage     | 3.9    |        |       | V     | 0.4V |                 |        |               | -500µA  | 7, 9  |
| A-G Output Source Current  | -2.3   |        |       | mA    | 0.4V |                 |        |               | 1.0V    |       |
| A-G "0" Output Voltage     |        |        | 0.3   | V     | 4.5V | 0.4V            | 0.4V   |               | +500µA  | 8, 9  |
| RBO "1" Output Voltage     | 3.1    |        |       | V     |      | 0.8V            | -160µA | 0.8V          |         | 7, 9  |
| RBO "0" Output Voltage     |        |        | 0.4   | V     |      | 4.8mA           |        |               |         | 8, 9  |
| "1" Input Current          |        |        |       |       |      |                 |        |               |         |       |
| RBI                        |        |        | 40    | µA    | 4.5V | 4.5V            |        |               |         |       |
| LT                         |        |        | 160   | µA    |      | 4.5V            | 4.5V   | 4.5V          |         |       |
| All other Inputs           |        |        | 80    | µA    |      | 0.4V            | 0.4V   | 0.4V          |         |       |
| "0" Input Current          |        |        |       |       |      |                 |        |               |         | 10    |
| RBI                        | -1     |        | -1.2  | mA    |      |                 |        |               |         |       |
| BI                         | -1     |        | -2.2  | mA    |      |                 |        |               |         | 12    |
| LT                         | -1     |        | -1.0  | mA    | 0.4V |                 |        |               |         | 12    |
| All Other Inputs           | -1     |        | -1.6  | mA    |      |                 |        |               |         |       |
| Input Voltage Rating       | 5.5    |        |       | V     |      |                 |        |               |         |       |
| Power/Current Consumption: |        |        |       |       |      |                 |        |               |         |       |
| "S" Temperature Range      |        | 394/75 | mW/mA |       |      |                 |        |               |         |       |
| "N" Temperature Range      |        | 110/85 | mW/mA |       |      |                 |        |               |         |       |


## NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current is defined as into the terminal referenced.
4. Positive NAND Logic Definition:  
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Measurements apply to each element independently.
7. Output source current is supplied through a resistor to ground.
8. Output sink current is supplied through a resistor to  $V_{CC}$ .
9. See truth table: "1" Threshold = 2.0V for a,b,c,d.  
"0" Threshold = 0.8V for a,b,c,d.
10. This test guarantees operation free of input latch-up over the specified operating supply voltage range.
11. Manufacturer reserves the right to make design and process changes and improvements.
12.  $V_{CC} = 5.25V$ .


## TYPICAL CHARACTERISTIC CURVES

TYPICAL CURRENT SINK CAPABILITY VERSUS  $V_{CE(SAT)}$  (OUTPUTS A-G)

TYPICAL OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUTS A-G)



## SCHEMATIC DIAGRAM



## TRUTH TABLE

| INPUTS     |   |           |     | BI/RBO | OUTPUTS      |                                    |   |   |   |   |   | DISPLAY CHARACTER |     |
|------------|---|-----------|-----|--------|--------------|------------------------------------|---|---|---|---|---|-------------------|-----|
| INPUT CODE |   | LAMP TEST | RBI |        | OUTPUT STATE |                                    |   |   |   |   |   |                   |     |
| d          | c | b         | a   |        | LT           | Note                               | A | B | C | D | E | F                 |     |
| X          | X | X         | X   | 0      | X            | X                                  | 1 | 1 | 1 | 1 | 1 | 1                 | 8   |
| X          | X | X         | X   | 1      | X            | 0                                  | 0 | 0 | 0 | 0 | 0 | 0                 | BLK |
| 0          | 0 | 0         | 0   | 1      | 0            | 0                                  | 0 | 0 | 0 | 0 | 0 | 0                 | BLK |
| 0          | 0 | 0         | 0   | 1      | 1            | (Note 1 & 2)<br>0<br>(Note 2)<br>1 | 1 | 1 | 1 | 1 | 1 | 0                 | 0   |
| 0          | 0 | 0         | 1   | 1      | X            | 1                                  | 0 | 1 | 1 | 0 | 0 | 0                 | 1   |
| 0          | 0 | 1         | 0   | 1      | X            | 1                                  | 1 | 1 | 0 | 1 | 1 | 0                 | 2   |
| 0          | 0 | 1         | 1   | 1      | X            | 1                                  | 1 | 1 | 1 | 0 | 0 | 1                 | 3   |
| 0          | 1 | 0         | 0   | 1      | X            | 1                                  | 0 | 1 | 1 | 0 | 0 | 1                 | 4   |
| 0          | 1 | 0         | 1   | 1      | X            | 1                                  | 1 | 0 | 1 | 1 | 0 | 1                 | 5   |
| 0          | 1 | 1         | 0   | 1      | X            | 1                                  | 0 | 0 | 1 | 1 | 1 | 1                 | 6   |
| 0          | 1 | 1         | 1   | 1      | X            | 1                                  | 1 | 1 | 0 | 0 | 0 | 0                 | 7   |
| 1          | 0 | 0         | 0   | 1      | X            | 1                                  | 1 | 1 | 1 | 1 | 1 | 1                 | 8   |
| 1          | 0 | 0         | 1   | 1      | X            | 1                                  | 1 | 1 | 0 | 0 | 1 | 1                 | 9   |
| 1          | 0 | 1         | 0   | 1      | X            | 1                                  | 0 | 0 | 0 | 0 | 0 | 0                 | —   |
| 1          | 0 | 1         | 1   | 1      | X            | 1                                  | 0 | 0 | 0 | 0 | 0 | 0                 | BLK |
| 1          | 1 | 0         | 0   | 1      | X            | 1                                  | 1 | 1 | 0 | 1 | 1 | 1                 | A   |
| 1          | 1 | 0         | 1   | 1      | X            | 1                                  | 0 | 0 | 1 | 0 | 0 | 0                 | 1*  |
| 1          | 1 | 1         | 0   | 1      | X            | 1                                  | 0 | 0 | 0 | 1 | 1 | 1                 | L   |
| 1          | 1 | 1         | 1   | 1      | X            | 1                                  | 0 | 0 | 0 | 0 | 0 | 0                 | BLK |


\*COMMA

X = Don't care, either "1" or "0".

BI/RBO is an internally wired OR output.

## NOTE:

1. BI/RBO used as input.
2. BI/RBO should not be forced high when a, b, c, d, RBI terminals are low, or damage may occur to the unit.



**REFER TO PAGE 18 FOR B, E AND R PACKAGE PIN CONFIGURATIONS.**


## DIGITAL 8000 SERIES TTL/MSI

## **DESCRIPTION**

The 8T06 is a monolithic MSI circuit consisting of the necessary logic to decode a 4-bit BCD code to drive 7-segment indicators directly. Open-collector outputs are used for high current source applications, such as driving common cathode LED displays and discrete active components. The 8T06 seven segment decoder/driver accepts a 4-bit binary code and decodes all possible inputs as decimals 0-9 or selected signs and letters. Auxiliary inputs are provided for

maximum versatility. The ripple blanking inputs (RBI) and the ripple blanking output (RBO) may be used for automatic leading and/or trailing-edge zero suppression. The RBO output also acts as an overriding blanking input (BI) which may be used for intensity modulation or strobing of the display. A lamp test (LT) input is provided to check the integrity of the display by activating all outputs independent of the input code.

## **LOGIC DIAGRAM**




## ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS                     | LIMITS |      |            |        | TEST CONDITIONS |              |               |                  |         | NOTES        |
|-------------------------------------|--------|------|------------|--------|-----------------|--------------|---------------|------------------|---------|--------------|
|                                     | MIN.   | TYP. | MAX.       | UNITS  | LT              | RB1          | RBO<br>B1     | DRIVEN<br>INPUTS | OUTPUTS |              |
| "1" Output Voltage<br>RBO           | 3.1    |      |            | V      |                 |              | -160µA        |                  |         | 7, 9         |
| "0" Output Voltage<br>(A-G)<br>RBO  |        |      | 0.5<br>0.4 | V<br>V | 4.5V            | 0.4V<br>0.8V | 0.4V<br>4.8mA | 0.8V             | 40mA    | 8, 9<br>8, 9 |
| "1" Output Leakage Current<br>(A-G) |        |      | 100        | µA     | 0.4V            |              |               |                  | 6.0V    | 9, 10        |
| "1" Input Current<br>RBI            |        |      | 40         | µA     |                 | 4.5V         |               |                  |         |              |
| LT                                  |        |      | 160        | µA     | 4.5V            |              |               |                  |         |              |
| All Other Inputs                    |        |      | 80         | µA     |                 | 4.5V         | 4.5V          | 4.5V             |         |              |
| "0" Input Current<br>RBI            | -1     |      | -1.2       | mA     |                 | 0.4V         |               |                  |         |              |
| BI                                  | -1     |      | -2.2       | mA     |                 |              | 0.4V          |                  |         |              |
| LT                                  | -1     |      | -10        | mA     | 0.4V            |              |               |                  |         |              |
| All Other Inputs                    | -1     |      | -1.6       | mA     | 0.4V            | 0.4V         | 0.4V          | 0.4V             |         |              |
| Input Voltage Rating                | 5.5    |      |            | V      |                 | 10mA         |               | 10mA             |         | 11<br>11     |
| Power/Current Consumption:          |        |      | 394/75     | mW/mA  |                 |              |               |                  |         | 13           |
| "S" Temperature Range               |        |      | 446/85     | mW/mA  |                 |              |               |                  |         | 13           |
| "N" Temperature Range               |        |      |            |        |                 |              |               |                  |         |              |


## NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current is defined as into the terminal referenced.
4. Positive NAND Logic Definitions:  
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Measurements apply to each gate element independently.
7. Output source current is supplied through a resistor to ground.
8. Output sink current is supplied through a resistor to  $V_{CC}$ .
9. See truth table: "1" Threshold = 2.0V for a,b,c,d.  
"0" Threshold = 0.8V for a,b,c,d.
10. Connect an external  $1k \pm 1\%$  resistor to the output for this test.
11. This test guarantees operation free of input latch-up over the specified operation supply voltage range.
12. Manufacturer reserves the right to make design and process changes and improvements.
13.  $V_{CC} = 5.25$  volts.

## TEST FIGURE FOR "0" OUTPUT VOLTAGE



## **SCHEMATIC DIAGRAM**



## TRUTH TABLE

| INPUTS     |   |           |     | BI/RBO | OUTPUTS      |              |   |   |   |   |   | DISPLAY CHARACTER |   |     |
|------------|---|-----------|-----|--------|--------------|--------------|---|---|---|---|---|-------------------|---|-----|
| INPUT CODE |   | LAMP TEST | RBI |        | OUTPUT STATE |              |   |   |   |   |   |                   |   |     |
| d          | c | b         | a   | LT     | Note         | A            | B | C | D | E | F | G                 |   |     |
| X          | X | X         | X   | 0      | X            | X            | 1 | 1 | 1 | 1 | 1 | 1                 | 1 | 8   |
| X          | X | X         | X   | 1      | X            | 0            | 0 | 0 | 0 | 0 | 0 | 0                 | 0 | BLK |
| 0          | 0 | 0         | 0   | 1      | 0            | (Note 1 & 2) | 0 | 0 | 0 | 0 | 0 | 0                 | 0 | BLK |
| 0          | 0 | 0         | 0   | 1      | 1            | (Note 2)     | 1 | 1 | 1 | 1 | 1 | 1                 | 0 | 0   |
| 0          | 0 | 0         | 1   | 1      | X            | 1            | 0 | 1 | 1 | 0 | 0 | 0                 | 0 | 1   |
| 0          | 0 | 1         | 0   | 1      | X            | 1            | 1 | 1 | 0 | 1 | 1 | 0                 | 1 | 2   |
| 0          | 0 | 1         | 1   | 1      | X            | 1            | 1 | 1 | 1 | 1 | 0 | 0                 | 1 | 3   |
| 0          | 1 | 0         | 0   | 1      | X            | 1            | 0 | 1 | 1 | 0 | 0 | 1                 | 1 | 4   |
| 0          | 1 | 0         | 1   | 1      | X            | 1            | 1 | 0 | 1 | 1 | 0 | 1                 | 1 | 5   |
| 0          | 1 | 1         | 0   | 1      | X            | 1            | 0 | 0 | 1 | 1 | 1 | 1                 | 1 | 6   |
| 0          | 1 | 1         | 1   | 1      | X            | 1            | 1 | 1 | 0 | 0 | 0 | 0                 | 0 | 7   |
| 1          | 0 | 0         | 0   | 1      | X            | 1            | 1 | 1 | 1 | 1 | 1 | 1                 | 1 | 8   |
| 1          | 0 | 0         | 1   | 1      | X            | 1            | 1 | 1 | 0 | 0 | 1 | 1                 | 1 | 9   |
| 1          | 0 | 1         | 0   | 1      | X            | 1            | 0 | 0 | 0 | 0 | 0 | 0                 | 1 | —   |
| 1          | 0 | 1         | 1   | 1      | X            | 1            | 0 | 0 | 0 | 0 | 0 | 0                 | 0 | BLK |
| 1          | 1 | 0         | 0   | 1      | X            | 1            | 1 | 1 | 0 | 1 | 1 | 1                 | 1 | A   |
| 1          | 1 | 0         | 1   | 1      | X            | 1            | 0 | 0 | 1 | 0 | 0 | 0                 | 0 | —   |
| 1          | 1 | 1         | 0   | 1      | X            | 1            | 0 | 0 | 0 | 1 | 1 | 1                 | 0 | L   |
| 1          | 1 | 1         | 1   | 1      | X            | 1            | 0 | 0 | 0 | 0 | 0 | 0                 | 0 | BLK |


\*COMMA

X = Don't care, either "1" or "0".

BI/RBO is an internally wired OR output.

## NOTE:

1. BI/RBO used as input.
2. BI/RBO should not be forced high when a, b, c, d, RBI terminals are low, or damage may occur to the unit.



**REFER TO PAGE 18 FOR A, F AND Q PACKAGE PIN CONFIGURATIONS.**

## DIGITAL 8000 SERIES TTL/MSI


## **DESCRIPTION**

The 8T09 is a high speed quad bus driver device for applications requiring up to 25 loads interconnected on a single bus.

The outputs present a high impedance to the bus when disabled, (control input "1") and active drive when enabled


(control input "0"). This eliminates the resistor pull-up requirement while providing performance superior to open collector schemes. Each output can sink 40mA and drive 300pF loading with guaranteed propagation delay less than 22 nanoseconds.

## **LOGIC DIAGRAM AND TRUTH TABLE**



| Data | Disable | Output |
|------|---------|--------|
| 0    | 0       | 1      |
| 1    | 0       | 0      |
| 0    | 1       | Hi-Z   |
| 1    | 1       | Hi-Z   |

## **SCHEMATIC DIAGRAM**



## **ELECTRICAL CHARACTERISTICS** (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS              | LIMITS |        |        |       | TEST CONDITIONS |         |              | NOTES |
|------------------------------|--------|--------|--------|-------|-----------------|---------|--------------|-------|
|                              | MIN.   | TYP.   | MAX.   | UNITS | DATA            | DISABLE | OUTPUTS      |       |
| "1" Output Voltage           | 2.4    | 3.0    |        | V     | 0.8V            | 0.8V    | -5.2mA       | 7     |
| "0" Output Voltage           |        | 0.2    | 0.4    | V     | 2.0V            | 0.8V    | 40mA         | 8     |
| Output Leakage Current       | -40    |        | +40    | µA    |                 | 2.0V    | 0.4V or 2.4V | 3     |
| "1" Input Current            |        |        | 40     | µA    |                 |         | 4.5V         |       |
| "0" Input Current            | -.100  |        | -2.0   | mA    | 0.4V            | 0.4V    |              |       |
| Input Latch Voltage          | 5.5    |        |        | V     | 10mA            | 10mA    |              |       |
| Power/Current Consumption    |        | 236/45 | 340/65 | mW/mA |                 |         |              | 11    |
| Output Short Circuit Current | -40    |        | -120   | mA    | 0V              | 0V      | 0V           |       |

# SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8T09


$T_A = 25^\circ C$  and  $V_{CC} = 5.0V$

| CHARACTERISTICS   | LIMITS |      |          |          | TEST CONDITIONS |         |                         | NOTES  |
|---|--------|------|----------|----------|-----------------|---------|-------------------------|--------|
|   | MIN.   | TYP. | MAX.     | UNITS    | DATA            | DISABLE | OUTPUTS                 |        |
| Propagation Delay<br>Data to Output<br>$t_{pd+}, t_{pd-}$ |        |      | 10<br>20 | ns<br>ns |                 |         | 30pF load<br>300pF load | 9<br>9 |
| Disable to Output<br>High Z to 0, 0 to High Z             |        |      | 14<br>22 | ns<br>ns |                 |         | 30pF load<br>300pF load | 9<br>9 |
| High Z to 1, 1 to High Z                                  |        |      | 14<br>22 | ns<br>ns |                 |         | 30pF load<br>300pF load | 9<br>9 |

## NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition:  
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings
- should the isolation diodes become forward biased.
- Measurements apply to each output and the associated data input independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to  $V_{CC}$ . Refer to AC Test Figures.
- Manufacturer reserves the right to make design and process changes and improvements.
- $V_{CC} = 5.25$  volts.

## AC TEST FIGURES AND WAVEFORMS



## AC TEST FIGURES AND WAVEFORMS (Cont'd)

## PROPAGATION DELAY ("0" TO HIGH Z)




FIGURE 2.

## PROPAGATION DELAY ("1" TO HIGH Z)





FIGURE 3.

TYPICAL APPLICATION



The above figure illustrates usage of the 8T09 in data processing logic. For example, FF<sub>1</sub> thru FF<sub>n</sub> may represent bit X in each of several functions in a minicomputer (accumulators, MQ register, index registers, indirect address

registers, etc.). Transfer from any source to any load, including transfers from one register to another, can take place along the single path labeled "BUS".

REFER TO PAGE 18 FOR B,E AND R PACKAGE PIN CONFIGURATIONS.

### DIGITAL 8000 SERIES TTL/MSI

#### DESCRIPTION

The 8T10 is a high speed Quad D flip-flop with a controlled impedance output for use in bus-organized systems. The high current sink capability permits up to 20 standard loads to be interconnected on a single bus. The outputs present a high impedance to the bus when disabled (Control Input "1") and active drive when enabled (Control Inputs "0").

All four D-type flip-flops operate from a common clock with data being transferred on the low-to-high transition of the pulse.

A common clear input resets all flip-flops upon application of a logic "1" level.

Data will be stored if either one or both inputs to the Input Disable NOR gate is a logic "1".


#### TRUTH TABLE

| $D_n$ | $IN_{DIS}$ | $OUT_{DIS}$ | $O_{n+1}$ |
|-------|------------|-------------|-----------|
| 0     | 0          | 0           | 0         |
| 1     | 0          | 0           | 1         |
| X     | 1          | 0           | $O_n$     |
| X     | X          | 1           | High Z    |

$O_n$  refers to the output state before a clock pulse.

$O_n + 1$  refers to the output state after a clock pulse.

#### LOGIC DIAGRAM



#### ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS                                  | LIMITS |      |       |         | TEST CONDITIONS |               |               |                |                |       |                 |        |   | NOTES |
|--|--------|------|-------|---------|-----------------|---------------|---------------|----------------|----------------|-------|-----------------|--------|---|-------|
|  | MIN.   | TYP. | MAX.  | UNITS   | $D_n$           | $IN_{DIS\ 1}$ | $IN_{DIS\ 2}$ | $OUT_{DIS\ 1}$ | $OUT_{DIS\ 2}$ | CLEAR | CLOCK           | OUTPUT |   |       |
| "1" Output Voltage                               | 2.4    | 3.0  |       | V       | 2.0V            | 0.8V          | 0.8V          | 0.8V           | 0.8V           | 0.8V  | Pulse           | -5.2mA | 6 |       |
| "0" Output Voltage                               |        |      | 0.4   | V       | 0.8V            | 0.8V          | 0.8V          | 0.8V           | 0.8V           | 0.8V  | Pulse           | 32mA   | 7 |       |
| Output Leakage Current<br>(High Impedance State) | -40    |      | +40   | $\mu A$ | 0.8             | 0.8V          | +2.0V         | +2.0V          | 0.8V           | Pulse | +0.4V/<br>+2.4V |        |   |       |
| "1" Input Current                                |        |      |       |         |                 |               |               |                |                |       |                 |        |   |       |
| $D_n$ Inputs                                     |        |      | 80    | $\mu A$ | 4.5V            | 0.4V          | 0.4V          | 0.4V           | 0.4V           |       |                 |        |   |       |
| All Other Inputs                                 |        |      | 50    | $\mu A$ | 4.5V            | 4.5V          | 4.5V          | 4.5V           | 4.5V           | 4.5V  | 4.5V            |        |   |       |
| "0" Input Current                                |        |      |       |         |                 |               |               |                |                |       |                 |        |   |       |
| $D_n$ Inputs                                     | -100   |      | -3.2  | mA      | 0.4V            | 0.4V          | 0.4V          | 0.4V           | 0.4V           |       |                 |        |   |       |
| All Other Inputs                                 | -100   |      | -2.0  | mA      | 10mA            | 10mA          | 10mA          | 10mA           | 10mA           | 10mA  | 10mA            | 0.4V   |   |       |
| Input Latch Voltage                              |        |      | +5.5V |         |                 |               |               |                |                |       |                 |        |   |       |

# SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8T10


$T_A = 25^\circ C$  and  $V_{CC} = 5.0V$

| CHARACTERISTICS                 | LIMITS |      |      |       | TEST CONDITIONS |             |             |              |              |       |       |        | NOTES |
|---------------------------------|--------|------|------|-------|-----------------|-------------|-------------|--------------|--------------|-------|-------|--------|-------|
|                                 | MIN.   | TYP. | MAX. | UNITS | $D_n$           | IN<br>DIS 1 | IN<br>DIS 2 | OUT<br>DIS 1 | OUT<br>DIS 2 | CLEAR | CLOCK | OUTPUT |       |
| Propagation Delay               |        |      |      |       |                 |             |             |              |              |       |       |        |       |
| Clock to Output                 |        |      |      |       |                 |             |             |              |              |       |       |        |       |
| $C_L = 30\text{pf}$             |        | 18   | 25   | ns    |                 |             |             |              |              |       |       |        |       |
| $C_L = 300\text{pf}$            |        | 24   | 35   | ns    |                 |             |             |              |              |       |       |        |       |
| Disable to Output               |        |      |      |       |                 |             |             |              |              |       |       |        |       |
| High Z to Logic 0               |        | 20   | 30   | ns    |                 |             |             |              |              |       |       |        | 10    |
| State ( $C_L = 300\text{pf}$ )  |        | 20   | 30   | ns    |                 |             |             |              |              |       |       |        | 11    |
| Logic 0 State to                |        |      |      |       |                 |             |             |              |              |       |       |        |       |
| High Z ( $C_L = 300\text{pf}$ ) |        |      |      |       |                 |             |             |              |              |       |       |        |       |
| Clear to Output                 |        |      |      |       |                 |             |             |              |              |       |       |        |       |
| $C_L = 30\text{pf}$             |        | 15   | 22   | ns    |                 |             |             |              |              |       |       |        |       |
| $C_L = 300\text{pf}$            |        | 21   | 30   | ns    |                 |             |             |              |              |       |       |        |       |
| Set Up Time                     |        |      |      |       |                 |             |             |              |              |       |       |        |       |
| Data                            | +5     | -1   | 0    | ns    |                 |             |             |              |              |       |       |        |       |
| Input Disable                   |        | -6   | 0    | ns    |                 |             |             |              |              |       |       |        |       |
| Hold Time                       |        |      |      |       |                 |             |             |              |              |       |       |        |       |
| Data                            |        | -1   | +5   | ns    |                 |             |             |              |              |       |       |        |       |
| Reset Pulse Width               | 15     | 35   | 50   | ns    |                 |             |             |              |              |       |       |        |       |
| Clock Frequency                 |        |      |      | MHz   |                 |             |             |              |              |       |       |        |       |
| Clock Pulse Width               |        |      |      |       |                 |             |             |              |              |       |       |        |       |
| Positive                        |        | 8    | 12   | ns    |                 |             |             |              |              |       |       |        |       |
| Negative                        |        | 8    | 12   | ns    |                 |             |             |              |              |       |       |        |       |
| Power Supply Current            | -40    |      | 118  | mA    | 0.4V            | 0.4V        | 0.4V        | 4.5V         | 0.4V         | 0.4V  | 0.4V  | 4.5V   | 8     |
| Output Short Circuit Current    |        |      | -120 | mA    | 4.5V            | 0.4V        | 0.4V        | 0.4V         | 0.4V         | 0.4V  | 0.0V  |        |       |


## NOTES:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings
- should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to  $V_{CC}$ .
- $V_{CC} = 5.25V$ .
- Manufacturer reserves the right to make design and process changes and improvements.
- Measured to 1.5V level of output waveform.
- Measured to 10% level of output waveform.

## TYPICAL APPLICATIONS



MULTIPLEXING EIGHT LED DISPLAYS





REFER TO PAGE 18 FOR B, E AND R PACKAGE PIN CONFIGURATIONS.

### DESCRIPTION

The 8T13 is a monolithic Dual Line Driver designed to drive 50 ohm or 75 ohm coaxial transmission lines. TTL multiple emitter inputs allow this line driver to interface with stand-and TTL or DTL systems. The outputs are designed to drive long lengths of coaxial cable, strip line, or twisted pair transmission lines with impedances of 50Ω to 500Ω.

#### Key Design Benefits:


- High-Power Drive Capability:** Specified at -75mA sink current rating at 2.4 volts (V "1" out) at 25°C.
- Party-Line Operation:** Emitter-follower outputs enable two or more drivers to drive the same line. This permits multiple time-shared terminal connections since these drivers have no effect upon the transmission line unless activated.
- Input gating structure allows employment of the "OR" as well as the "AND" function.**
- High Speed:**  $t_{on} = t_{off} = 20\text{ns}$  (max).
- Input Clamp Diodes:** Protects inputs from line ringing.
- Single 5 Volt power supply.**

### DIGITAL 8000 SERIES TTL/MSI

#### g. Short Circuit Protection:

Incorporates a latch-back short circuit protection feature which protects the device by limiting the current it may source when operating under conditions of zero load resistance.

### LOGIC DIAGRAM



### ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS            | LIMITS |      |      |       | TEST CONDITIONS  |              |                       |         | NOTES |
|----------------------------|--------|------|------|-------|------------------|--------------|-----------------------|---------|-------|
|                            |        |      |      |       | AND GATE #1      |              | INPUTS OF #2 AND GATE | OUTPUTS |       |
|                            | MIN.   | TYP. | MAX. | UNITS | INPUT UNDER TEST | OTHER INPUTS |                       |         |       |
| "1" Output Voltage         | 2.4    |      |      | V     | 2.0V             | 2.0V         | 0.8V                  | -75mA   | 6     |
| "1" Output Leakage Current |        |      | 500  | µA    | 0V               | 0V           | 0V                    | 3.0V    | 7     |
| "0" Output Leakage Current |        |      | -800 | µA    | 0.8V             | 4.5V         | 0V                    | 0.4V    |       |
| "0" Input Current          | -0.1   |      | -1.6 | mA    | 0.4V             | 4.5V         |                       |         |       |
| "1" Input Current          |        |      | 40   | µA    | 4.5V             | 0V           |                       |         |       |

$T_A = 25^\circ \text{C}$  and  $V_{CC} = 5.0\text{V}$


| CHARACTERISTICS            | LIMITS |        |       |       | TEST CONDITIONS  |              |                          |         | NOTES |
|----------------------------|--------|--------|-------|-------|------------------|--------------|--------------------------|---------|-------|
|                            |        |        |       |       | AND GATE NO. 1   |              | INPUTS OF NO. 2 AND GATE | OUTPUTS |       |
|                            | MIN.   | TYP.   | MAX.  | UNITS | INPUT UNDER TEST | OTHER INPUTS |                          |         |       |
| Turn-On Delay              |        | 32     | 20    | ns    |                  |              |                          |         | 8.13  |
| Turn-Off Delay             |        | 22     | 20    | ns    |                  |              |                          |         | 9.13  |
| Power/Current Consumption: |        |        |       |       |                  |              |                          |         | 8.13  |
| Output at "0"              |        | 315/60 | mW/mA | 0.8V  | 0.8V             | 0.8V         |                          |         | 9.13  |
| Output at "1"              |        | 150/28 | mW/mA | 2.0V  | 2.0V             | 2.0V         |                          |         | 12.15 |
| Input Latch Voltage        | 5.5    |        |       | V     | 10mA             | 0V           | 0V                       |         | 12.15 |
| "1" Output Current         | -100   |        | -250  | mA    | 4.5V             | 4.5V         | 0V                       | 2.0V    | 11    |
| Output Short Circuit       |        |        | -30   | mA    | 4.5V             | 4.5V         | 0V                       | 0V      | 14    |
| Input Clamp Voltage        |        |        | -1.5  | V     | -12mA            |              |                          |         | 14    |

# SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8T13

## NOTES:


1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current is defined as into the terminal referenced.
4. Positive logic definition:  
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Output source current is supplied through a resistor to ground.
7. With forced output voltage of 3 volts no more than 500  $\mu$ A will enter the driver when output is in "0" state.  $V_{CC} = 0V$ .
8.  $R_L = 37\Omega$  to ground.
9. Load is  $37\Omega$  in parallel with 1000pF.
10. Manufacturer reserves the right to make design and process changes and improvements.
11. This test guarantees operation free of input latch-up over the specified operating supply voltage range.
12.  $I_{CC}$  is dependent upon loading.  $I_{CC}$  limit specified is for no-load test condition.
13. Reference AC Test Figure and Pulse Requirements.
14. Reference "Typical Output Current vs Output Voltage Curve."
15.  $V_{CC} = 5.25$  volts. Power Consumption specified for both drivers in package.

## SCHEMATIC DIAGRAM



## AC TEST FIGURE AND WAVEFORMS

### PULSE REQUIREMENTS




#### INPUT PULSE:


Amplitude = 3.0V

PW = 40ns (50% Duty Cycle)

$t_r = t_f \leq 5$ ns (10% and 90% measurement points)



## TYPICAL OUTPUT CURRENT VERSUS OUTPUT VOLTAGE CURVE



## TYPICAL APPLICATIONS

A typical application for the 8T13 is shown in Figure 1. If only one line driver is to be used for each transmission

line, the line may be terminated with 50 ohms on the receiving end only. See Figure 2.




FIGURE 1




FIGURE 2



REFER TO PAGE 18 FOR B, E AND R PACKAGE PIN CONFIGURATIONS.

### DIGITAL 8000 SERIES TTL/MSI


#### DESCRIPTION

The 8T14 is a Triple Line Receiver designed for applications requiring digital information to be transmitted over long lengths of coaxial cable, strip line, or twisted pair transmission lines. The Receiver's high impedance input structure ( $\approx 30\text{k}\Omega$ ) presents a minimal load to the driver circuit and allows the transmission line to be terminated in its characteristic impedance to minimize line reflections.

The built-in hysteresis characteristic of the 8T14 also makes it ideal for such applications as Schmitt triggers, one-shots and oscillators.

\*Hysteresis is defined as the difference between the input thresholds for the "1" and "0" output states. Hysteresis is specified at 0.5 volts typically and 0.3 volts minimum over the operating temperature range.

#### LOGIC DIAGRAMS



#### ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS    | LIMITS |      |      |         | TEST CONDITIONS |      |      |      |              | NOTES  |
|--------------------|--------|------|------|---------|-----------------|------|------|------|--------------|--------|
|                    | MIN.   | TYP. | MAX. | UNITS   | R               | S    | A    | B    | OUTPUTS      |        |
| "1" Output Voltage | 2.6    | 3.5  |      | V       | 2.0V            | 4.5V | 0V   | 0V   | -800 $\mu$ A | 7, 13  |
|                    | 2.6    | 3.5  |      | V       | 0V              | 0.8V | 0V   | 0V   | -800 $\mu$ A | 7, 13  |
| "0" Output Voltage |        |      | 0.4  | V       | 0.8V            | 2.0V | 0V   | 0V   | 16mA         | 8, 12  |
|                    |        |      | 0.4  | V       | 0V              | 0V   | 2.0V | 2.0V | 16mA         | 8, 12  |
| "0" Input Current: |        |      |      |         |                 |      |      |      |              |        |
| S <sub>n</sub>     | -0.1   |      | -1.6 | mA      | 0V              | 0.4V |      |      |              |        |
| A <sub>n</sub>     | -0.1   |      | -1.6 | mA      | 0V              |      | 0.4V |      |              |        |
| B <sub>n</sub>     | -0.1   |      | -1.6 | mA      |                 |      | 0.4V |      |              |        |
| "1" Input Current  |        |      |      |         |                 |      |      |      |              |        |
| R <sub>n</sub>     |        |      | 0.17 | mA      | 3.8V            |      |      |      |              |        |
| S <sub>n</sub>     |        |      | 40   | $\mu$ A | 3.8V            | 4.5V |      |      |              |        |
| A <sub>n</sub>     |        |      | 40   | $\mu$ A |                 | 4.5V | 0V   |      |              |        |
| B <sub>n</sub>     |        |      | 40   | $\mu$ A |                 | 0V   | 4.5V |      |              |        |
| Hysteresis         | 0.30   | 0.50 |      | V       | 4.5V            | 0V   | 0V   |      |              | 10, 11 |


$T_A = 25^\circ C$  and  $V_{CC} = 5.0V$ 

| CHARACTERISTICS              | LIMITS |        |        |       | TEST CONDITIONS |       |       |       |         | NOTES |
|------------------------------|--------|--------|--------|-------|-----------------|-------|-------|-------|---------|-------|
|                              | MIN.   | TYP.   | MAX.   | UNITS | R               | S     | A     | B     | OUTPUTS |       |
| Turn-On Propagation Delay    |        | 20     | 30     | ns    |                 |       |       |       |         |       |
| Turn-Off Propagation Delay   |        | 20     | 30     | ns    |                 |       |       |       |         |       |
| Power/Current Consumption    |        | 315/60 | 380/72 | mW/mA |                 |       |       |       |         |       |
| Input Voltage Rating         |        |        |        |       |                 |       |       |       |         |       |
| S                            |        | 5.5    |        | V     | 3.8V            | 10mA  | 0V    | 0V    |         |       |
| A                            |        | 5.5    |        | V     | 0V              | 10mA  | 0V    | 0V    |         |       |
| B                            |        | 5.5    |        | V     | 0V              | 0V    | 0V    | 10mA  |         |       |
| Output Short Circuit Current | -50    |        | -100   | mA    | 3.8V            | -12mA | 0V    | 0V    | 0V      |       |
| Input Clamp Voltage:         |        |        |        |       |                 |       | -12mA | -12mA |         |       |
| S                            |        |        | -1.5   | V     |                 |       |       |       |         |       |
| A                            |        |        | -1.5   | V     |                 |       |       |       |         |       |
| B                            |        |        | -1.5   | V     |                 |       |       |       |         |       |

## NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive current flow is defined as into the terminal referenced.
- Positive Logic Definition:**  
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Manufacturer reserves the right to make design and process changes and improvements.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to  $V_{CC}$ .
- This test guarantees operation free of input latch-up over the specified operating supply voltage range.
- Hysteresis is defined as voltage difference between R input level at which output begins to go from "0" to "1" state and level at which output begins to go from "1" to "0".
- $V_{CC} = 5.0V$ .
- Previous condition is a "1" output state.
- Previous condition is a "0" output state.
- $V_{CC} = 5.25$  volts.

## SCHEMATIC DIAGRAM



## HYSTERESIS TEST CIRCUIT





FIGURE 1

FIGURE 2

## TYPICAL APPLICATIONS





FIGURE 1





If more than one driver/receiver is to be used for each transmission line, the line should be terminated at both ends as shown in Fig. 2.

FIGURE 2

TYPICAL APPLICATIONS (Cont'd)

SCHMITT TRIGGER APPLICATION



REFER TO PAGE 19 FOR A AND F PACKAGE PIN CONFIGURATIONS.

### DIGITAL 8000 SERIES TTL/MSI

#### DESCRIPTION

The 8T15 Dual Communications Line Driver provides line driving capability for data transmission between Data Communication and Terminal Equipment. The device meets or exceeds the requirements of EIA Standard RS-232B and C, MIL STD-188B and CCITT V 24.

This dual 4-input NAND driver will accept standard TTL logic level inputs and will drive interface lines with nominal data levels of +6V and -6V. Output slew rate may be adjusted by attaching an external capacitor from the output terminal to ground. The outputs are protected against damage caused by accidental shorting to as high as  $\pm 25V$ .

#### ABSOLUTE MAXIMUM RATINGS\*

|                       |                 |
|-----------------------|-----------------|
| Input Voltage         | +5.5V           |
| Output Voltage        | $\pm 25V$       |
| V <sub>CC</sub>       | +15V            |
| V <sub>EE</sub>       | -15V            |
| Storage Temperature   | -65°C to +150°C |
| Operating Temperature | 0°C to +75°C    |

\* Limiting values above which serviceability may be impaired.

#### ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS    | LIMITS |      |      |         | TEST CONDITIONS |       |         |  | NOTES |  |
|--------------------|--------|------|------|---------|-----------------|-------|---------|--|-------|--|
|                    | MIN.   | TYP. | MAX. | UNITS   | INPUTS          |       | OUTPUTS |  |       |  |
|                    |        |      |      |         | DRIVEN          | OTHER |         |  |       |  |
| "1" Output Voltage | +5.0   | +6.0 | +7.0 | V       | 0.8V            |       | -4.0mA  |  |       |  |
| "0" Output Voltage | -5.0   | -6.0 | -7.0 | V       | 2.0V            |       | 4.0mA   |  |       |  |
| "0" Input Current  | -0.1   | -0.8 | -1.6 | mA      | 0.4V            |       |         |  |       |  |
| "1" Input Current  |        |      | 40   | $\mu A$ | 4.5V            | 0.0V  |         |  |       |  |

T<sub>A</sub> = 25°C, V<sub>CC</sub> = +12.0V, V<sub>EE</sub> = -12.0V

| CHARACTERISTICS                   | LIMITS |      |      |         | TEST CONDITIONS |       |         |          | NOTES |  |
|-----------------------------------|--------|------|------|---------|-----------------|-------|---------|----------|-------|--|
|                                   | MIN.   | TYP. | MAX. | UNITS   | INPUTS          |       | OUTPUTS |          |       |  |
|                                   |        |      |      |         | DRIVEN          | OTHER |         |          |       |  |
| Output Rise Time                  |        |      | 4    | $\mu s$ |                 |       |         | Load A   | 8     |  |
| Output Fall Time                  |        |      | 4    | $\mu s$ |                 |       |         | Load B   | 8     |  |
| Output Rise Time                  | 200    |      |      | ns      |                 |       |         | Load C   | 8     |  |
| Output Fall Time                  | 200    |      |      | ns      |                 |       |         | Load D   | 8     |  |
| Power Consumption<br>(per driver) |        |      | 275  | mW      |                 |       |         |          | 10    |  |
| Current from Positive Supply      |        |      | 16   | mA      |                 |       |         |          | 10    |  |
| Current from Negative Supply      |        |      | 28   | mA      |                 |       |         |          | 10    |  |
| Input Latch Voltage Rating        | 5.5    |      |      | V       |                 |       |         |          | 7     |  |
| Output Short Circuit Current      |        |      | -25  | mA      | 10mA            | 0.0V  |         |          | 9, 10 |  |
|                                   |        |      | +25  | mA      |                 |       |         | -25V     | 9, 10 |  |
| Output Impedance<br>(Power on)    |        | 95   |      | ohms    | 0.0V            |       |         | +25V     |       |  |
| (Power on)                        |        | 95   |      | ohms    | 0.0V            |       |         | -3.5±1mA |       |  |
| (Power off)                       | 300    | 2.5M |      | ohms    | 0.0V            |       |         | +3.5±1mA |       |  |
| Input Clamp Voltage               |        |      | -1.5 | V       | -12.0mA         |       |         | ±2V      |       |  |


#### NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition:  
"UP" Level = "1", "DOWN" Level = "0"
- Precautionary measures should be taken to ensure current

limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.


- Manufacturer reserves the right to make design and process changes and improvements.
- This test guarantees operation free of input latch-up over the specified operating supply voltage range.
- Rise and fall times are measured between the +3V and -3V points on the output waveform.
- Test each driver separately.
- V<sub>CC</sub> = +12.6V, V<sub>EE</sub> = -12.6V

SCHEMATIC DIAGRAM




AC TEST FIGURES AND WAVEFORM


LOAD A





LOAD B




LOAD C



LOAD D




## TYPICAL OUTPUT CHARACTERISTIC CURVE




## TYPICAL APPLICATIONS

## HIGH DIFFERENTIAL NOISE IMMUNITY (EIA + INPUT)



## HIGH COMMON MODE NOISE IMMUNITY (MIL + INPUT)





**Signetics****DUAL COMMUNICATIONS EIA/MIL LINE RECEIVER****8T16**

PRODUCT AVAILABLE IN 0° TO +75°C TEMP. RANGE ONLY.

REFER TO PAGE 19 FOR A AND F PACKAGE PIN CONFIGURATIONS.

**DIGITAL 8000 SERIES TTL/MSI****DESCRIPTION**

The 8T16 Dual Communications Line Receiver provides receiving capability for data lines between Data Communication and Terminal Equipment. The device meets or exceeds the requirements of EIA Standard RS-232B and C, MIL-STD-188B and CCITT V24.

The receivers accept single (EIA) or double ended (MIL) inputs and are provided with an output strobing control. Both EIA and MIL input standards are accommodated.

When using the EIA input terminal (with the Hysteresis terminal open), input voltage threshold levels are typically +2V and -2V with a guaranteed minimum Hysteresis of 2.4V. By grounding the "Hysteresis" terminal, the EIA input voltage threshold levels may be shifted to typically +1.0V and +2.1V with a minimum guaranteed Hysteresis of 0.75V. (Note that when using the EIA inputs, the MIL inputs—both positive and negative—must be grounded).

The MIL input voltage threshold levels are typically +0.6V and -0.6V with a minimum guaranteed Hysteresis of 0.7V. A MIL negative terminal is provided on each receiver per specification MIL-STD-188B to provide for common mode noise rejection.

Each receiver includes a strobe input so that:

- a. A "1" on the strobe input allows data transfer.
- b. A "0" on the strobe input holds the output high.

**ABSOLUTE MAXIMUM RATINGS\***

|                             |                 |
|-----------------------------|-----------------|
| Input Voltage (EIA and MIL) | $\pm 25V$       |
| V <sub>CC</sub>             | +7.0V           |
| Storage Temperature         | -65°C to +175°C |
| Operating Temperature       | 0°C to +75°C    |

\* Limiting values above which serviceability may be impaired.

**ELECTRICAL CHARACTERISTICS** (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS                                     | LIMITS |      |      |       | TEST CONDITIONS |        |        |     |        | OUTPUTS | NOTES |  |  |
|---|--------|------|------|-------|-----------------|--------|--------|-----|--------|---------|-------|--|--|
|   | MIN.   | TYP. | MAX. | UNITS | INPUTS          |        |        |     |        |         |       |  |  |
|   |        |      |      |       | EIA             | MIL(+) | MIL(-) | HYS | STROBE |         |       |  |  |
| "1" Output Voltage (EIA)<br>("Hysteresis" Open)     | 2.6    | 3.5  |      | V     | -3.0V           | 0V     | 0V     |     | 2.0V   | -800μA  | 8, 10 |  |  |
| "1" Output Voltage (EIA)<br>("Hysteresis" grounded) | 2.6    | 3.5  |      | V     | +0.3V           | 0V     | 0V     | 0V  | 2.0V   | -800μA  | 8, 10 |  |  |
| "1" Output Voltage (MIL)                            | 2.6    | 3.5  |      | V     |                 | -0.1mA | 0V     |     | 2.0V   | -800μA  | 8, 11 |  |  |
| "1" Output Voltage (MIL)                            | 2.6    | 3.5  |      | V     |                 | -0.9V  | 0V     |     | 2.0V   | -800μA  | 8, 11 |  |  |
| "1" Output Voltage (Strobe)                         | 2.6    | 3.5  |      | V     | +3.0V           | 0V     | 0V     |     | 0.8V   | -800μA  | 8     |  |  |
| "0" Output Voltage (EIA)<br>("Hysteresis" Open)     |        |      | 0.4  | V     | +3.0V           | 0V     | 0V     |     | 2.0V   | 9.6mA   | 9, 12 |  |  |
| "0" Output Voltage (EIA)<br>("Hysteresis" grounded) |        |      | 0.4  | V     | +3.0V           | 0V     | 0V     | 0V  | 2.0V   | 9.6mA   | 9, 12 |  |  |
| "0" Output Voltage (MIL)                            |        |      | 0.4  | V     |                 | +0.1mA | 0V     |     | 2.0V   | 9.6mA   | 9, 13 |  |  |
| "0" Output Voltage (MIL)                            |        |      | 0.4  | V     |                 | +0.9V  | 0V     |     | 2.0V   | 9.6mA   | 9, 13 |  |  |

T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5.0V

| CHARACTERISTICS                                 | LIMITS |      |      |       | TEST CONDITIONS |        |        |     |        | OUTPUTS | NOTES |  |  |
|---|--------|------|------|-------|-----------------|--------|--------|-----|--------|---------|-------|--|--|
|   | MIN.   | TYP. | MAX. | UNITS | INPUTS          |        |        |     |        |         |       |  |  |
|   |        |      |      |       | EIA             | MIL(+) | MIL(-) | HYS | STROBE |         |       |  |  |
| "1" Output Voltage (EIA)<br>("Hysteresis" open) | 2.8    | 3.5  |      | V     | +1.2V           | 0V     | 0V     |     | 2.0V   | -800μA  | 8, 10 |  |  |
| "1" Output Voltage (MIL)                        | 2.8    | 3.5  |      | V     |                 | +0.35V | 0V     |     | 2.0V   | -800μA  | 8, 13 |  |  |
| "0" Output Voltage (EIA)<br>("Hysteresis" open) |        | 0.2  | 0.4  | V     | -1.2V           | 0V     | 0V     |     | 2.0V   | 9.6mA   | 9, 10 |  |  |
| "0" Output Voltage (MIL)                        |        | 0.2  | 0.4  | V     |                 | -0.35V | 0V     |     | 2.0V   | 9.6mA   | 9, 11 |  |  |
| Input Resistance (EIA)                          | 3      | 5    | 7    | kΩ    | ±25V            | 0.0V   | 0.0V   |     |        |         |       |  |  |
| Input Resistance (MIL)                          | 7.5    | 11.4 |      | kΩ    | 0.0V            | ±25V   | 0.0V   |     |        |         |       |  |  |

$T_A = 25^\circ C$  and  $V_{CC} = 5.0V$  (Cont'd)


| CHARACTERISTICS                  | LIMITS |      |      |       | TEST CONDITIONS |        |        |     |        | OUTPUTS | NOTES  |  |  |
|----------------------------------|--------|------|------|-------|-----------------|--------|--------|-----|--------|---------|--------|--|--|
|                                  | MIN.   | TYP. | MAX. | UNITS | INPUTS          |        |        |     |        |         |        |  |  |
|                                  |        |      |      |       | EIA             | MIL(+) | MIL(-) | HYS | STROBE |         |        |  |  |
| Power Consumption (per receiver) | -      | 44   | 75   | mW    | 3.0V            | 0V     | 0V     | -   | -      | -       | 17     |  |  |
| Output Short Circuit Current     | -10    | -    | -70  | mA    | -3.0V           | 0.0V   | 0.0V   | -   | 5.00V  | 0.0V    | 16, 17 |  |  |
| Propagation Delay                | -      | 100  | 150  | ns    | -               | -      | -      | -   | 5.00V  | -       | 14     |  |  |
| Signal Switching Acceptance      | 20     | -    | -    | kHz   | -               | -      | -      | -   | 5.00V  | -       | -      |  |  |

## NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current is defined as into the terminal referenced.
4. Positive logic definition:  
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Manufacturer reserves the right to make design and process changes and improvements.


7. This test guarantees operation free of latch-up over the specified input voltage range.
8. Output source current is supplied through a resistor to ground.
9. Output sink current is supplied through a resistor to  $V_{CC}$ .
10. Previous EIA input: +3V (See hysteresis curve).
11. Previous MIL input: +0.9V (See hysteresis curve).
12. Previous EIA input: -3V (See hysteresis curve).
13. Previous MIL input: -0.9V (See hysteresis curve).
14. Reference AC Test Figure.
15. This test guarantees transfer of signals of up to 20kHz. Connect 1000pF between the output terminal and ground.
16. Each receiver to be tested separately.
17.  $V_{CC} = 5.25V$ .

## SCHEMATIC DIAGRAM




## HYSTERESIS CURVES


EIA - "HYSTERESIS" OPEN



EIA - "HYSTERESIS" GROUNDED




MIL - HYSTERESIS




\* $V_{in}$  IS REFERENCED TO THE MIL (-) INPUT TERMINAL


## AC TEST FIGURE AND WAVEFORMS



PROPAGATION DELAY




SIGNAL SWITCHING ACCEPTANCE



TYPICAL APPLICATIONS


HIGH COMMON MODE NOISE IMMUNITY

(MIL + INPUT)




HIGH DIFFERENTIAL NOISE IMMUNITY


(EIA + INPUT)




EIA FAIL-SAFE OPERATION




AC COUPLED OPERATIONS



SCHMITT TRIGGER



SINE TO SQUARE WAVE CONVERTER




### DIGITAL 8000 SERIES TTL/MSI

#### DESCRIPTION

The Signetics N8T22A is a direct pin-for-pin replacement for the 9601 retriggerable one-shot. Triggering can be performed on either the leading or falling edge of the input signal through selection of the proper input terminal.

The inputs are level-sensitive making triggering independent of signal transition times. Output pulse width is determined by external timing components ( $R_X$  and  $C_X$ ) with each trigger pulse initiating a complete new timing cycle.

#### LOGIC DIAGRAM



#### ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS                                    | LIMITS |      |      |            | TEST CONDITIONS       |
|--|--------|------|------|------------|-----------------------|
|  | MIN.   | TYP. | MAX. | UNITS      |                       |
| "1" Output Voltage                                 | 2.4    | 3.4  |      | V          | $I_{out} = -720\mu A$ |
| "0" Output Voltage                                 |        | 0.2  | 0.4  | V          | $I_{out} = 12.8mA$    |
| Input HIGH Voltage                                 | 1.9    |      |      | V          |                       |
| Input LOW Voltage                                  |        |      | 0.9  | V          |                       |
| "0" Input Current                                  |        |      | 1.6  | mA         | $V_{in} = 0.45V$      |
| "1" Input Current                                  |        |      | 60   | $\mu A$    | $V_{in} = 4.5V$       |
| Timing Resistor                                    | 5.0    |      | 50   | k $\Omega$ |                       |
| $C_{Stray}$ - Maximum allowable wiring capacitance |        |      | 50   | pF         | P13 to Ground         |

$T_A = 25^\circ C$  and  $V_{CC} = 5.0V$

| CHARACTERISTICS                                      | LIMITS |      |      |         | TEST CONDITIONS                             |
|--|--------|------|------|---------|---|
|  | MIN.   | TYP. | MAX. | UNITS   |   |
| Propagation Delay                                    |        |      |      |         |   |
| Negative Trigger Input to True Output ( $t_{pd+}$ )  | 25     | 40   | ns   |         | $R_X = 5.0k\Omega, C_X = 0$<br>$C_L = 15pF$ |
| Negative Trigger Input to False Output ( $t_{pd-}$ ) | 25     | 40   | ns   |         | $R_X = 5.0k\Omega, C_X = 0$<br>$C_L = 15pF$ |
| Min. True Output Pulse Width                         | 45     | 65   | ns   |         | $R_X = 5.0k\Omega, C_X = 0$<br>$C_L = 15pF$ |
| Pulse Width Variation                                | 3.08   | 3.42 | 3.76 | $\mu s$ | $R_X = 10k\Omega, C_X = 1000pF$             |
| Short Circuit Current                                | -10    |      | -40  | mA      | $V_{out} = 0V$                              |
| Power Supply Current                                 |        |      | 25   | mA      | $V_{CC} = 5.25V$                            |




# SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8T22

## NOTES:

- Positive current is defined as into the pin referenced.
- Unless otherwise noted,  $10k\Omega$  resistor placed between Pin 13 and  $V_{CC}$  ( $R_X$ ).
- Manufacturer reserves the right to make design and process changes and improvements.

## AC TEST FIGURE AND WAVEFORMS

### TRIGGER INPUT/OUTPUT AND PULSE WIDTH



## NOTES:

- Pulse Generator has the following characteristics:  
 $t_r = t_f = 10\text{ns}$  (10% to 90%), AMP. = 3V.
- $C_L$  includes probe and jig capacitance.
- For  $tpd+$ ,  $tpd-$  and  $tpw$  (min.)  
 $R_X = 5k\Omega \pm 1\%$ ,  $C_X = \text{OPEN}$ ,  $PRR = 1\text{MHz}$ .
- For  $\Delta tpw$ :  $R_X = 10k\Omega \pm 1\%$ ,  $C_X = 1000\text{pF} \pm 1\%$ ,  
 $PRR = 200\text{kHz}$ .

# SECTION 7

## SIGNETICS SURE 883 PROGRAM

### FOR DIGITAL DEVICES

#### BULLETIN 5001A

The Signetics SURE\*/883 Program consists of a combination of 100 percent and statistical sample tests designed to assure specified performance, continuing uniformity, and long term reliability of Signetics products. These tests are made regularly at no extra cost to the user and are performed in addition to the 40 quality assurance inspections and tests to which every circuit is subjected before final seal. The tests, tabulated below for the specifier's convenience, are performed in accordance with the following conditions, sequence, and schedules on equipment calibrated to meet all requirements of MIL-Q-9858A and MIL-C-45662A.

Every circuit of every lot is processed to the environmental screens shown in Table I. These screens are performed in production and include 100% final production electrical tests. Any unit failing either the environmental screens or the final production electrical tests is rejected and removed from the lot.

After completion of Table I tests, each manufacturing lot is sampled and tested by Quality Assurance for conformance to the requirements of Table II. The unsampled portion of the lot is held pending acceptance of the lot sample. Detailed electrical test limits and conditions applicable to each subgroup are shown in the Electrical Characteristics table of the individual part type data sheets.

Tables IIIA, IIIB, and IIIC provide a complete process qualification and verification program in accordance with the conditions of MIL-STD-883, Group A, B and C tests. These tests are performed once in every 90 day manufacturing period, on representative devices from each standard production die process family and on each production package family. The representative circuits and packages selected are changed routinely, and the tests performed monitor and qualify all structurally similar devices produced by the same process and production during that period. A summary of these test results is available on request at the time of order placement.

\* Systematic Uniformity and Reliability Evaluation

All of the applicable Electrical Parameters of Table IIIA are performed at pretest on the Table IIIC samples. This provides the MIL-STD-883 electrical parameter and design verification Group A tests. These tests are performed on representative circuit types from every die process family type in manufacturing during this period.

Table IIIB consists of the package oriented qualification environmental stress tests of MIL-STD-883, Groups B and C. Representative samples from each package product family type are monitored and qualified every 90 day period by these tests. A common device is used as the die type for these package and assembly qualification tests.

Table IIIC consists of the die process oriented qualification electrical stress or operational tests at high temperature per MIL-STD-883, Groups B and C. Representative devices from each die process family are monitored and qualified every 90 day period by these tests. The package type is randomly selected as applicable.

An additional screening series is available at extra cost. Details are given in Table V, MIL-STD-883, method 5004, high reliability screening.

**Table I — 100% Production Screen Tests**

| TEST                        | CONDITIONS   |
|-----------------------------|--|
| Preseal Visual              | High Power — Low Power   |
| Thermal Shock               | Liquid to Liquid, 5 Cycles, 60 Seconds at 0°C, 60 Seconds at 100°C, transfer time 5 Seconds. (See Note 1.) |
| Centrifuge                  | Y1 Axis; 30,000 g minimum, 1 minute. (See Note 1.)   |
| Hermeticity                 | Gross leak test (Bubble Test). (See Note 1.)   |
| Production Electrical Tests |  |

**Table II — Signetics Acceptance Tests (See Notes 2 and 3)**

| SIGNETICS SUBGROUP | TEST                             | CONDITIONS              | AQL  | MIL-STD-105 INSPECTION LEVEL |
|--------------------|----------------------------------|-------------------------|------|------------------------------|
| A-1                | Visual and Mechanical Inspection | MIL-STD-883 Method 2009 | 1.0% | II                           |
| A-2                | DC Parameters                    | T <sub>A</sub> = +25°C  | 1.0% | II                           |
| A-3                | DC Parameters                    | T <sub>A</sub> = +25°C  | 1.0% | II                           |
| A-4                | DC Parameters                    | T <sub>A</sub> = +125°C | 1.0% | II                           |
| A-5                | DC Parameters                    | T <sub>A</sub> = -55°C  | 1.0% | II                           |
| A-6                | AC Parameters                    | T <sub>A</sub> = +25°C  | 1.0% | II                           |

**TABLE IIIA. MIL-STD-883 GROUP A  
ELECTRICAL TESTS**

| MIL-STD-883<br>GROUP A<br>SUBGROUP | SIGNETICS<br>SUBGROUP | TEST DESCRIPTION  |
|------------------------------------|-----------------------|---|
| A1                                 | A-2, A-3              | Static tests at 25°C  |
| A2                                 | A-4                   | Static tests at maximum rated operating temperature.                  |
| A3                                 | A-5                   | Static tests at minimum rated operating temperature.                  |
| A4                                 | A-6                   | Dynamic tests at 25°C,  |
| A5                                 | C-2, when applicable  | Dynamic tests at maximum rated operating temperature.                 |
| A6                                 | C-2, when applicable  | Dynamic tests at minimum rated operating temperature.                 |
| A7                                 | *                     | Functional tests at 25°C.   |
| A8                                 | A-4, A-5              | Functional tests at maximum and minimum rated operating temperatures. |
| A9                                 | A-6                   | Switching tests at 25°C.  |
| A10                                | C-2, when applicable  | Switching tests at maximum rated operating temperature.               |
| A11                                | C-2, when applicable  | Switching tests at minimum rated operating temperature.               |

**TABLE IIIB. MIL-STD-883 GROUPS B AND C ENVIRONMENTAL TESTS**

| MIL-STD-883<br>GROUP B & C<br>SUBGROUP | TEST DESCRIPTION  | MIL-STD-883<br>METHOD | CONDITIONS  | LTPD  |
|--|---|-----------------------|---|---|
| B <sub>1</sub>                         | Physical Dimensions   | 2008                  | Test Condition A  | 15  |
| B <sub>2</sub>                         | Marking Permanency<br>Visual and Mechanical<br>Bond Strength  | 2008<br>2008<br>2011  | Test Condition B, Para. 3,2,1<br>Test Condition B<br>Test Condition D   | 4 devices/no failure<br>1 device/no failure<br>15 |
| B <sub>3</sub>                         | Solderability   | 2003                  | Solder Temperature 260°C ±10°C  | 15  |
| B <sub>4</sub>                         | Lead Fatigue<br>Hermeticity<br>a. Fine<br>b. Gross  | 2004<br>1014          | Test Condition B2<br>See Note 4<br>Test Condition A or B<br>Test Condition C  | 15  |
| C <sub>1</sub>                         | Pre-Test Electrical<br>Parameters<br>Thermal Shock<br><br>Temperature Cycle<br><br>Moisture Resistance<br>End Point Electrical<br>Parameters<br>FAILURE CRITERIA            | 1011<br>1010<br>1004  | Signetics Subgroup A-3<br><br>15 Cycles. Test Condition C,<br>+150°C to -65°C<br>10 Cycles. Test Condition C,<br>150°C to -65°C<br>Omit initial conditioning.<br><br>Signetics Subgroup A-3<br>Refer to Table IV. | 15  |
| C <sub>2</sub>                         | Pre-Test Electrical<br>Parameters<br>Mechanical Shock<br>Vibration Variable<br>Frequency<br>Constant Acceleration<br>End Point Electrical<br>Parameters<br>FAILURE CRITERIA | 2002<br>2007<br>2001  | Signetics Subgroup A-3<br>Test Condition B<br><br>Test Condition A<br>Test Condition E<br><br>Signetics Subgroup A-3<br>Refer to Table IV.  | 15  |
| C <sub>3</sub>                         | Salt Atmosphere   | 1009                  | Test Condition A. Omit<br>initial conditioning.   | 15  |
| C <sub>4</sub>                         | Pre-Test Electrical<br>Parameters<br>High Temperature<br>Storage<br>End Point Electrical<br>Parameters<br>FAILURE CRITERIA  | 1008                  | Signetics Subgroup A-3<br><br>T <sub>A</sub> = +150°C, t = 1000 hours<br><br>Signetics Subgroup A-3<br>Refer to Table IV.   | λ = 15  |

**TABLE IIIC. MIL-STD-883 GROUPS B AND C HIGH TEMPERATURE  
OPERATING LIFE TESTS**

| MIL-STD-883<br>GROUP B & C<br>SUBGROUP | TEST DESCRIPTION   | MIL-STD-883<br>METHOD | CONDITIONS  | LTPD   |
|--|--|-----------------------|---|--------|
|  | Pre-Test and Design<br>Verification Electrical<br>Parameters                                     |                       | Table IIIA as applicable,<br>data sheet groups A & C.   |        |
| B <sub>5</sub> & C <sub>5</sub>        | High Temperature<br>Operating Life<br><br>End Point Electrical<br>Parameters<br>FAILURE CRITERIA | 1005                  | Test Condition D or E as applicable.<br>T <sub>A</sub> = +125°C or +85°C, per Part<br>Data Sheet. t = 1000 hours.<br><br>Signetics Subgroup A-3<br>Refer to Table IV. | λ = 10 |

\* Signetics performs a truth table test.

**Table IV — Signetics Failure Criteria**

| TEST   | "1" Input Current   | "1" Output Voltage                           | "0" Input Current                       | "0" Output Voltage              | Expansion Node Current                       |
|--------|---|--|---|---------------------------------|--|
| LIMITS | Data Sheet Limits and:<br>10X Initial Value for DTL<br>5X Initial Value for TTL | Data Sheet Limits and:<br>±20% Initial Value | Data Sheet Limits<br>±20% Initial Value | Data Sheet Limits and:<br>±0.1V | Data Sheet Limits and:<br>±20% Initial Value |

### Optional High Reliability Screening

To maximize reliability in critical application, the Optional High Reliability Screening of Table V provides for three levels of 100% screening per MIL-STD-883, Method 5004 at extra cost. This series eliminates the necessity for special specification, minimizes cost and provides the shortest possible delivery time. This series is applied after the normal Group A acceptance test. Circuits subjected to this Preconditioning Series are clearly distinguishable from standard products in the following ways:

1. Individual serial number on each circuit (Class A only).
2. The first letters of a part number are either RA, RB, or RC.
- RA = Class A  
RB = Class B  
RC = Class C  
i.e., RA8880J = 100% screening of Table V, Class A.
3. Individual device variables parametric test data is supplied with each shipment (Class A only).

Consult your local representative for price information. Device types should be specified with the appropriate letter prefixes.

#### Notes:

1. Not applicable to solid molded packaged devices.
2. All test equipment calibrated to meet requirements of MIL-Q-9858A and MIL-C-45662A.
3. Detailed tests, conditions, and limits applicable to each subgroup are given in the Signetics data sheet ELECTRICAL CHARACTERISTICS table. See Table IIIA for the corresponding Group A tests of MIL-STD-883.
4. The Hermeticity tests are not employed for solid molded packages.
5. Class B and Class C may be subjected to thermal shock as an alternate.
6. The test sequence of fine and gross leak may be reversed when fluorocarbons are utilized for gross leak.
7. The individual MIL-STD-883 Test Methods are, in many cases designed to "stand alone" as a sole screen or sole Group B environmental sampling test. But since 5004 specifies a screening series or flow, some of the measurements, etc., specified in an individual Test Method are not intended to be applicable in the screening series.

**TABLE V — MIL-STD-883 METHOD 5004, HIGH RELIABILITY SCREENING**

| TEST   | MIL-STD-883<br>METHOD   | CLASS A   | CLASS B  | CLASS C   | CLARIFICATIONS<br>(See Note 7)   |
|--|---|---|--|---|--|
| Internal Visual (preseal)                    | 2010.1  | Cond. A   | Cond. B  | Cond. B   | Test Condition A, Paragraph 3.1.1.7, a, delete the words "and parameter".  |
| Stabilization Bake                           | 1008 (24 hours)   | Cond. C   | Cond. C  | Cond. C   | Condition C (150°C) max. for au/al metallization system. Cond. D (200°C) max. for al/al metallization system. No electrical measurements at this point.  |
| Thermal Shock                                | 1011  | Cond. C   | Not required.<br>NOTE 5  | Not required.<br>NOTE 5   | Cond. C (150°C) max. for au/al metallization system. Cond. D (200°C) max. for al/al metallization system. No electrical measurements, no external visual inspection at this point.               |
| Temperature Cycling                          | 1010  | Cond. C   | Cond. C<br>NOTE 5  | Cond. C<br>NOTE 5   | (150°C) max. for au/al metallization system. Cond. D (200°C) max. for al/al metallization system. No electrical measurements, no external visual inspection, no hermeticity tests at this point. |
| Mechanical Shock                             | 2002, Y1 plane only   | Cond. B   | Not Required   | Not Required  | No electrical measurements at this point.  |
| Centrifuge                                   | 2001  | Cond. E<br>Y2 then Y1 plane   | Cond. E<br>Y1 plane  | Cond. E<br>Y1 plane   |  |
| Hermeticity<br>A. Fine Leak<br>B. Gross Leak | 1014, Note 6<br>(Hermetic devices only)                                   | Cond. A or B<br>Cond. C   | Cond. A or B<br>Cond. C  | Cond. A or B<br>Cond. C   |  |
| Critical Electrical Parameters               | Signetics Subgroup A.3  | Read and Record   | Not Required   | Not Required  |  |
| Burn-In Test                                 | 1015, TA = +125°C   | 240 hours Cond. D<br>or E (as applicable)   | 168 hours Cond. D<br>or E (as applicable)  | Not Required  |  |
| Critical Electrical Parameters               | Signetics Subgroup A.3  | Read and Record   | Not Required   | Not Required  |  |
| Signetics FAILURE CRITERIA                   |   | Table IV  | Not Required   | Not Required  |  |
| Reverse Bias Burn In                         | -1015, TA = +150°C<br>t = 72 hours  | Cond. A or C  | Not Required   | Not Required  | Required only when specified in the applicable procurement document. Signetics standard burn-in (above) includes reverse bias of unused junctions.   |
| Final Electrical Test                        | Perform go/no go<br>measurements of<br>Signetics Subgroup<br>A Parameters | Signetics Subgroups<br>A 2, A 4, A 5, A 6,<br>Functional tests,<br>truth table when<br>applicable | Signetics Subgroups<br>A 2, A 3, A 6,<br>Functional tests,<br>truth table<br>when applicable | Signetics Subgroups<br>A 2, A 3 Functional<br>tests, truth table<br>when applicable |  |
| Radiographic Inspection                      | 2012  | Yes   | Not Required   | Not Required  |  |
| External Visual                              | 2009  | Yes   | Yes  | Yes   |  |



**SECTION  
CUSTOMER ORDERING INFORMATION**

8  
B

N8205Y - CB175      ASCII-TO-EBCDIC, EBCDIC-TO-ASCII  
 N8204Y - CB504      ASCII-TO-EBCDIC CODE CONVERTER  
 N8204Y - CB505      EBCDIC-TO-ASCII CODE CONVERTER

**ASCII (ADDRESS) TO EBCDIC (DATA)**

**8205 — CB175 FIRST HALF**

**8204 — CB504**

|              |              |              |              |              |              |              |              |
|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|
| 0 00000000   | 1 00000001   | 2 00000010   | 3 00000011   | 128 00100000 | 129 00100001 | 130 00100010 | 131 00100011 |
| 4 00110111   | 5 00101101   | 6 00101110   | 7 00101111   | 132 00100100 | 133 00101001 | 134 00000110 | 135 00010111 |
| 8 00010110   | 9 00000101   | 10 00100101  | 11 00001011  | 136 00101000 | 137 00101001 | 138 00101010 | 139 00101011 |
| 12 00001100  | 13 00001101  | 14 00001110  | 15 00001111  | 140 00101100 | 141 00001001 | 142 00001010 | 143 00011011 |
| 16 00010000  | 17 00001001  | 18 00010010  | 19 00010011  | 144 00110000 | 145 00110001 | 146 00011010 | 147 00110011 |
| 20 00111100  | 21 00111101  | 22 00111000  | 23 00100110  | 148 00110100 | 149 00110101 | 150 00110110 | 151 00001000 |
| 24 00011000  | 25 00011001  | 26 00111111  | 27 00100111  | 152 00111000 | 153 00111001 | 154 00111010 | 155 00111011 |
| 28 00011100  | 29 00011101  | 30 00011110  | 31 00011111  | 156 00000100 | 157 00010100 | 158 00111110 | 159 11100001 |
| 32 01000000  | 33 01000111  | 34 01111111  | 35 01111001  | 160 01000001 | 161 01000011 | 162 01000011 | 163 01000100 |
| 36 01011011  | 37 01101100  | 38 01010000  | 39 01111001  | 164 01000101 | 165 01000110 | 166 01000111 | 167 01001000 |
| 40 01001101  | 41 01011101  | 42 01011100  | 43 01001110  | 168 01001001 | 169 01010001 | 170 01010010 | 171 01010011 |
| 44 01101011  | 45 01100000  | 46 01001011  | 47 01100001  | 172 01010100 | 173 01010101 | 174 01010110 | 175 01010111 |
| 48 11110000  | 49 11110001  | 50 11110010  | 51 11110011  | 176 01011000 | 177 01011001 | 178 01100010 | 179 01100011 |
| 52 11110100  | 53 11110101  | 54 11110110  | 55 11110111  | 180 01100100 | 181 01100101 | 182 01100110 | 183 01100111 |
| 56 11111000  | 57 11111001  | 58 01111010  | 59 01011101  | 184 01101000 | 185 01101001 | 186 01110000 | 187 01110001 |
| 60 01001100  | 61 01111100  | 62 01101110  | 63 01101111  | 188 01110010 | 189 01110011 | 190 01110100 | 191 01110101 |
| 64 01111100  | 65 11000001  | 66 11000010  | 67 11000011  | 192 01110110 | 193 01110111 | 194 01111000 | 195 10000000 |
| 68 11000100  | 69 11000101  | 70 11000110  | 71 11000111  | 196 10000100 | 197 10000101 | 198 10001100 | 199 10001101 |
| 72 11001000  | 73 11001001  | 74 11001001  | 75 11010010  | 200 10000110 | 201 10000111 | 202 10000000 | 203 10011010 |
| 76 11010011  | 77 11010100  | 78 11010101  | 79 11010110  | 204 10011011 | 205 10011100 | 206 10011101 | 207 10011110 |
| 80 11010111  | 81 11011000  | 82 11011001  | 83 11000010  | 208 10011111 | 209 10100000 | 210 10101010 | 211 10101011 |
| 84 11100011  | 85 11100100  | 86 11000101  | 87 11000110  | 212 10101100 | 213 10101101 | 214 10101110 | 215 10101111 |
| 88 11100111  | 89 11101000  | 90 11101001  | 91 01001010  | 216 10110000 | 217 10110001 | 218 10110010 | 219 10110011 |
| 92 11100000  | 93 01011010  | 94 01011111  | 95 01101101  | 220 10110100 | 221 10110101 | 222 10110110 | 223 10110111 |
| 96 01111001  | 97 10000001  | 98 10000010  | 99 10000011  | 224 10110000 | 225 10110001 | 226 10110010 | 227 10110011 |
| 100 00000000 | 101 10000010 | 102 10000010 | 103 10000011 | 228 10111100 | 229 10111101 | 230 10111110 | 231 10111111 |
| 104 10001000 | 105 10001001 | 106 10010001 | 107 10010010 | 232 11000100 | 233 11000101 | 234 11000110 | 235 11000111 |
| 108 10010011 | 109 10010100 | 110 10010101 | 111 10010110 | 236 11000110 | 237 11000111 | 238 11011010 | 239 11011011 |
| 112 10010111 | 113 10011000 | 114 10011001 | 115 10100010 | 240 11011000 | 241 11011001 | 242 11011110 | 243 11011111 |
| 116 10100011 | 117 10100100 | 118 10100101 | 119 10100110 | 244 11010100 | 245 11010101 | 246 11011000 | 247 11011011 |
| 120 10100111 | 121 10101000 | 122 10101001 | 123 11000000 | 248 11010110 | 249 11010111 | 250 11111010 | 251 11111011 |
| 124 01101010 | 125 11010000 | 126 10100001 | 127 00000111 | 252 11111100 | 253 11111101 | 254 11111110 | 255 11111111 |

**EBCDIC (ADDRESS) TO ASCII (DATA)**

**8205 — CB175 SECOND HALF**

**8204 — CB505**

|              |              |              |              |              |              |              |              |
|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|
| 256 00000000 | 257 00000001 | 258 00000010 | 259 00000011 | 384 11000011 | 385 01100001 | 386 01100010 | 387 01100011 |
| 260 10011100 | 261 00001001 | 262 10000110 | 263 01111111 | 388 01100100 | 389 01100101 | 390 01100110 | 391 01100111 |
| 264 10010111 | 265 10001101 | 266 10001110 | 267 00001011 | 392 01101000 | 393 01101001 | 394 11000100 | 395 11000101 |
| 268 00001100 | 269 00001101 | 270 00001110 | 271 00001111 | 396 11000010 | 397 11000011 | 398 11000100 | 399 11000101 |
| 272 00010000 | 273 00010001 | 274 00010010 | 275 00010011 | 400 11001010 | 401 11001010 | 402 01101011 | 403 01101100 |
| 276 10011101 | 277 10000101 | 278 00001000 | 279 10000011 | 404 01101101 | 405 01101110 | 406 01101111 | 407 01100000 |
| 280 00011000 | 281 00011001 | 282 10010010 | 283 10001111 | 408 01110000 | 409 01110001 | 410 11001011 | 411 11001100 |
| 284 00011100 | 285 00011101 | 286 00011110 | 287 00011111 | 412 11001001 | 413 11000110 | 414 11001111 | 415 11010000 |
| 288 10000000 | 289 10000001 | 290 10000010 | 291 10000011 | 416 11010001 | 417 01111110 | 418 01110011 | 419 01110100 |
| 292 10000100 | 293 00000100 | 294 00000111 | 295 00001101 | 420 01110101 | 421 01110110 | 422 01110111 | 423 01110000 |
| 296 00001000 | 297 10000101 | 298 10001010 | 299 10001011 | 424 01110001 | 425 01110010 | 426 11010010 | 427 11010011 |
| 300 10000100 | 301 00000101 | 302 00000010 | 303 00000011 | 428 11010100 | 429 11010101 | 430 11010110 | 431 11010111 |
| 304 10010000 | 305 10010001 | 306 00010110 | 307 10010011 | 432 11011000 | 433 11011001 | 434 11011010 | 435 11011011 |
| 308 10010100 | 309 10010101 | 310 10010110 | 311 00000000 | 436 11011100 | 437 11011001 | 438 11011110 | 439 11011111 |
| 312 00111100 | 313 10011001 | 314 10011010 | 315 10011011 | 440 11100000 | 441 11100001 | 442 11100010 | 443 11100011 |
| 316 00010100 | 317 00010101 | 318 10011100 | 319 00011010 | 444 11000000 | 445 11000001 | 446 11000010 | 447 11000011 |
| 320 00100000 | 321 10100000 | 322 10100001 | 323 10100010 | 448 01110101 | 449 01000001 | 450 01000010 | 451 01000011 |
| 324 10100011 | 325 10100100 | 326 10100101 | 327 10100110 | 452 00000000 | 453 01000001 | 454 01000010 | 455 01000011 |
| 328 10100111 | 329 10101000 | 330 00101100 | 331 00101101 | 456 00000000 | 457 01000001 | 458 11101000 | 459 11101001 |
| 332 00111100 | 333 00101000 | 334 00101010 | 335 00000001 | 460 11010100 | 461 11010101 | 462 11011100 | 463 11011101 |
| 336 00100110 | 337 10101001 | 338 10101010 | 339 10101011 | 464 01111101 | 465 01000100 | 466 01000101 | 467 01001100 |
| 340 10101100 | 341 10101101 | 342 10101110 | 343 10101111 | 468 01001101 | 469 01000110 | 470 01001111 | 471 01010000 |
| 344 10100000 | 345 10100001 | 346 01011101 | 347 00100000 | 472 01010001 | 473 01010010 | 474 11101110 | 475 11101111 |
| 348 00101010 | 349 00101001 | 350 00111000 | 351 01011100 | 476 11110000 | 477 11110001 | 478 11110010 | 479 11110011 |
| 352 00101101 | 353 00101111 | 354 10110010 | 355 10110011 | 480 01011100 | 481 10011111 | 482 01010011 | 483 01010100 |
| 356 10110100 | 357 10110101 | 358 10110110 | 359 10110111 | 484 01010101 | 485 01010110 | 486 01010111 | 487 01011000 |
| 360 10111000 | 361 10111001 | 362 01111100 | 363 00101100 | 488 01011001 | 489 01011010 | 490 11110100 | 491 11110101 |
| 364 00100101 | 365 01011111 | 366 00111110 | 367 00111111 | 492 11110110 | 493 11110111 | 494 11110000 | 495 11110001 |
| 368 10111010 | 369 10111011 | 370 10111100 | 371 10111101 | 496 00110000 | 497 00110001 | 498 00110010 | 499 00110011 |
| 372 10111110 | 373 10111111 | 374 11000000 | 375 11000001 | 500 00110100 | 501 00110101 | 502 00110110 | 503 00110111 |
| 376 11000010 | 377 01100000 | 378 00111010 | 379 00100001 | 504 00111000 | 505 00111001 | 506 11111010 | 507 11111011 |
| 380 01000000 | 381 00100011 | 382 00111101 | 383 00100001 | 508 11111100 | 509 11111101 | 510 11111110 | 511 11111111 |

N82281 - CD162 PATTERN  
USASC II ROW CHARACTER GENERATOR

| $A_0 A_1 A_2$ |  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
|---------------|--|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| $A_3 A_4 A_5$ | 0<br>0   | 0<br>0                               | 0<br>1                               | 0<br>0                               | 1<br>1                               | 0<br>0                               | 1<br>0                               | 1<br>1                               | 1<br>0                               | 1<br>1                               |
| $A_6 A_7 A_8$ | 0<br>0   | 0<br>0                               | 0<br>1                               | 0<br>0                               | 0<br>1                               | 0<br>0                               | 0<br>1                               | 0<br>0                               | 0<br>1                               | 0<br>1                               |
| $A_9$         | 0<br>$0_4 0_3 0_2 0_1$   | 1<br>$0_4 0_3 0_2 0_1$               | 0<br>$0_4 0_3 0_2 0_1$               | 1<br>$0_4 0_3 0_2 0_1$               | 0<br>$0_4 0_3 0_2 0_1$               | 1<br>$0_4 0_3 0_2 0_1$               | 0<br>$0_4 0_3 0_2 0_1$               | 1<br>$0_4 0_3 0_2 0_1$               | 0<br>$0_4 0_3 0_2 0_1$               | 1<br>$0_4 0_3 0_2 0_1$               |
| 0 0 0         | 0 0 0<br>0 0 1<br>0 1 0<br>0 1 1<br>1 0 0<br>1 0 1<br>1 1 0<br>1 1 1 | 0<br>A<br>B<br>C<br>D<br>E<br>F<br>G |
| 0 0 1         | 0 0 0<br>0 0 1<br>0 1 0<br>0 1 1<br>1 0 0<br>1 0 1<br>1 1 0<br>1 1 1 | 0<br>H<br>I<br>J<br>K<br>L<br>M<br>N |
| 0 1 0         | 0 0 0<br>0 0 1<br>0 1 0<br>0 1 1<br>1 0 0<br>1 0 1<br>1 1 0<br>1 1 1 | 0<br>P<br>Q<br>R<br>S<br>T<br>U<br>V |
| 0 1 1         | 0 0 0<br>0 0 1<br>0 1 0<br>0 1 1<br>1 0 0<br>1 0 1<br>1 1 0<br>1 1 1 | 0<br>X<br>Y<br>Z<br>U                |
| 1 0 0         | 0 0 0<br>0 0 1<br>0 1 0<br>0 1 1<br>1 0 0<br>1 0 1<br>1 1 0<br>1 1 1 | 0<br>.                               |
| 1 0 1         | 0 0 0<br>0 0 1<br>0 1 0<br>0 1 1<br>1 0 0<br>1 0 1<br>1 1 0<br>1 1 1 | 0<br>.                               |
| 1 1 0         | 0 0 0<br>0 0 1<br>0 1 0<br>0 1 1<br>1 0 0<br>1 0 1<br>1 1 0<br>1 1 1 | 0<br>0<br>1<br>2<br>3<br>4<br>5<br>6 |
| 1 1 1         | 0 0 0<br>0 0 1<br>0 1 0<br>0 1 1<br>1 0 0<br>1 0 1<br>1 1 0<br>1 1 1 | 0<br>8<br>9                          | 0<br>8<br>9                          | 0<br>.                               |

## 2048/4096 BIT READ ONLY MEMORY TRUTH TABLE/ORDERING BLANK

| CUSTOMER: _____                      |                |                |                |                |                |                |                | THIS PORTION TO BE COMPLETED BY SIGNETICS |      |                |                |                |                |                |                |                |                |      |                |                |                |                |                |                |                |                |     |
|--------------------------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----|
| P.O. NO.: _____                      |                |                |                |                |                |                |                | PART NO.: _____                           |      |                |                |                |                |                |                |                |                |      |                |                |                |                |                |                |                |                |     |
| YOUR PART NO.: _____                 |                |                |                |                |                |                |                | S.D. NO.: _____                           |      |                |                |                |                |                |                |                |                |      |                |                |                |                |                |                |                |                |     |
| DATE: _____                          |                |                |                |                |                |                |                | DATE RECEIVED: _____                      |      |                |                |                |                |                |                |                |                |      |                |                |                |                |                |                |                |                |     |
| Note: For 256 x 8 Use This Page Only |                |                |                |                |                |                |                |   |      |                |                |                |                |                |                |                |                |      |                |                |                |                |                |                |                |                |     |
| Word                                 | O <sub>8</sub> | O <sub>7</sub> | O <sub>6</sub> | O <sub>5</sub> | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub>                            | Word | O <sub>8</sub> | O <sub>7</sub> | O <sub>6</sub> | O <sub>5</sub> | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub> | Word | O <sub>8</sub> | O <sub>7</sub> | O <sub>6</sub> | O <sub>5</sub> | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub> |     |
| 0                                    |                |                |                |                |                |                |                |   | 64   |                |                |                |                |                |                |                |                | 128  |                |                |                |                |                |                |                |                | 192 |
| 1                                    |                |                |                |                |                |                |                |   | 65   |                |                |                |                |                |                |                |                | 129  |                |                |                |                |                |                |                |                | 193 |
| 2                                    |                |                |                |                |                |                |                |   | 66   |                |                |                |                |                |                |                |                | 130  |                |                |                |                |                |                |                |                | 194 |
| 3                                    |                |                |                |                |                |                |                |   | 67   |                |                |                |                |                |                |                |                | 131  |                |                |                |                |                |                |                |                | 195 |
| 4                                    |                |                |                |                |                |                |                |   | 68   |                |                |                |                |                |                |                |                | 132  |                |                |                |                |                |                |                |                | 196 |
| 5                                    |                |                |                |                |                |                |                |   | 69   |                |                |                |                |                |                |                |                | 133  |                |                |                |                |                |                |                |                | 197 |
| 6                                    |                |                |                |                |                |                |                |   | 70   |                |                |                |                |                |                |                |                | 134  |                |                |                |                |                |                |                |                | 198 |
| 7                                    |                |                |                |                |                |                |                |   | 71   |                |                |                |                |                |                |                |                | 135  |                |                |                |                |                |                |                |                | 199 |
| 8                                    |                |                |                |                |                |                |                |   | 72   |                |                |                |                |                |                |                |                | 136  |                |                |                |                |                |                |                |                | 200 |
| 9                                    |                |                |                |                |                |                |                |   | 73   |                |                |                |                |                |                |                |                | 137  |                |                |                |                |                |                |                |                | 201 |
| 10                                   |                |                |                |                |                |                |                |   | 74   |                |                |                |                |                |                |                |                | 138  |                |                |                |                |                |                |                |                | 202 |
| 11                                   |                |                |                |                |                |                |                |   | 75   |                |                |                |                |                |                |                |                | 139  |                |                |                |                |                |                |                |                | 203 |
| 12                                   |                |                |                |                |                |                |                |   | 76   |                |                |                |                |                |                |                |                | 140  |                |                |                |                |                |                |                |                | 204 |
| 13                                   |                |                |                |                |                |                |                |   | 77   |                |                |                |                |                |                |                |                | 141  |                |                |                |                |                |                |                |                | 205 |
| 14                                   |                |                |                |                |                |                |                |   | 78   |                |                |                |                |                |                |                |                | 142  |                |                |                |                |                |                |                |                | 206 |
| 15                                   |                |                |                |                |                |                |                |   | 79   |                |                |                |                |                |                |                |                | 143  |                |                |                |                |                |                |                |                | 207 |
| 16                                   |                |                |                |                |                |                |                |   | 80   |                |                |                |                |                |                |                |                | 144  |                |                |                |                |                |                |                |                | 208 |
| 17                                   |                |                |                |                |                |                |                |   | 81   |                |                |                |                |                |                |                |                | 145  |                |                |                |                |                |                |                |                | 209 |
| 18                                   |                |                |                |                |                |                |                |   | 82   |                |                |                |                |                |                |                |                | 146  |                |                |                |                |                |                |                |                | 210 |
| 19                                   |                |                |                |                |                |                |                |   | 83   |                |                |                |                |                |                |                |                | 147  |                |                |                |                |                |                |                |                | 211 |
| 20                                   |                |                |                |                |                |                |                |   | 84   |                |                |                |                |                |                |                |                | 148  |                |                |                |                |                |                |                |                | 212 |
| 21                                   |                |                |                |                |                |                |                |   | 85   |                |                |                |                |                |                |                |                | 149  |                |                |                |                |                |                |                |                | 213 |
| 22                                   |                |                |                |                |                |                |                |   | 86   |                |                |                |                |                |                |                |                | 150  |                |                |                |                |                |                |                |                | 214 |
| 23                                   |                |                |                |                |                |                |                |   | 87   |                |                |                |                |                |                |                |                | 151  |                |                |                |                |                |                |                |                | 215 |
| 24                                   |                |                |                |                |                |                |                |   | 88   |                |                |                |                |                |                |                |                | 152  |                |                |                |                |                |                |                |                | 216 |
| 25                                   |                |                |                |                |                |                |                |   | 89   |                |                |                |                |                |                |                |                | 153  |                |                |                |                |                |                |                |                | 217 |
| 26                                   |                |                |                |                |                |                |                |   | 90   |                |                |                |                |                |                |                |                | 154  |                |                |                |                |                |                |                |                | 218 |
| 27                                   |                |                |                |                |                |                |                |   | 91   |                |                |                |                |                |                |                |                | 155  |                |                |                |                |                |                |                |                | 219 |
| 28                                   |                |                |                |                |                |                |                |   | 92   |                |                |                |                |                |                |                |                | 156  |                |                |                |                |                |                |                |                | 220 |
| 29                                   |                |                |                |                |                |                |                |   | 93   |                |                |                |                |                |                |                |                | 157  |                |                |                |                |                |                |                |                | 221 |
| 30                                   |                |                |                |                |                |                |                |   | 94   |                |                |                |                |                |                |                |                | 158  |                |                |                |                |                |                |                |                | 222 |
| 31                                   |                |                |                |                |                |                |                |   | 95   |                |                |                |                |                |                |                |                | 159  |                |                |                |                |                |                |                |                | 223 |
| 32                                   |                |                |                |                |                |                |                |   | 96   |                |                |                |                |                |                |                |                | 160  |                |                |                |                |                |                |                |                | 224 |
| 33                                   |                |                |                |                |                |                |                |   | 97   |                |                |                |                |                |                |                |                | 161  |                |                |                |                |                |                |                |                | 225 |
| 34                                   |                |                |                |                |                |                |                |   | 98   |                |                |                |                |                |                |                |                | 162  |                |                |                |                |                |                |                |                | 226 |
| 35                                   |                |                |                |                |                |                |                |   | 99   |                |                |                |                |                |                |                |                | 163  |                |                |                |                |                |                |                |                | 227 |
| 36                                   |                |                |                |                |                |                |                |   | 100  |                |                |                |                |                |                |                |                | 164  |                |                |                |                |                |                |                |                | 228 |
| 37                                   |                |                |                |                |                |                |                |   | 101  |                |                |                |                |                |                |                |                | 165  |                |                |                |                |                |                |                |                | 229 |
| 38                                   |                |                |                |                |                |                |                |   | 102  |                |                |                |                |                |                |                |                | 166  |                |                |                |                |                |                |                |                | 230 |
| 39                                   |                |                |                |                |                |                |                |   | 103  |                |                |                |                |                |                |                |                | 167  |                |                |                |                |                |                |                |                | 231 |
| 40                                   |                |                |                |                |                |                |                |   | 104  |                |                |                |                |                |                |                |                | 168  |                |                |                |                |                |                |                |                | 232 |
| 41                                   |                |                |                |                |                |                |                |   | 105  |                |                |                |                |                |                |                |                | 169  |                |                |                |                |                |                |                |                | 233 |
| 42                                   |                |                |                |                |                |                |                |   | 106  |                |                |                |                |                |                |                |                | 170  |                |                |                |                |                |                |                |                | 234 |
| 43                                   |                |                |                |                |                |                |                |   | 107  |                |                |                |                |                |                |                |                | 171  |                |                |                |                |                |                |                |                | 235 |
| 44                                   |                |                |                |                |                |                |                |   | 108  |                |                |                |                |                |                |                |                | 172  |                |                |                |                |                |                |                |                | 236 |
| 45                                   |                |                |                |                |                |                |                |   | 109  |                |                |                |                |                |                |                |                | 173  |                |                |                |                |                |                |                |                | 237 |
| 46                                   |                |                |                |                |                |                |                |   | 110  |                |                |                |                |                |                |                |                | 174  |                |                |                |                |                |                |                |                | 238 |
| 47                                   |                |                |                |                |                |                |                |   | 111  |                |                |                |                |                |                |                |                | 175  |                |                |                |                |                |                |                |                | 239 |
| 48                                   |                |                |                |                |                |                |                |   | 112  |                |                |                |                |                |                |                |                | 176  |                |                |                |                |                |                |                |                | 240 |
| 49                                   |                |                |                |                |                |                |                |   | 113  |                |                |                |                |                |                |                |                | 177  |                |                |                |                |                |                |                |                | 241 |
| 50                                   |                |                |                |                |                |                |                |   | 114  |                |                |                |                |                |                |                |                | 178  |                |                |                |                |                |                |                |                | 242 |
| 51                                   |                |                |                |                |                |                |                |   | 115  |                |                |                |                |                |                |                |                | 179  |                |                |                |                |                |                |                |                | 243 |
| 52                                   |                |                |                |                |                |                |                |   | 116  |                |                |                |                |                |                |                |                | 180  |                |                |                |                |                |                |                |                | 244 |
| 53                                   |                |                |                |                |                |                |                |   | 117  |                |                |                |                |                |                |                |                | 181  |                |                |                |                |                |                |                |                | 245 |
| 54                                   |                |                |                |                |                |                |                |   | 118  |                |                |                |                |                |                |                |                | 182  |                |                |                |                |                |                |                |                | 246 |
| 55                                   |                |                |                |                |                |                |                |   | 119  |                |                |                |                |                |                |                |                | 183  |                |                |                |                |                |                |                |                | 247 |
| 56                                   |                |                |                |                |                |                |                |   | 120  |                |                |                |                |                |                |                |                | 184  |                |                |                |                |                |                |                |                | 248 |
| 57                                   |                |                |                |                |                |                |                |   | 121  |                |                |                |                |                |                |                |                | 185  |                |                |                |                |                |                |                |                | 249 |
| 58                                   |                |                |                |                |                |                |                |   | 122  |                |                |                |                |                |                |                |                | 186  |                |                |                |                |                |                |                |                | 250 |
| 59                                   |                |                |                |                |                |                |                |   | 123  |                |                |                |                |                |                |                |                | 187  |                |                |                |                |                |                |                |                | 251 |
| 60                                   |                |                |                |                |                |                |                |   | 124  |                |                |                |                |                |                |                |                | 188  |                |                |                |                |                |                |                |                | 252 |
| 61                                   |                |                |                |                |                |                |                |   | 125  |                |                |                |                |                |                |                |                | 189  |                |                |                |                |                |                |                |                | 253 |
| 62                                   |                |                |                |                |                |                |                |   | 126  |                |                |                |                |                |                |                |                | 190  |                |                |                |                |                |                |                |                | 254 |
| 63                                   |                |                |                |                |                |                |                |   | 127  |                |                |                |                |                |                |                |                | 191  |                |                |                |                |                |                |                |                | 255 |

(8204,8205)

## 2048/4096 BIT READ ONLY MEMORY TRUTH TABLE/ORDERING BLANK

| CUSTOMER: _____                          |                |                |                |                |                |                |                |                |      | THIS PORTION TO BE COMPLETED BY SIGNETICS |                |                |                |                |                |                |                |      |                |                |                |                |                |                |                |                |      |        |  |  |  |  |  |  |  |
|--|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|------|---|----------------|----------------|----------------|----------------|----------------|----------------|----------------|------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|------|--------|--|--|--|--|--|--|--|
| P.O. NO.: _____                          |                |                |                |                |                |                |                |                |      | PART NO.: _____                           |                |                |                |                |                |                |                |      |                |                |                |                |                |                |                |                |      |        |  |  |  |  |  |  |  |
| YOUR PART NO.: _____                     |                |                |                |                |                |                |                |                |      | S.D. NO.: _____                           |                |                |                |                |                |                |                |      |                |                |                |                |                |                |                |                |      |        |  |  |  |  |  |  |  |
| DATE: _____                              |                |                |                |                |                |                |                |                |      | DATE RECEIVED: _____                      |                |                |                |                |                |                |                |      |                |                |                |                |                |                |                |                |      |        |  |  |  |  |  |  |  |
| Note: For 256 x 8 Use Previous Page Only |                |                |                |                |                |                |                |                |      |   |                |                |                |                |                |                |                |      |                |                |                |                |                |                |                |                |      |        |  |  |  |  |  |  |  |
| Word                                     | OUTPUT         |                |                |                |                |                |                |                | Word | OUTPUT                                    |                |                |                |                |                |                |                | Word | OUTPUT         |                |                |                |                |                |                |                | Word | OUTPUT |  |  |  |  |  |  |  |
|  | O <sub>8</sub> | O <sub>7</sub> | O <sub>6</sub> | O <sub>5</sub> | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub> |      | O <sub>8</sub>                            | O <sub>7</sub> | O <sub>6</sub> | O <sub>5</sub> | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub> |      | O <sub>8</sub> | O <sub>7</sub> | O <sub>6</sub> | O <sub>5</sub> | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub> |      |        |  |  |  |  |  |  |  |
| 256                                      |                |                |                |                |                |                |                |                | 320  |   |                |                |                |                |                |                |                | 384  |                |                |                |                |                |                |                |                | 448  |        |  |  |  |  |  |  |  |
| 257                                      |                |                |                |                |                |                |                |                | 321  |   |                |                |                |                |                |                |                | 385  |                |                |                |                |                |                |                |                | 449  |        |  |  |  |  |  |  |  |
| 258                                      |                |                |                |                |                |                |                |                | 322  |   |                |                |                |                |                |                |                | 386  |                |                |                |                |                |                |                |                | 450  |        |  |  |  |  |  |  |  |
| 259                                      |                |                |                |                |                |                |                |                | 323  |   |                |                |                |                |                |                |                | 387  |                |                |                |                |                |                |                |                | 451  |        |  |  |  |  |  |  |  |
| 260                                      |                |                |                |                |                |                |                |                | 324  |   |                |                |                |                |                |                |                | 388  |                |                |                |                |                |                |                |                | 452  |        |  |  |  |  |  |  |  |
| 261                                      |                |                |                |                |                |                |                |                | 325  |   |                |                |                |                |                |                |                | 389  |                |                |                |                |                |                |                |                | 453  |        |  |  |  |  |  |  |  |
| 262                                      |                |                |                |                |                |                |                |                | 326  |   |                |                |                |                |                |                |                | 390  |                |                |                |                |                |                |                |                | 454  |        |  |  |  |  |  |  |  |
| 263                                      |                |                |                |                |                |                |                |                | 327  |   |                |                |                |                |                |                |                | 391  |                |                |                |                |                |                |                |                | 455  |        |  |  |  |  |  |  |  |
| 264                                      |                |                |                |                |                |                |                |                | 328  |   |                |                |                |                |                |                |                | 392  |                |                |                |                |                |                |                |                | 456  |        |  |  |  |  |  |  |  |
| 265                                      |                |                |                |                |                |                |                |                | 329  |   |                |                |                |                |                |                |                | 393  |                |                |                |                |                |                |                |                | 457  |        |  |  |  |  |  |  |  |
| 266                                      |                |                |                |                |                |                |                |                | 330  |   |                |                |                |                |                |                |                | 394  |                |                |                |                |                |                |                |                | 458  |        |  |  |  |  |  |  |  |
| 267                                      |                |                |                |                |                |                |                |                | 331  |   |                |                |                |                |                |                |                | 395  |                |                |                |                |                |                |                |                | 459  |        |  |  |  |  |  |  |  |
| 268                                      |                |                |                |                |                |                |                |                | 332  |   |                |                |                |                |                |                |                | 396  |                |                |                |                |                |                |                |                | 460  |        |  |  |  |  |  |  |  |
| 269                                      |                |                |                |                |                |                |                |                | 333  |   |                |                |                |                |                |                |                | 397  |                |                |                |                |                |                |                |                | 461  |        |  |  |  |  |  |  |  |
| 270                                      |                |                |                |                |                |                |                |                | 334  |   |                |                |                |                |                |                |                | 398  |                |                |                |                |                |                |                |                | 462  |        |  |  |  |  |  |  |  |
| 271                                      |                |                |                |                |                |                |                |                | 335  |   |                |                |                |                |                |                |                | 399  |                |                |                |                |                |                |                |                | 463  |        |  |  |  |  |  |  |  |
| 272                                      |                |                |                |                |                |                |                |                | 336  |   |                |                |                |                |                |                |                | 400  |                |                |                |                |                |                |                |                | 464  |        |  |  |  |  |  |  |  |
| 273                                      |                |                |                |                |                |                |                |                | 337  |   |                |                |                |                |                |                |                | 401  |                |                |                |                |                |                |                |                | 465  |        |  |  |  |  |  |  |  |
| 274                                      |                |                |                |                |                |                |                |                | 338  |   |                |                |                |                |                |                |                | 402  |                |                |                |                |                |                |                |                | 466  |        |  |  |  |  |  |  |  |
| 275                                      |                |                |                |                |                |                |                |                | 339  |   |                |                |                |                |                |                |                | 403  |                |                |                |                |                |                |                |                | 467  |        |  |  |  |  |  |  |  |
| 276                                      |                |                |                |                |                |                |                |                | 340  |   |                |                |                |                |                |                |                | 404  |                |                |                |                |                |                |                |                | 468  |        |  |  |  |  |  |  |  |
| 277                                      |                |                |                |                |                |                |                |                | 341  |   |                |                |                |                |                |                |                | 405  |                |                |                |                |                |                |                |                | 469  |        |  |  |  |  |  |  |  |
| 278                                      |                |                |                |                |                |                |                |                | 342  |   |                |                |                |                |                |                |                | 406  |                |                |                |                |                |                |                |                | 470  |        |  |  |  |  |  |  |  |
| 279                                      |                |                |                |                |                |                |                |                | 343  |   |                |                |                |                |                |                |                | 407  |                |                |                |                |                |                |                |                | 471  |        |  |  |  |  |  |  |  |
| 280                                      |                |                |                |                |                |                |                |                | 344  |   |                |                |                |                |                |                |                | 408  |                |                |                |                |                |                |                |                | 472  |        |  |  |  |  |  |  |  |
| 281                                      |                |                |                |                |                |                |                |                | 345  |   |                |                |                |                |                |                |                | 409  |                |                |                |                |                |                |                |                | 473  |        |  |  |  |  |  |  |  |
| 282                                      |                |                |                |                |                |                |                |                | 346  |   |                |                |                |                |                |                |                | 410  |                |                |                |                |                |                |                |                | 474  |        |  |  |  |  |  |  |  |
| 283                                      |                |                |                |                |                |                |                |                | 347  |   |                |                |                |                |                |                |                | 411  |                |                |                |                |                |                |                |                | 475  |        |  |  |  |  |  |  |  |
| 284                                      |                |                |                |                |                |                |                |                | 348  |   |                |                |                |                |                |                |                | 412  |                |                |                |                |                |                |                |                | 476  |        |  |  |  |  |  |  |  |
| 285                                      |                |                |                |                |                |                |                |                | 349  |   |                |                |                |                |                |                |                | 413  |                |                |                |                |                |                |                |                | 477  |        |  |  |  |  |  |  |  |
| 286                                      |                |                |                |                |                |                |                |                | 350  |   |                |                |                |                |                |                |                | 414  |                |                |                |                |                |                |                |                | 478  |        |  |  |  |  |  |  |  |
| 287                                      |                |                |                |                |                |                |                |                | 351  |   |                |                |                |                |                |                |                | 415  |                |                |                |                |                |                |                |                | 479  |        |  |  |  |  |  |  |  |
| 288                                      |                |                |                |                |                |                |                |                | 352  |   |                |                |                |                |                |                |                | 416  |                |                |                |                |                |                |                |                | 480  |        |  |  |  |  |  |  |  |
| 289                                      |                |                |                |                |                |                |                |                | 353  |   |                |                |                |                |                |                |                | 417  |                |                |                |                |                |                |                |                | 481  |        |  |  |  |  |  |  |  |
| 290                                      |                |                |                |                |                |                |                |                | 354  |   |                |                |                |                |                |                |                | 418  |                |                |                |                |                |                |                |                | 482  |        |  |  |  |  |  |  |  |
| 291                                      |                |                |                |                |                |                |                |                | 355  |   |                |                |                |                |                |                |                | 419  |                |                |                |                |                |                |                |                | 483  |        |  |  |  |  |  |  |  |
| 292                                      |                |                |                |                |                |                |                |                | 356  |   |                |                |                |                |                |                |                | 420  |                |                |                |                |                |                |                |                | 484  |        |  |  |  |  |  |  |  |
| 293                                      |                |                |                |                |                |                |                |                | 357  |   |                |                |                |                |                |                |                | 421  |                |                |                |                |                |                |                |                | 485  |        |  |  |  |  |  |  |  |
| 294                                      |                |                |                |                |                |                |                |                | 358  |   |                |                |                |                |                |                |                | 422  |                |                |                |                |                |                |                |                | 486  |        |  |  |  |  |  |  |  |
| 295                                      |                |                |                |                |                |                |                |                | 359  |   |                |                |                |                |                |                |                | 423  |                |                |                |                |                |                |                |                | 487  |        |  |  |  |  |  |  |  |
| 296                                      |                |                |                |                |                |                |                |                | 360  |   |                |                |                |                |                |                |                | 424  |                |                |                |                |                |                |                |                | 488  |        |  |  |  |  |  |  |  |
| 297                                      |                |                |                |                |                |                |                |                | 361  |   |                |                |                |                |                |                |                | 425  |                |                |                |                |                |                |                |                | 489  |        |  |  |  |  |  |  |  |
| 298                                      |                |                |                |                |                |                |                |                | 362  |   |                |                |                |                |                |                |                | 426  |                |                |                |                |                |                |                |                | 490  |        |  |  |  |  |  |  |  |
| 299                                      |                |                |                |                |                |                |                |                | 363  |   |                |                |                |                |                |                |                | 427  |                |                |                |                |                |                |                |                | 491  |        |  |  |  |  |  |  |  |
| 300                                      |                |                |                |                |                |                |                |                | 364  |   |                |                |                |                |                |                |                | 428  |                |                |                |                |                |                |                |                | 492  |        |  |  |  |  |  |  |  |
| 301                                      |                |                |                |                |                |                |                |                | 365  |   |                |                |                |                |                |                |                | 429  |                |                |                |                |                |                |                |                | 493  |        |  |  |  |  |  |  |  |
| 302                                      |                |                |                |                |                |                |                |                | 366  |   |                |                |                |                |                |                |                | 430  |                |                |                |                |                |                |                |                | 494  |        |  |  |  |  |  |  |  |
| 303                                      |                |                |                |                |                |                |                |                | 367  |   |                |                |                |                |                |                |                | 431  |                |                |                |                |                |                |                |                | 495  |        |  |  |  |  |  |  |  |
| 304                                      |                |                |                |                |                |                |                |                | 368  |   |                |                |                |                |                |                |                | 432  |                |                |                |                |                |                |                |                | 496  |        |  |  |  |  |  |  |  |
| 305                                      |                |                |                |                |                |                |                |                | 369  |   |                |                |                |                |                |                |                | 433  |                |                |                |                |                |                |                |                | 497  |        |  |  |  |  |  |  |  |
| 306                                      |                |                |                |                |                |                |                |                | 370  |   |                |                |                |                |                |                |                | 434  |                |                |                |                |                |                |                |                | 498  |        |  |  |  |  |  |  |  |
| 307                                      |                |                |                |                |                |                |                |                | 371  |   |                |                |                |                |                |                |                | 435  |                |                |                |                |                |                |                |                | 499  |        |  |  |  |  |  |  |  |
| 308                                      |                |                |                |                |                |                |                |                | 372  |   |                |                |                |                |                |                |                | 436  |                |                |                |                |                |                |                |                | 500  |        |  |  |  |  |  |  |  |
| 309                                      |                |                |                |                |                |                |                |                | 373  |   |                |                |                |                |                |                |                | 437  |                |                |                |                |                |                |                |                | 501  |        |  |  |  |  |  |  |  |
| 310                                      |                |                |                |                |                |                |                |                | 374  |   |                |                |                |                |                |                |                | 438  |                |                |                |                |                |                |                |                | 502  |        |  |  |  |  |  |  |  |
| 311                                      |                |                |                |                |                |                |                |                | 375  |   |                |                |                |                |                |                |                | 439  |                |                |                |                |                |                |                |                | 503  |        |  |  |  |  |  |  |  |
| 312                                      |                |                |                |                |                |                |                |                | 376  |   |                |                |                |                |                |                |                | 440  |                |                |                |                |                |                |                |                | 504  |        |  |  |  |  |  |  |  |
| 313                                      |                |                |                |                |                |                |                |                | 377  |   |                |                |                |                |                |                |                | 441  |                |                |                |                |                |                |                |                | 505  |        |  |  |  |  |  |  |  |
| 314                                      |                |                |                |                |                |                |                |                | 378  |   |                |                |                |                |                |                |                | 442  |                |                |                |                |                |                |                |                | 506  |        |  |  |  |  |  |  |  |
| 315                                      |                |                |                |                |                |                |                |                | 379  |   |                |                |                |                |                |                |                | 443  |                |                |                |                |                |                |                |                | 507  |        |  |  |  |  |  |  |  |
| 316                                      |                |                |                |                |                |                |                |                | 380  |   |                |                |                |                |                |                |                | 444  |                |                |                |                |                |                |                |                | 508  |        |  |  |  |  |  |  |  |
| 317                                      |                |                |                |                |                |                |                |                | 381  |   |                |                |                |                |                |                |                | 445  |                |                |                |                |                |                |                |                | 509  |        |  |  |  |  |  |  |  |
| 318                                      |                |                |                |                |                |                |                |                | 382  |   |                |                |                |                |                |                |                | 446  |                |                |                |                |                |                |                |                | 510  |        |  |  |  |  |  |  |  |
| 319                                      |                |                |                |                |                |                |                |                | 383  |   |                |                |                |                |                |                |                | 447  |                |                |                |                |                |                |                |                | 511  |        |  |  |  |  |  |  |  |

(8223,8224)

## CB (XXX) 256 BIT READ ONLY MEMORIES TRUTH TABLE/ORDER BLANK

CUSTOMER: \_\_\_\_\_

THIS PORTION TO BE COMPLETED BY SIGNETICS

P.O. NO.: \_\_\_\_\_

PART NO.: \_\_\_\_\_

YOUR PART NO.: \_\_\_\_\_

S.D. NO.: \_\_\_\_\_

DATE: \_\_\_\_\_

DATE RECEIVED: \_\_\_\_\_

| WORD | INPUTS         |                |                |                |                |        | OUTPUTS        |                |                |                |                |                |                |                |
|------|----------------|----------------|----------------|----------------|----------------|--------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
|      | A <sub>4</sub> | A <sub>3</sub> | A <sub>2</sub> | A <sub>1</sub> | A <sub>0</sub> | ENABLE | B <sub>7</sub> | B <sub>6</sub> | B <sub>5</sub> | B <sub>4</sub> | B <sub>3</sub> | B <sub>2</sub> | B <sub>1</sub> | B <sub>0</sub> |
| 0    | 0              | 0              | 0              | 0              | 0              | 0      |                |                |                |                |                |                |                |                |
| 1    | 0              | 0              | 0              | 0              | 1              | 0      |                |                |                |                |                |                |                |                |
| 2    | 0              | 0              | 0              | 1              | 0              | 0      |                |                |                |                |                |                |                |                |
| 3    | 0              | 0              | 0              | 1              | 1              | 0      |                |                |                |                |                |                |                |                |
| 4    | 0              | 0              | 1              | 0              | 0              | 0      |                |                |                |                |                |                |                |                |
| 5    | 0              | 0              | 1              | 0              | 1              | 0      |                |                |                |                |                |                |                |                |
| 6    | 0              | 0              | 1              | 1              | 0              | 0      |                |                |                |                |                |                |                |                |
| 7    | 0              | 0              | 1              | 1              | 1              | 0      |                |                |                |                |                |                |                |                |
| 8    | 0              | 1              | 0              | 0              | 0              | 0      |                |                |                |                |                |                |                |                |
| 9    | 0              | 1              | 0              | 0              | 1              | 0      |                |                |                |                |                |                |                |                |
| 10   | 0              | 1              | 0              | 1              | 0              | 0      |                |                |                |                |                |                |                |                |
| 11   | 0              | 1              | 0              | 1              | 1              | 0      |                |                |                |                |                |                |                |                |
| 12   | 0              | 1              | 1              | 0              | 0              | 0      |                |                |                |                |                |                |                |                |
| 13   | 0              | 1              | 1              | 0              | 1              | 0      |                |                |                |                |                |                |                |                |
| 14   | 0              | 1              | 1              | 1              | 0              | 0      |                |                |                |                |                |                |                |                |
| 15   | 0              | 1              | 1              | 1              | 1              | 0      |                |                |                |                |                |                |                |                |
| 16   | 1              | 0              | 0              | 0              | 0              | 0      |                |                |                |                |                |                |                |                |
| 17   | 1              | 0              | 0              | 0              | 1              | 0      |                |                |                |                |                |                |                |                |
| 18   | 1              | 0              | 0              | 1              | 0              | 0      |                |                |                |                |                |                |                |                |
| 19   | 1              | 0              | 0              | 1              | 1              | 0      |                |                |                |                |                |                |                |                |
| 20   | 1              | 0              | 1              | 0              | 0              | 0      |                |                |                |                |                |                |                |                |
| 21   | 1              | 0              | 1              | 0              | 1              | 0      |                |                |                |                |                |                |                |                |
| 22   | 1              | 0              | 1              | 1              | 0              | 0      |                |                |                |                |                |                |                |                |
| 23   | 1              | 0              | 1              | 1              | 1              | 0      |                |                |                |                |                |                |                |                |
| 24   | 1              | 1              | 0              | 0              | 0              | 0      |                |                |                |                |                |                |                |                |
| 25   | 1              | 1              | 0              | 0              | 1              | 0      |                |                |                |                |                |                |                |                |
| 26   | 1              | 1              | 0              | 1              | 0              | 0      |                |                |                |                |                |                |                |                |
| 27   | 1              | 1              | 0              | 1              | 1              | 0      |                |                |                |                |                |                |                |                |
| 28   | 1              | 1              | 1              | 0              | 0              | 0      |                |                |                |                |                |                |                |                |
| 29   | 1              | 1              | 1              | 0              | 1              | 0      |                |                |                |                |                |                |                |                |
| 30   | 1              | 1              | 1              | 1              | 0              | 0      |                |                |                |                |                |                |                |                |
| 31   | 1              | 1              | 1              | 1              | 1              | 0      |                |                |                |                |                |                |                |                |
| ALL  | X              | X              | X              | X              | X              | 1      | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              |

## CB (XXXX) 1024 BIT READ ONLY MEMORY TRUTH TABLE/ORDER BLANK

| CUSTOMER: _____      |                |                |                |                | THIS PORTION TO BE COMPLETED BY SIGNETICS |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
|----------------------|----------------|----------------|----------------|----------------|---|----------------|----------------|----------------|----------------|------|----------------|----------------|----------------|----------------|------|----------------|----------------|----------------|----------------|
| P.O. NO.: _____      |                |                |                |                | PART NO.: _____                           |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| YOUR PART NO.: _____ |                |                |                |                | S.D. NO.: _____                           |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| DATE: _____          |                |                |                |                | DATE RECEIVED: _____                      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| Word                 | OUTPUT         |                |                |                | Word                                      | OUTPUT         |                |                |                | Word | OUTPUT         |                |                |                | Word | OUTPUT         |                |                |                |
|                      | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub> |   | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub> |      | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub> |      | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub> |
| 0                    |                |                |                |                | 64  |                |                |                | 128            |      |                |                | 192            |                |      |                |                |                |                |
| 1                    |                |                |                |                | 65  |                |                |                | 129            |      |                |                | 193            |                |      |                |                |                |                |
| 2                    |                |                |                |                | 66  |                |                |                | 130            |      |                |                | 194            |                |      |                |                |                |                |
| 3                    |                |                |                |                | 67  |                |                |                | 131            |      |                |                | 195            |                |      |                |                |                |                |
| 4                    |                |                |                |                | 68  |                |                |                | 132            |      |                |                | 196            |                |      |                |                |                |                |
| 5                    |                |                |                |                | 69  |                |                |                | 133            |      |                |                | 197            |                |      |                |                |                |                |
| 6                    |                |                |                |                | 70  |                |                |                | 134            |      |                |                | 198            |                |      |                |                |                |                |
| 7                    |                |                |                |                | 71  |                |                |                | 135            |      |                |                | 199            |                |      |                |                |                |                |
| 8                    |                |                |                |                | 72  |                |                |                | 136            |      |                |                | 200            |                |      |                |                |                |                |
| 9                    |                |                |                |                | 73  |                |                |                | 137            |      |                |                | 201            |                |      |                |                |                |                |
| 10                   |                |                |                |                | 74  |                |                |                | 138            |      |                |                | 202            |                |      |                |                |                |                |
| 11                   |                |                |                |                | 75  |                |                |                | 139            |      |                |                | 203            |                |      |                |                |                |                |
| 12                   |                |                |                |                | 76  |                |                |                | 140            |      |                |                | 204            |                |      |                |                |                |                |
| 13                   |                |                |                |                | 77  |                |                |                | 141            |      |                |                | 205            |                |      |                |                |                |                |
| 14                   |                |                |                |                | 78  |                |                |                | 142            |      |                |                | 206            |                |      |                |                |                |                |
| 15                   |                |                |                |                | 79  |                |                |                | 143            |      |                |                | 207            |                |      |                |                |                |                |
| 16                   |                |                |                |                | 80  |                |                |                | 144            |      |                |                | 208            |                |      |                |                |                |                |
| 17                   |                |                |                |                | 81  |                |                |                | 145            |      |                |                | 209            |                |      |                |                |                |                |
| 18                   |                |                |                |                | 82  |                |                |                | 146            |      |                |                | 210            |                |      |                |                |                |                |
| 19                   |                |                |                |                | 83  |                |                |                | 147            |      |                |                | 211            |                |      |                |                |                |                |
| 20                   |                |                |                |                | 84  |                |                |                | 148            |      |                |                | 212            |                |      |                |                |                |                |
| 21                   |                |                |                |                | 85  |                |                |                | 149            |      |                |                | 213            |                |      |                |                |                |                |
| 22                   |                |                |                |                | 86  |                |                |                | 150            |      |                |                | 214            |                |      |                |                |                |                |
| 23                   |                |                |                |                | 87  |                |                |                | 151            |      |                |                | 215            |                |      |                |                |                |                |
| 24                   |                |                |                |                | 88  |                |                |                | 152            |      |                |                | 216            |                |      |                |                |                |                |
| 25                   |                |                |                |                | 89  |                |                |                | 153            |      |                |                | 217            |                |      |                |                |                |                |
| 26                   |                |                |                |                | 90  |                |                |                | 154            |      |                |                | 218            |                |      |                |                |                |                |
| 27                   |                |                |                |                | 91  |                |                |                | 155            |      |                |                | 219            |                |      |                |                |                |                |
| 28                   |                |                |                |                | 92  |                |                |                | 156            |      |                |                | 220            |                |      |                |                |                |                |
| 29                   |                |                |                |                | 93  |                |                |                | 157            |      |                |                | 221            |                |      |                |                |                |                |
| 30                   |                |                |                |                | 94  |                |                |                | 158            |      |                |                | 222            |                |      |                |                |                |                |
| 31                   |                |                |                |                | 95  |                |                |                | 159            |      |                |                | 223            |                |      |                |                |                |                |
| 32                   |                |                |                |                | 96  |                |                |                | 160            |      |                |                | 224            |                |      |                |                |                |                |
| 33                   |                |                |                |                | 97  |                |                |                | 161            |      |                |                | 225            |                |      |                |                |                |                |
| 34                   |                |                |                |                | 98  |                |                |                | 162            |      |                |                | 226            |                |      |                |                |                |                |
| 35                   |                |                |                |                | 99  |                |                |                | 163            |      |                |                | 227            |                |      |                |                |                |                |
| 36                   |                |                |                |                | 100                                       |                |                |                | 164            |      |                |                | 228            |                |      |                |                |                |                |
| 37                   |                |                |                |                | 101                                       |                |                |                | 165            |      |                |                | 229            |                |      |                |                |                |                |
| 38                   |                |                |                |                | 102                                       |                |                |                | 166            |      |                |                | 230            |                |      |                |                |                |                |
| 39                   |                |                |                |                | 103                                       |                |                |                | 167            |      |                |                | 231            |                |      |                |                |                |                |
| 40                   |                |                |                |                | 104                                       |                |                |                | 168            |      |                |                | 232            |                |      |                |                |                |                |
| 41                   |                |                |                |                | 105                                       |                |                |                | 169            |      |                |                | 233            |                |      |                |                |                |                |
| 42                   |                |                |                |                | 106                                       |                |                |                | 170            |      |                |                | 234            |                |      |                |                |                |                |
| 43                   |                |                |                |                | 107                                       |                |                |                | 171            |      |                |                | 235            |                |      |                |                |                |                |
| 44                   |                |                |                |                | 108                                       |                |                |                | 172            |      |                |                | 236            |                |      |                |                |                |                |
| 45                   |                |                |                |                | 109                                       |                |                |                | 173            |      |                |                | 237            |                |      |                |                |                |                |
| 46                   |                |                |                |                | 110                                       |                |                |                | 174            |      |                |                | 238            |                |      |                |                |                |                |
| 47                   |                |                |                |                | 111                                       |                |                |                | 175            |      |                |                | 239            |                |      |                |                |                |                |
| 48                   |                |                |                |                | 112                                       |                |                |                | 176            |      |                |                | 240            |                |      |                |                |                |                |
| 49                   |                |                |                |                | 113                                       |                |                |                | 177            |      |                |                | 241            |                |      |                |                |                |                |
| 50                   |                |                |                |                | 114                                       |                |                |                | 178            |      |                |                | 242            |                |      |                |                |                |                |
| 51                   |                |                |                |                | 115                                       |                |                |                | 179            |      |                |                | 243            |                |      |                |                |                |                |
| 52                   |                |                |                |                | 116                                       |                |                |                | 180            |      |                |                | 244            |                |      |                |                |                |                |
| 53                   |                |                |                |                | 117                                       |                |                |                | 181            |      |                |                | 245            |                |      |                |                |                |                |
| 54                   |                |                |                |                | 118                                       |                |                |                | 182            |      |                |                | 246            |                |      |                |                |                |                |
| 55                   |                |                |                |                | 119                                       |                |                |                | 183            |      |                |                | 247            |                |      |                |                |                |                |
| 56                   |                |                |                |                | 120                                       |                |                |                | 184            |      |                |                | 248            |                |      |                |                |                |                |
| 57                   |                |                |                |                | 121                                       |                |                |                | 185            |      |                |                | 249            |                |      |                |                |                |                |
| 58                   |                |                |                |                | 122                                       |                |                |                | 186            |      |                |                | 250            |                |      |                |                |                |                |
| 59                   |                |                |                |                | 123                                       |                |                |                | 187            |      |                |                | 251            |                |      |                |                |                |                |
| 60                   |                |                |                |                | 124                                       |                |                |                | 188            |      |                |                | 252            |                |      |                |                |                |                |
| 61                   |                |                |                |                | 125                                       |                |                |                | 189            |      |                |                | 253            |                |      |                |                |                |                |
| 62                   |                |                |                |                | 126                                       |                |                |                | 190            |      |                |                | 254            |                |      |                |                |                |                |
| 63                   |                |                |                |                | 127                                       |                |                |                | 191            |      |                |                | 255            |                |      |                |                |                |                |

## 4096 BIT READ ONLY MEMORY TRUTH TABLE/ORDER BLANK

| CUSTOMER: _____      |                |                |                | THIS PORTION TO BE COMPLETED BY SIGNETICS |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
|----------------------|----------------|----------------|----------------|---|------|----------------|----------------|----------------|----------------|------|----------------|----------------|----------------|----------------|------|----------------|----------------|----------------|----------------|
| P.O. NO.: _____      |                |                |                | PART NO.: _____                           |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| YOUR PART NO.: _____ |                |                |                | S.D. NO.: _____                           |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| DATE: _____          |                |                |                | DATE RECEIVED: _____                      |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| Word                 | OUTPUT         |                |                |   | Word | OUTPUT         |                |                |                | Word | OUTPUT         |                |                |                | Word | OUTPUT         |                |                |                |
|                      | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub>                            |      | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub> |      | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub> |      | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub> |
| 0                    |                |                |                |   | 70   |                |                |                | 140            |      |                |                | 210            |                |      |                |                |                |                |
| 1                    |                |                |                |   | 71   |                |                |                | 141            |      |                |                | 211            |                |      |                |                |                |                |
| 2                    |                |                |                |   | 72   |                |                |                | 142            |      |                |                | 212            |                |      |                |                |                |                |
| 3                    |                |                |                |   | 73   |                |                |                | 143            |      |                |                | 213            |                |      |                |                |                |                |
| 4                    |                |                |                |   | 74   |                |                |                | 144            |      |                |                | 214            |                |      |                |                |                |                |
| 5                    |                |                |                |   | 75   |                |                |                | 145            |      |                |                | 215            |                |      |                |                |                |                |
| 6                    |                |                |                |   | 76   |                |                |                | 146            |      |                |                | 216            |                |      |                |                |                |                |
| 7                    |                |                |                |   | 77   |                |                |                | 147            |      |                |                | 217            |                |      |                |                |                |                |
| 8                    |                |                |                |   | 78   |                |                |                | 148            |      |                |                | 218            |                |      |                |                |                |                |
| 9                    |                |                |                |   | 79   |                |                |                | 149            |      |                |                | 219            |                |      |                |                |                |                |
| 10                   |                |                |                |   | 80   |                |                |                | 150            |      |                |                | 220            |                |      |                |                |                |                |
| 11                   |                |                |                |   | 81   |                |                |                | 151            |      |                |                | 221            |                |      |                |                |                |                |
| 12                   |                |                |                |   | 82   |                |                |                | 152            |      |                |                | 222            |                |      |                |                |                |                |
| 13                   |                |                |                |   | 83   |                |                |                | 153            |      |                |                | 223            |                |      |                |                |                |                |
| 14                   |                |                |                |   | 84   |                |                |                | 154            |      |                |                | 224            |                |      |                |                |                |                |
| 15                   |                |                |                |   | 85   |                |                |                | 155            |      |                |                | 225            |                |      |                |                |                |                |
| 16                   |                |                |                |   | 86   |                |                |                | 156            |      |                |                | 226            |                |      |                |                |                |                |
| 17                   |                |                |                |   | 87   |                |                |                | 157            |      |                |                | 227            |                |      |                |                |                |                |
| 18                   |                |                |                |   | 88   |                |                |                | 158            |      |                |                | 228            |                |      |                |                |                |                |
| 19                   |                |                |                |   | 89   |                |                |                | 159            |      |                |                | 229            |                |      |                |                |                |                |
| 20                   |                |                |                |   | 90   |                |                |                | 160            |      |                |                | 230            |                |      |                |                |                |                |
| 21                   |                |                |                |   | 91   |                |                |                | 161            |      |                |                | 231            |                |      |                |                |                |                |
| 22                   |                |                |                |   | 92   |                |                |                | 162            |      |                |                | 232            |                |      |                |                |                |                |
| 23                   |                |                |                |   | 93   |                |                |                | 163            |      |                |                | 233            |                |      |                |                |                |                |
| 24                   |                |                |                |   | 94   |                |                |                | 164            |      |                |                | 234            |                |      |                |                |                |                |
| 25                   |                |                |                |   | 95   |                |                |                | 165            |      |                |                | 235            |                |      |                |                |                |                |
| 26                   |                |                |                |   | 96   |                |                |                | 166            |      |                |                | 236            |                |      |                |                |                |                |
| 27                   |                |                |                |   | 97   |                |                |                | 167            |      |                |                | 237            |                |      |                |                |                |                |
| 28                   |                |                |                |   | 98   |                |                |                | 168            |      |                |                | 238            |                |      |                |                |                |                |
| 29                   |                |                |                |   | 99   |                |                |                | 169            |      |                |                | 239            |                |      |                |                |                |                |
| 30                   |                |                |                |   | 100  |                |                |                | 170            |      |                |                | 240            |                |      |                |                |                |                |
| 31                   |                |                |                |   | 101  |                |                |                | 171            |      |                |                | 241            |                |      |                |                |                |                |
| 32                   |                |                |                |   | 102  |                |                |                | 172            |      |                |                | 242            |                |      |                |                |                |                |
| 33                   |                |                |                |   | 103  |                |                |                | 173            |      |                |                | 243            |                |      |                |                |                |                |
| 34                   |                |                |                |   | 104  |                |                |                | 174            |      |                |                | 244            |                |      |                |                |                |                |
| 35                   |                |                |                |   | 105  |                |                |                | 175            |      |                |                | 245            |                |      |                |                |                |                |
| 36                   |                |                |                |   | 106  |                |                |                | 176            |      |                |                | 246            |                |      |                |                |                |                |
| 37                   |                |                |                |   | 107  |                |                |                | 177            |      |                |                | 247            |                |      |                |                |                |                |
| 38                   |                |                |                |   | 108  |                |                |                | 178            |      |                |                | 248            |                |      |                |                |                |                |
| 39                   |                |                |                |   | 109  |                |                |                | 179            |      |                |                | 249            |                |      |                |                |                |                |
| 40                   |                |                |                |   | 110  |                |                |                | 180            |      |                |                | 250            |                |      |                |                |                |                |
| 41                   |                |                |                |   | 111  |                |                |                | 181            |      |                |                | 251            |                |      |                |                |                |                |
| 42                   |                |                |                |   | 112  |                |                |                | 182            |      |                |                | 252            |                |      |                |                |                |                |
| 43                   |                |                |                |   | 113  |                |                |                | 183            |      |                |                | 253            |                |      |                |                |                |                |
| 44                   |                |                |                |   | 114  |                |                |                | 184            |      |                |                | 254            |                |      |                |                |                |                |
| 45                   |                |                |                |   | 115  |                |                |                | 185            |      |                |                | 255            |                |      |                |                |                |                |
| 46                   |                |                |                |   | 116  |                |                |                | 186            |      |                |                | 256            |                |      |                |                |                |                |
| 47                   |                |                |                |   | 117  |                |                |                | 187            |      |                |                | 257            |                |      |                |                |                |                |
| 48                   |                |                |                |   | 118  |                |                |                | 188            |      |                |                | 258            |                |      |                |                |                |                |
| 49                   |                |                |                |   | 119  |                |                |                | 189            |      |                |                | 259            |                |      |                |                |                |                |
| 50                   |                |                |                |   | 120  |                |                |                | 190            |      |                |                | 260            |                |      |                |                |                |                |
| 51                   |                |                |                |   | 121  |                |                |                | 191            |      |                |                | 261            |                |      |                |                |                |                |
| 52                   |                |                |                |   | 122  |                |                |                | 192            |      |                |                | 262            |                |      |                |                |                |                |
| 53                   |                |                |                |   | 123  |                |                |                | 193            |      |                |                | 263            |                |      |                |                |                |                |
| 54                   |                |                |                |   | 124  |                |                |                | 194            |      |                |                | 264            |                |      |                |                |                |                |
| 55                   |                |                |                |   | 125  |                |                |                | 195            |      |                |                | 265            |                |      |                |                |                |                |
| 56                   |                |                |                |   | 126  |                |                |                | 196            |      |                |                | 266            |                |      |                |                |                |                |
| 57                   |                |                |                |   | 127  |                |                |                | 197            |      |                |                | 267            |                |      |                |                |                |                |
| 58                   |                |                |                |   | 128  |                |                |                | 198            |      |                |                | 268            |                |      |                |                |                |                |
| 59                   |                |                |                |   | 129  |                |                |                | 199            |      |                |                | 269            |                |      |                |                |                |                |
| 60                   |                |                |                |   | 130  |                |                |                | 200            |      |                |                | 270            |                |      |                |                |                |                |
| 61                   |                |                |                |   | 131  |                |                |                | 201            |      |                |                | 271            |                |      |                |                |                |                |
| 62                   |                |                |                |   | 132  |                |                |                | 202            |      |                |                | 272            |                |      |                |                |                |                |
| 63                   |                |                |                |   | 133  |                |                |                | 203            |      |                |                | 273            |                |      |                |                |                |                |
| 64                   |                |                |                |   | 134  |                |                |                | 204            |      |                |                | 274            |                |      |                |                |                |                |
| 65                   |                |                |                |   | 135  |                |                |                | 205            |      |                |                | 275            |                |      |                |                |                |                |
| 66                   |                |                |                |   | 136  |                |                |                | 206            |      |                |                | 276            |                |      |                |                |                |                |
| 67                   |                |                |                |   | 137  |                |                |                | 207            |      |                |                | 277            |                |      |                |                |                |                |
| 68                   |                |                |                |   | 138  |                |                |                | 208            |      |                |                | 278            |                |      |                |                |                |                |
| 69                   |                |                |                |   | 139  |                |                |                | 209            |      |                |                | 279            |                |      |                |                |                |                |

## 4096 BIT READ ONLY MEMORIES TRUTH TABLE/ORDER BLANK

| CUSTOMER: _____      |                |                |                |                | THIS PORTION TO BE COMPLETED BY SIGNETICS |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
|----------------------|----------------|----------------|----------------|----------------|---|----------------|----------------|----------------|----------------|------|----------------|----------------|----------------|----------------|------|----------------|----------------|----------------|----------------|
| P.O. NO.: _____      |                |                |                |                | PART NO.: _____                           |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| YOUR PART NO.: _____ |                |                |                |                | S.D. NO.: _____                           |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| DATE: _____          |                |                |                |                | DATE RECEIVED: _____                      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| Word                 | OUTPUT         |                |                |                | Word                                      | OUTPUT         |                |                |                | Word | OUTPUT         |                |                |                | Word | OUTPUT         |                |                |                |
|                      | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub> |   | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub> |      | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub> |      | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub> |
| 280                  |                |                |                |                | 350                                       |                |                |                | 420            |      |                |                | 490            |                |      |                |                |                |                |
| 281                  |                |                |                |                | 351                                       |                |                |                | 421            |      |                |                | 491            |                |      |                |                |                |                |
| 282                  |                |                |                |                | 352                                       |                |                |                | 422            |      |                |                | 492            |                |      |                |                |                |                |
| 283                  |                |                |                |                | 353                                       |                |                |                | 423            |      |                |                | 493            |                |      |                |                |                |                |
| 284                  |                |                |                |                | 354                                       |                |                |                | 424            |      |                |                | 494            |                |      |                |                |                |                |
| 285                  |                |                |                |                | 355                                       |                |                |                | 425            |      |                |                | 495            |                |      |                |                |                |                |
| 286                  |                |                |                |                | 356                                       |                |                |                | 426            |      |                |                | 496            |                |      |                |                |                |                |
| 287                  |                |                |                |                | 357                                       |                |                |                | 427            |      |                |                | 497            |                |      |                |                |                |                |
| 288                  |                |                |                |                | 358                                       |                |                |                | 428            |      |                |                | 498            |                |      |                |                |                |                |
| 289                  |                |                |                |                | 359                                       |                |                |                | 429            |      |                |                | 499            |                |      |                |                |                |                |
| 290                  |                |                |                |                | 360                                       |                |                |                | 430            |      |                |                | 500            |                |      |                |                |                |                |
| 291                  |                |                |                |                | 361                                       |                |                |                | 431            |      |                |                | 501            |                |      |                |                |                |                |
| 292                  |                |                |                |                | 362                                       |                |                |                | 432            |      |                |                | 502            |                |      |                |                |                |                |
| 293                  |                |                |                |                | 363                                       |                |                |                | 433            |      |                |                | 503            |                |      |                |                |                |                |
| 294                  |                |                |                |                | 364                                       |                |                |                | 434            |      |                |                | 504            |                |      |                |                |                |                |
| 295                  |                |                |                |                | 365                                       |                |                |                | 435            |      |                |                | 505            |                |      |                |                |                |                |
| 296                  |                |                |                |                | 366                                       |                |                |                | 436            |      |                |                | 506            |                |      |                |                |                |                |
| 297                  |                |                |                |                | 367                                       |                |                |                | 437            |      |                |                | 507            |                |      |                |                |                |                |
| 298                  |                |                |                |                | 368                                       |                |                |                | 438            |      |                |                | 508            |                |      |                |                |                |                |
| 299                  |                |                |                |                | 369                                       |                |                |                | 439            |      |                |                | 509            |                |      |                |                |                |                |
| 300                  |                |                |                |                | 370                                       |                |                |                | 440            |      |                |                | 510            |                |      |                |                |                |                |
| 301                  |                |                |                |                | 371                                       |                |                |                | 441            |      |                |                | 511            |                |      |                |                |                |                |
| 302                  |                |                |                |                | 372                                       |                |                |                | 442            |      |                |                | 512            |                |      |                |                |                |                |
| 303                  |                |                |                |                | 373                                       |                |                |                | 443            |      |                |                | 513            |                |      |                |                |                |                |
| 304                  |                |                |                |                | 374                                       |                |                |                | 444            |      |                |                | 514            |                |      |                |                |                |                |
| 305                  |                |                |                |                | 375                                       |                |                |                | 445            |      |                |                | 515            |                |      |                |                |                |                |
| 306                  |                |                |                |                | 376                                       |                |                |                | 446            |      |                |                | 516            |                |      |                |                |                |                |
| 307                  |                |                |                |                | 377                                       |                |                |                | 447            |      |                |                | 517            |                |      |                |                |                |                |
| 308                  |                |                |                |                | 378                                       |                |                |                | 448            |      |                |                | 518            |                |      |                |                |                |                |
| 309                  |                |                |                |                | 379                                       |                |                |                | 449            |      |                |                | 519            |                |      |                |                |                |                |
| 310                  |                |                |                |                | 380                                       |                |                |                | 450            |      |                |                | 520            |                |      |                |                |                |                |
| 311                  |                |                |                |                | 381                                       |                |                |                | 451            |      |                |                | 521            |                |      |                |                |                |                |
| 312                  |                |                |                |                | 382                                       |                |                |                | 452            |      |                |                | 522            |                |      |                |                |                |                |
| 313                  |                |                |                |                | 383                                       |                |                |                | 453            |      |                |                | 523            |                |      |                |                |                |                |
| 314                  |                |                |                |                | 384                                       |                |                |                | 454            |      |                |                | 524            |                |      |                |                |                |                |
| 315                  |                |                |                |                | 385                                       |                |                |                | 455            |      |                |                | 525            |                |      |                |                |                |                |
| 316                  |                |                |                |                | 386                                       |                |                |                | 456            |      |                |                | 526            |                |      |                |                |                |                |
| 317                  |                |                |                |                | 387                                       |                |                |                | 457            |      |                |                | 527            |                |      |                |                |                |                |
| 318                  |                |                |                |                | 388                                       |                |                |                | 458            |      |                |                | 528            |                |      |                |                |                |                |
| 319                  |                |                |                |                | 389                                       |                |                |                | 459            |      |                |                | 529            |                |      |                |                |                |                |
| 320                  |                |                |                |                | 390                                       |                |                |                | 460            |      |                |                | 530            |                |      |                |                |                |                |
| 321                  |                |                |                |                | 391                                       |                |                |                | 461            |      |                |                | 531            |                |      |                |                |                |                |
| 322                  |                |                |                |                | 392                                       |                |                |                | 462            |      |                |                | 532            |                |      |                |                |                |                |
| 323                  |                |                |                |                | 393                                       |                |                |                | 463            |      |                |                | 533            |                |      |                |                |                |                |
| 324                  |                |                |                |                | 394                                       |                |                |                | 464            |      |                |                | 534            |                |      |                |                |                |                |
| 325                  |                |                |                |                | 395                                       |                |                |                | 465            |      |                |                | 535            |                |      |                |                |                |                |
| 326                  |                |                |                |                | 396                                       |                |                |                | 466            |      |                |                | 536            |                |      |                |                |                |                |
| 327                  |                |                |                |                | 397                                       |                |                |                | 467            |      |                |                | 537            |                |      |                |                |                |                |
| 328                  |                |                |                |                | 398                                       |                |                |                | 468            |      |                |                | 538            |                |      |                |                |                |                |
| 329                  |                |                |                |                | 399                                       |                |                |                | 469            |      |                |                | 539            |                |      |                |                |                |                |
| 330                  |                |                |                |                | 400                                       |                |                |                | 470            |      |                |                | 540            |                |      |                |                |                |                |
| 331                  |                |                |                |                | 401                                       |                |                |                | 471            |      |                |                | 541            |                |      |                |                |                |                |
| 332                  |                |                |                |                | 402                                       |                |                |                | 472            |      |                |                | 542            |                |      |                |                |                |                |
| 333                  |                |                |                |                | 403                                       |                |                |                | 473            |      |                |                | 543            |                |      |                |                |                |                |
| 334                  |                |                |                |                | 404                                       |                |                |                | 474            |      |                |                | 544            |                |      |                |                |                |                |
| 335                  |                |                |                |                | 405                                       |                |                |                | 475            |      |                |                | 545            |                |      |                |                |                |                |
| 336                  |                |                |                |                | 406                                       |                |                |                | 476            |      |                |                | 546            |                |      |                |                |                |                |
| 337                  |                |                |                |                | 407                                       |                |                |                | 477            |      |                |                | 547            |                |      |                |                |                |                |
| 338                  |                |                |                |                | 408                                       |                |                |                | 478            |      |                |                | 548            |                |      |                |                |                |                |
| 339                  |                |                |                |                | 409                                       |                |                |                | 479            |      |                |                | 549            |                |      |                |                |                |                |
| 340                  |                |                |                |                | 410                                       |                |                |                | 480            |      |                |                | 550            |                |      |                |                |                |                |
| 341                  |                |                |                |                | 411                                       |                |                |                | 481            |      |                |                | 551            |                |      |                |                |                |                |
| 342                  |                |                |                |                | 412                                       |                |                |                | 482            |      |                |                | 552            |                |      |                |                |                |                |
| 343                  |                |                |                |                | 413                                       |                |                |                | 483            |      |                |                | 553            |                |      |                |                |                |                |
| 344                  |                |                |                |                | 414                                       |                |                |                | 484            |      |                |                | 554            |                |      |                |                |                |                |
| 345                  |                |                |                |                | 415                                       |                |                |                | 485            |      |                |                | 555            |                |      |                |                |                |                |
| 346                  |                |                |                |                | 416                                       |                |                |                | 486            |      |                |                | 556            |                |      |                |                |                |                |
| 347                  |                |                |                |                | 417                                       |                |                |                | 487            |      |                |                | 557            |                |      |                |                |                |                |
| 348                  |                |                |                |                | 418                                       |                |                |                | 488            |      |                |                | 558            |                |      |                |                |                |                |
| 349                  |                |                |                |                | 419                                       |                |                |                | 489            |      |                |                | 559            |                |      |                |                |                |                |

## 4096 BIT READ ONLY MEMORIES TRUTH TABLE/ORDER BLANK

| CUSTOMER: _____      |                |                |                |                | THIS PORTION TO BE COMPLETED BY SIGNETICS |                |                |                |                |     |                |                |                |                |     |  |  |
|----------------------|----------------|----------------|----------------|----------------|---|----------------|----------------|----------------|----------------|-----|----------------|----------------|----------------|----------------|-----|--|--|
| P.O. NO.: _____      |                |                |                |                | PART NO.: _____                           |                |                |                |                |     |                |                |                |                |     |  |  |
| YOUR PART NO.: _____ |                |                |                |                | S.D. NO.: _____                           |                |                |                |                |     |                |                |                |                |     |  |  |
| DATE: _____          |                |                |                |                | DATE RECEIVED: _____                      |                |                |                |                |     |                |                |                |                |     |  |  |
| Word                 | OUTPUT         |                |                | Word           | OUTPUT                                    |                |                | Word           | OUTPUT         |     |                | Word           | OUTPUT         |                |     |  |  |
|                      | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub> |   | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub> |     | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub> |     |  |  |
| 560                  |                |                |                |                | 630                                       |                |                |                |                | 700 |                |                |                |                | 770 |  |  |
| 561                  |                |                |                |                | 631                                       |                |                |                |                | 701 |                |                |                |                | 771 |  |  |
| 562                  |                |                |                |                | 632                                       |                |                |                |                | 702 |                |                |                |                | 772 |  |  |
| 563                  |                |                |                |                | 633                                       |                |                |                |                | 703 |                |                |                |                | 773 |  |  |
| 564                  |                |                |                |                | 634                                       |                |                |                |                | 704 |                |                |                |                | 774 |  |  |
| 565                  |                |                |                |                | 635                                       |                |                |                |                | 705 |                |                |                |                | 775 |  |  |
| 566                  |                |                |                |                | 636                                       |                |                |                |                | 706 |                |                |                |                | 776 |  |  |
| 567                  |                |                |                |                | 637                                       |                |                |                |                | 707 |                |                |                |                | 777 |  |  |
| 568                  |                |                |                |                | 638                                       |                |                |                |                | 708 |                |                |                |                | 778 |  |  |
| 569                  |                |                |                |                | 639                                       |                |                |                |                | 709 |                |                |                |                | 779 |  |  |
| 570                  |                |                |                |                | 640                                       |                |                |                |                | 710 |                |                |                |                | 780 |  |  |
| 571                  |                |                |                |                | 641                                       |                |                |                |                | 711 |                |                |                |                | 781 |  |  |
| 572                  |                |                |                |                | 642                                       |                |                |                |                | 712 |                |                |                |                | 782 |  |  |
| 573                  |                |                |                |                | 643                                       |                |                |                |                | 713 |                |                |                |                | 783 |  |  |
| 574                  |                |                |                |                | 644                                       |                |                |                |                | 714 |                |                |                |                | 784 |  |  |
| 575                  |                |                |                |                | 645                                       |                |                |                |                | 715 |                |                |                |                | 785 |  |  |
| 576                  |                |                |                |                | 646                                       |                |                |                |                | 716 |                |                |                |                | 786 |  |  |
| 577                  |                |                |                |                | 647                                       |                |                |                |                | 717 |                |                |                |                | 787 |  |  |
| 578                  |                |                |                |                | 648                                       |                |                |                |                | 718 |                |                |                |                | 788 |  |  |
| 579                  |                |                |                |                | 649                                       |                |                |                |                | 719 |                |                |                |                | 789 |  |  |
| 580                  |                |                |                |                | 650                                       |                |                |                |                | 720 |                |                |                |                | 790 |  |  |
| 581                  |                |                |                |                | 651                                       |                |                |                |                | 721 |                |                |                |                | 791 |  |  |
| 582                  |                |                |                |                | 652                                       |                |                |                |                | 722 |                |                |                |                | 792 |  |  |
| 583                  |                |                |                |                | 653                                       |                |                |                |                | 723 |                |                |                |                | 793 |  |  |
| 584                  |                |                |                |                | 654                                       |                |                |                |                | 724 |                |                |                |                | 794 |  |  |
| 585                  |                |                |                |                | 655                                       |                |                |                |                | 725 |                |                |                |                | 795 |  |  |
| 586                  |                |                |                |                | 656                                       |                |                |                |                | 726 |                |                |                |                | 796 |  |  |
| 587                  |                |                |                |                | 657                                       |                |                |                |                | 727 |                |                |                |                | 797 |  |  |
| 588                  |                |                |                |                | 658                                       |                |                |                |                | 728 |                |                |                |                | 798 |  |  |
| 589                  |                |                |                |                | 659                                       |                |                |                |                | 729 |                |                |                |                | 799 |  |  |
| 590                  |                |                |                |                | 660                                       |                |                |                |                | 730 |                |                |                |                | 800 |  |  |
| 591                  |                |                |                |                | 661                                       |                |                |                |                | 731 |                |                |                |                | 801 |  |  |
| 592                  |                |                |                |                | 662                                       |                |                |                |                | 732 |                |                |                |                | 802 |  |  |
| 593                  |                |                |                |                | 663                                       |                |                |                |                | 733 |                |                |                |                | 803 |  |  |
| 594                  |                |                |                |                | 664                                       |                |                |                |                | 734 |                |                |                |                | 804 |  |  |
| 595                  |                |                |                |                | 665                                       |                |                |                |                | 735 |                |                |                |                | 805 |  |  |
| 596                  |                |                |                |                | 666                                       |                |                |                |                | 736 |                |                |                |                | 806 |  |  |
| 597                  |                |                |                |                | 667                                       |                |                |                |                | 737 |                |                |                |                | 807 |  |  |
| 598                  |                |                |                |                | 668                                       |                |                |                |                | 738 |                |                |                |                | 808 |  |  |
| 599                  |                |                |                |                | 669                                       |                |                |                |                | 739 |                |                |                |                | 809 |  |  |
| 600                  |                |                |                |                | 670                                       |                |                |                |                | 740 |                |                |                |                | 810 |  |  |
| 601                  |                |                |                |                | 671                                       |                |                |                |                | 741 |                |                |                |                | 811 |  |  |
| 602                  |                |                |                |                | 672                                       |                |                |                |                | 742 |                |                |                |                | 812 |  |  |
| 603                  |                |                |                |                | 673                                       |                |                |                |                | 743 |                |                |                |                | 813 |  |  |
| 604                  |                |                |                |                | 674                                       |                |                |                |                | 744 |                |                |                |                | 814 |  |  |
| 605                  |                |                |                |                | 675                                       |                |                |                |                | 745 |                |                |                |                | 815 |  |  |
| 606                  |                |                |                |                | 676                                       |                |                |                |                | 746 |                |                |                |                | 816 |  |  |
| 607                  |                |                |                |                | 677                                       |                |                |                |                | 747 |                |                |                |                | 817 |  |  |
| 608                  |                |                |                |                | 678                                       |                |                |                |                | 748 |                |                |                |                | 818 |  |  |
| 609                  |                |                |                |                | 679                                       |                |                |                |                | 749 |                |                |                |                | 819 |  |  |
| 610                  |                |                |                |                | 680                                       |                |                |                |                | 750 |                |                |                |                | 820 |  |  |
| 611                  |                |                |                |                | 681                                       |                |                |                |                | 751 |                |                |                |                | 821 |  |  |
| 612                  |                |                |                |                | 682                                       |                |                |                |                | 752 |                |                |                |                | 822 |  |  |
| 613                  |                |                |                |                | 683                                       |                |                |                |                | 753 |                |                |                |                | 823 |  |  |
| 614                  |                |                |                |                | 684                                       |                |                |                |                | 754 |                |                |                |                | 824 |  |  |
| 615                  |                |                |                |                | 685                                       |                |                |                |                | 755 |                |                |                |                | 825 |  |  |
| 616                  |                |                |                |                | 686                                       |                |                |                |                | 756 |                |                |                |                | 826 |  |  |
| 617                  |                |                |                |                | 687                                       |                |                |                |                | 757 |                |                |                |                | 827 |  |  |
| 618                  |                |                |                |                | 688                                       |                |                |                |                | 758 |                |                |                |                | 828 |  |  |
| 619                  |                |                |                |                | 689                                       |                |                |                |                | 759 |                |                |                |                | 829 |  |  |
| 620                  |                |                |                |                | 690                                       |                |                |                |                | 760 |                |                |                |                | 830 |  |  |
| 621                  |                |                |                |                | 691                                       |                |                |                |                | 761 |                |                |                |                | 831 |  |  |
| 622                  |                |                |                |                | 692                                       |                |                |                |                | 762 |                |                |                |                | 832 |  |  |
| 623                  |                |                |                |                | 693                                       |                |                |                |                | 763 |                |                |                |                | 833 |  |  |
| 624                  |                |                |                |                | 694                                       |                |                |                |                | 764 |                |                |                |                | 834 |  |  |
| 625                  |                |                |                |                | 695                                       |                |                |                |                | 765 |                |                |                |                | 835 |  |  |
| 626                  |                |                |                |                | 696                                       |                |                |                |                | 766 |                |                |                |                | 836 |  |  |
| 627                  |                |                |                |                | 697                                       |                |                |                |                | 767 |                |                |                |                | 837 |  |  |
| 628                  |                |                |                |                | 698                                       |                |                |                |                | 768 |                |                |                |                | 838 |  |  |
| 629                  |                |                |                |                | 699                                       |                |                |                |                | 769 |                |                |                |                | 839 |  |  |

## 4096 BIT READ ONLY MEMORIES TRUTH TABLE/ORDER BLANK

| CUSTOMER: _____      |                |                |                | THIS PORTION TO BE COMPLETED BY SIGNETICS |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
|----------------------|----------------|----------------|----------------|---|------|----------------|----------------|----------------|----------------|------|----------------|----------------|----------------|----------------|------|----------------|----------------|----------------|----------------|
| P.O. NO.: _____      |                |                |                | PART NO.: _____                           |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| YOUR PART NO.: _____ |                |                |                | S.D. NO.: _____                           |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| DATE: _____          |                |                |                | DATE RECEIVED: _____                      |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| Word                 | OUTPUT         |                |                |   | Word | OUTPUT         |                |                |                | Word | OUTPUT         |                |                |                | Word | OUTPUT         |                |                |                |
|                      | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub>                            |      | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub> |      | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub> |      | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub> | O <sub>1</sub> |
| 840                  |                |                |                | 910                                       |      |                |                | 980            |                |      |                |                |                |                |      |                |                |                |                |
| 841                  |                |                |                | 911                                       |      |                |                | 981            |                |      |                |                |                |                |      |                |                |                |                |
| 842                  |                |                |                | 912                                       |      |                |                | 982            |                |      |                |                |                |                |      |                |                |                |                |
| 843                  |                |                |                | 913                                       |      |                |                | 983            |                |      |                |                |                |                |      |                |                |                |                |
| 844                  |                |                |                | 914                                       |      |                |                | 984            |                |      |                |                |                |                |      |                |                |                |                |
| 845                  |                |                |                | 915                                       |      |                |                | 985            |                |      |                |                |                |                |      |                |                |                |                |
| 846                  |                |                |                | 916                                       |      |                |                | 986            |                |      |                |                |                |                |      |                |                |                |                |
| 847                  |                |                |                | 917                                       |      |                |                | 987            |                |      |                |                |                |                |      |                |                |                |                |
| 848                  |                |                |                | 918                                       |      |                |                | 988            |                |      |                |                |                |                |      |                |                |                |                |
| 849                  |                |                |                | 919                                       |      |                |                | 989            |                |      |                |                |                |                |      |                |                |                |                |
| 850                  |                |                |                | 920                                       |      |                |                | 990            |                |      |                |                |                |                |      |                |                |                |                |
| 851                  |                |                |                | 921                                       |      |                |                | 991            |                |      |                |                |                |                |      |                |                |                |                |
| 852                  |                |                |                | 922                                       |      |                |                | 992            |                |      |                |                |                |                |      |                |                |                |                |
| 853                  |                |                |                | 923                                       |      |                |                | 993            |                |      |                |                |                |                |      |                |                |                |                |
| 854                  |                |                |                | 924                                       |      |                |                | 994            |                |      |                |                |                |                |      |                |                |                |                |
| 855                  |                |                |                | 925                                       |      |                |                | 995            |                |      |                |                |                |                |      |                |                |                |                |
| 856                  |                |                |                | 926                                       |      |                |                | 996            |                |      |                |                |                |                |      |                |                |                |                |
| 857                  |                |                |                | 927                                       |      |                |                | 997            |                |      |                |                |                |                |      |                |                |                |                |
| 858                  |                |                |                | 928                                       |      |                |                | 998            |                |      |                |                |                |                |      |                |                |                |                |
| 859                  |                |                |                | 929                                       |      |                |                | 999            |                |      |                |                |                |                |      |                |                |                |                |
| 860                  |                |                |                | 930                                       |      |                |                | 1000           |                |      |                |                |                |                |      |                |                |                |                |
| 861                  |                |                |                | 931                                       |      |                |                | 1001           |                |      |                |                |                |                |      |                |                |                |                |
| 862                  |                |                |                | 932                                       |      |                |                | 1002           |                |      |                |                |                |                |      |                |                |                |                |
| 863                  |                |                |                | 933                                       |      |                |                | 1003           |                |      |                |                |                |                |      |                |                |                |                |
| 864                  |                |                |                | 934                                       |      |                |                | 1004           |                |      |                |                |                |                |      |                |                |                |                |
| 865                  |                |                |                | 935                                       |      |                |                | 1005           |                |      |                |                |                |                |      |                |                |                |                |
| 866                  |                |                |                | 936                                       |      |                |                | 1006           |                |      |                |                |                |                |      |                |                |                |                |
| 867                  |                |                |                | 937                                       |      |                |                | 1007           |                |      |                |                |                |                |      |                |                |                |                |
| 868                  |                |                |                | 938                                       |      |                |                | 1008           |                |      |                |                |                |                |      |                |                |                |                |
| 869                  |                |                |                | 939                                       |      |                |                | 1009           |                |      |                |                |                |                |      |                |                |                |                |
| 870                  |                |                |                | 940                                       |      |                |                | 1010           |                |      |                |                |                |                |      |                |                |                |                |
| 871                  |                |                |                | 941                                       |      |                |                | 1011           |                |      |                |                |                |                |      |                |                |                |                |
| 872                  |                |                |                | 942                                       |      |                |                | 1012           |                |      |                |                |                |                |      |                |                |                |                |
| 873                  |                |                |                | 943                                       |      |                |                | 1013           |                |      |                |                |                |                |      |                |                |                |                |
| 874                  |                |                |                | 944                                       |      |                |                | 1014           |                |      |                |                |                |                |      |                |                |                |                |
| 875                  |                |                |                | 945                                       |      |                |                | 1015           |                |      |                |                |                |                |      |                |                |                |                |
| 876                  |                |                |                | 946                                       |      |                |                | 1016           |                |      |                |                |                |                |      |                |                |                |                |
| 877                  |                |                |                | 947                                       |      |                |                | 1017           |                |      |                |                |                |                |      |                |                |                |                |
| 878                  |                |                |                | 948                                       |      |                |                | 1018           |                |      |                |                |                |                |      |                |                |                |                |
| 879                  |                |                |                | 949                                       |      |                |                | 1019           |                |      |                |                |                |                |      |                |                |                |                |
| 880                  |                |                |                | 950                                       |      |                |                | 1020           |                |      |                |                |                |                |      |                |                |                |                |
| 881                  |                |                |                | 951                                       |      |                |                | 1021           |                |      |                |                |                |                |      |                |                |                |                |
| 882                  |                |                |                | 952                                       |      |                |                | 1022           |                |      |                |                |                |                |      |                |                |                |                |
| 883                  |                |                |                | 953                                       |      |                |                | 1023           |                |      |                |                |                |                |      |                |                |                |                |
| 884                  |                |                |                | 954                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 885                  |                |                |                | 955                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 886                  |                |                |                | 956                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 887                  |                |                |                | 957                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 888                  |                |                |                | 958                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 889                  |                |                |                | 959                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 890                  |                |                |                | 960                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 891                  |                |                |                | 961                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 892                  |                |                |                | 962                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 893                  |                |                |                | 963                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 894                  |                |                |                | 964                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 895                  |                |                |                | 965                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 896                  |                |                |                | 966                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 897                  |                |                |                | 967                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 898                  |                |                |                | 968                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 899                  |                |                |                | 969                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 900                  |                |                |                | 970                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 901                  |                |                |                | 971                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 902                  |                |                |                | 972                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 903                  |                |                |                | 973                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 904                  |                |                |                | 974                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 905                  |                |                |                | 975                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 906                  |                |                |                | 976                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 907                  |                |                |                | 977                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 908                  |                |                |                | 978                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |
| 909                  |                |                |                | 979                                       |      |                |                |                |                |      |                |                |                |                |      |                |                |                |                |

# SIGNETICS SALES OFFICES

## FIELD SALES OFFICES

- **New England Regional Sales Office:** Miller Building, Suite 11.  
594 Marrett Road, Lexington, Massachusetts 02173  
Phone: (617) 861-0840 TWX: (710) 326-6711
- Upstate New York:** 2102 Euclid Ave., Syracuse, 13224  
Phone: (315) 437-6634 TWX: (710) 541-0410
- **Atlantic States Regional Sales Office:** 2460 Lemoine Ave., Fort Lee,  
New Jersey 07024  
Phone: (201) 947-9870 TWX: (710) 991-9794
- Florida:** 3267 San Mateo, Clearwater, 33515  
Phone: (813) 726-3469 TWX: (810) 866-0437
- Maryland:** Silver Springs  
Phone: (301) 946-6030
- Pennsylvania and Southern New Jersey:** Oakwood Drive, Medford,  
New Jersey 08055  
Phone: (609) 665-5071
- Virginia:** 12001 Whip Road, Reston, 22070  
Phone: (301) 946-6030
- **Central Regional Sales Office:** 5105 Tollview Drive, Suite 209,  
Rolling Meadows, Illinois 60008  
Phone: (312) 259-8300 TWX: (910) 687-0765
- **Northwest Regional Sales Office:** 811 E. Arques, Sunnyvale, Ca. 94086  
Phone: (408) 739-7700 TWX: (910) 339-9220  
(408) 736-7565 (910) 339-9283
- **Southwest Regional Sales Office:** 540 Hollywood Way,  
Burbank, Calif. 91505  
Phone: (213) 846-1020 TWX: (910) 498-2228
- California:** P.O. Box 788, Del Mar, 92014  
Phone: (714) 453-7570
- California:** P.O. Box 1236, Huntington Beach, 92647  
Phone: (714) 540-9420 (213) 846-1020

## REPRESENTATIVES

### ALABAMA

Huntsville 35801: **Compar Corp.**, 904 Bob Wallace Ave., Room 114  
Phone: (205) 539-8476

### ARIZONA

Scottsdale 85252: **Compar Corp.**, 84 West 1st Street  
Phone: (602) 947-4336 TWX: (910) 950-1293

### CALIFORNIA

Palo Alto 94303: **Components Unlimited**, 1020 Corporation Way  
Phone: (415) 961-9064

San Diego 92123: **Celtec Company, Inc.**, 8799 Balboa Avenue  
Phone: (714) 279-7961 TWX: (910) 335-1512

### CANADA

Toronto 150, Ontario: **Canadian General Electric Company, Ltd.**,  
Electronics Components Department, 189 Dufferin Street  
Phone: (416) 537-4481 TELEX: 0221360

### COLORADO

Denver 80216: **Eicom**, 4783 South Quebec  
Phone: (303) 771-6200 TWX: (910) 935-0710

### CONNECTICUT

Hamden 06518: **Compar Corp.**, P.O. Box 5204  
Phone: (203) 288-9276 TWX: (710) 465-1540

### FLORIDA

Altamonte Springs 32701: **WMM Associates Inc.**, 515 Tivoli Ct.  
Phone: (305) 831-4645

Clearwater 33516: **WMM Associates Inc.**, 1260A S. Highland Ave.  
Phone: (813) 446-0075

Pompano Beach 33060: **WMM Associates Inc.**, 721 South East 6th Terrace  
Phone: (305) 943-3091

### INDIANA

Indianapolis 46250: **R. H. Newsom Associates**, 6320 Woburn Dr.  
Phone: (317) 849-4442

### KANSAS

Overland Park 66207: **Penzner-Mankus Associates, Inc.**, P.O. Box 6264  
Phone: (913) 381-0004 TWX: (910) 749-6473

### MARYLAND

Baltimore 21207: **Doss Electronics Inc.**, 6660 Security Blvd.  
Phone: (301) 944-1900 TWX: (710) 862-9162

### MASSACHUSETTS

Newton Highlands 02161: **Compar Corp.**, 88 Needham Street  
Phone: (617) 969-7140 TWX: (710) 335-1686

### MICHIGAN

Detroit 48224: **Skip Greiner Associates**, 15318 Mack Avenue  
Phone: (313) 882-7570, (313) 882-1880 TWX: (810) 221-5157

### MINNESOTA

Minneapolis 55416: **Compar Corp.**, P.O. Box 16095  
Phone: (612) 922-7011

### MISSOURI

Hazelwood 63042: **Penzner-Mankus Associates, Inc.**, 400 Brookes Lane  
Phone: (314) 731-4334 TWX: (910) 762-0602

## SOUTHERN NEW JERSEY AND PENNSYLVANIA

Haddonfield, N.J. 08033: **Compar Corp.**, 15 Potter Street  
Phone: (609) 429-1526 TWX: (710) 896-0679

## NEW MEXICO

Albuquerque 87110: **Compar Corp.**, 2129 San Mateo, N.E.  
Phone: (505) 265-1020 TWX: (910) 989-1659

## METROPOLITAN NEW YORK

Manhasset 11030: **Win-Cor Electronics Sales Corp.**, 75 Plandome Road  
Phone: (516) 627-9474 TWX: (510) 223-0807

## UPSTATE NEW YORK

Rochester 14618: **Fowler Beach Corp.**, 3700 East Avenue  
Phone: (716) 586-0468 TWX: (510) 254-2939

## NORTH CAROLINA

Winston-Salem 27101: **Compar Corp.**, 1106 Burke Street  
Phone: (919) 723-1002 TWX: (510) 931-3101

## OHIO

Dayton 45405: **Compar Corp.**, P.O. Box 57, Forest Park Branch  
Phone: (513) 878-2531

Fairview Park 44126: **Compar Corp.**, P.O. Box 4791  
Phone: (216) 333-4120 TWX: (810) 421-8396

## TEXAS

Richardson 75080: **Semiconductor Sales Associates**,  
312 North Central Expressway, Suite 213  
Phone: (214) 231-6181 TWX: (910) 867-4737

## UTAH

Salt Lake City 84111: **Eicom**, 445 East 2nd South  
Phone: (801) 355-5327 TWX: (910) 925-5607

## WASHINGTON

Bellevue 98004: **Western Technical Sales**,  
10843 N.E. 8th Street, Room 210, Fraser Bldg.  
Phone: (206) 454-3906 TWX: (910) 443-2309

## DISTRIBUTORS

### CALIFORNIA

Burbank 91504: **Compar Corp.**, 2908 Naomi Avenue  
Phone: (213) 843-1772 TWX: (910) 498-2203

Burlingame 94010: **Compar Corp.**, 820 Airport Blvd.  
Phone: (415) 347-5411 TWX: (910) 374-2366

Culver City 90230: **Hamilton Electro Sales**, 10912 W. Washington  
Phone: (213) 870-7171 TELEX: 677-100, 674-381, 674-354

El Monte 91731: **G.S. Marshall**, 9674 Telstar Avenue  
Phone: (213) 686-1500 TWX: (910) 587-1565

Los Angeles 90022: **KT/Wesco Electronics**, 5650 Jillson Street  
Phone: (213) 685-9525 TWX: (910) 580-1980

Mountain View 90230: **Hamilton/Avnet Electronics**, 340 East Middlefield Rd  
Phone: (415) 961-7000 TELEX: 348-201

Palo Alto 94303: **Wesco Electronics**, 3973 East Bayshore Road

Phone: (415) 968-3475 TWX: (910) 379-6488

San Diego 92111: **G.S. Marshall**, 7990 Engineer Road, Suite 1

Phone: (714) 278-6350 TWX: (910) 587-1565

San Diego 92123: **Kierulff Electronics**, 8799 Balboa Avenue

Phone: (714) 278-2112 TWX: (910) 335-1182

### CANADA

Downsvew, Ontario: **Cesco Electronics, Ltd.**, 24 Martin Ross Avenue  
Phone: (416) 638-5250

Montreal, Quebec: **Cesco Electronics, Ltd.**, 4050 Jean Talon West

Phone: (514) 735-5511 TWX: (610) 421-3445

Ottawa, Ontario: **Cesco Electronics, Ltd.**, 1300 Carling Avenue

Phone: (613) 729-5118

Quebec: **Cesco Electronics, Ltd.**, 128 St. Vallier Street

Phone: (418) 524-3518

### COLORADO

Denver 80216: **Hamilton/Avnet Electronics**, 1400 W. 46th Avenue

Phone: (303) 433-8551 TELEX: 45872

### FLORIDA

Hollywood 33021: **Hamilton/Avnet Electronics**, 4020 No. 29th Avenue

Phone: (305) 925-5401 TELEX: 51-4328

Orlando 32805: **Hammond Electronics**, 911 West Central Blvd.

Phone: (305) 241-6601 TWX: (810) 850-4121

### ILLINOIS

Elmhurst 60126: **Semiconductor Specialists, Inc.**, 195 Spangler Avenue

Elmhurst Industrial Park

Phone: (312) 279-1000 TWX: (910) 254-0169

Schiller Park 60176: **Hamilton/Avnet Electronics**, 3901 Pace Court

Phone: (312) 678-6310 TELEX: 728-330

### MARYLAND

Hanover 21076: **Hamilton/Avnet Electronics**, 7255 Standard Drive

Phone: (301) 796-5000 TELEX: 879-68

Rockville 20850: **Pioneer Washington Electronics, Inc.**, 1037 Taft Street

Phone: (301) 427-3300

## MASSACHUSETTS

Burlington 01803: Hamilton/Avnet Electronics  
207 Cambridge Street  
Phone: (617) 272-3060 TELEX: 9494-61  
Needham Heights 02194: Kierulff/Schley, 14 Charles Street  
Phone: (617) 449-3600 TWX: (710) 325-1179

## MICHIGAN

Detroit 48239: Hamilton/Avnet Electronics, 8900 Telegraph Road  
Phone: (313) 528-1000  
Detroit 48240: Semiconductor Specialists, Inc., 25127 W. Six Mile Road  
Phone: (313) 255-0300 TWX: (910) 254-0169

## MINNESOTA

Minneapolis 55420: Semiconductor Specialists, Inc., 8030 Cedar Ave., S.  
Phone: (612) 884-8132

## MISSOURI

Hazelwood 63042: Hamilton/Avnet Electronics, 400 Brookes Lane  
Phone: (314) 731-1144 TELEX: 442348

## NORTHERN NEW JERSEY

Cedar Grove 07009: Hamilton/Avnet Electronics, 220 Little Falls Road  
Phone: (201) 239-0800 TELEX: 138313

## SOUTHERN NEW JERSEY AND PENNSYLVANIA

Cherry Hill, N.J. 08034: Hamilton/Avnet Electronics, 1608-10 W. Marlton Pike  
Phone: (609) 662-9337 TELEX: 834737  
Cherry Hill, N.J. 08034: Milgray-Delaware Valley, 1165 Marlkress Road  
Phone: N.J. (609) 424-1300 Phila. (215) 228-2000 TWX: (710) 896-0405

## NEW YORK

Buffalo 14202: Summit Distributors, Inc., 916 Main Street  
Phone: (716) 884-3450 TWX: (710) 522-1692  
Hauppauge, L.I. 11787: Semiconductor Concepts, Inc., Engineer Road  
Phone: (516) 273-1234 TWX: (510) 227-6232  
Woodbury, L.I. 11797: Harvey Radio, 60 Crossways Park West  
Phone: (516) 921-8700 TWX: (510) 221-2184  
New York 10011: Terminal-Hudson Electronics, 236 West 17th Street  
Phone: (212) 243-5200 TWX: (710) 581-3962

## OHIO

Cleveland 44103: Pioneer Standard Electronics, 5403 Prospect Avenue  
Phone: (216) 432-0010 TWX: (810) 421-8238  
Kettering 45429: Arrow Electronics, 3100 Plainfield Road  
Phone (513) 253-9176 TWX: (810) 459-1611

## TEXAS

Dallas 75207: Hamilton/Avnet Electronics, 2403 Farrington Ave.  
Phone: (214) 638-2850 TELEX: 732359  
Dallas 75220: Solid State Electronics Company, P.O. Box 20299  
Phone: (214) 352-2601  
Houston 77019: Hamilton/Avnet Electronics, 1216 West Clay Street  
Phone: (713) 526-4661 TELEX: 762589  
Houston 77038: Universal Electronics, 5723 Savoy Street  
Phone: (713) 781-0421

## WASHINGTON

Seattle 98121: Hamilton/Avnet Electronics, 2320 Sixth Avenue  
Phone: (206) 624-5930 TELEX: 32249

## INTERNATIONAL SALES

### EUROPEAN HEADQUARTERS:

Signetics International Corp., Zugerstrasse, 57  
CH6340 Baar/Zug, Switzerland  
Phone: 042/315544 TELEX: 78752

### UNITED KINGDOM:

Signetics International Corp., Trident House, Station Road, Hayes,  
Middlesex, England Phone: (01) 848-0202 TELEX: 262349

### FRANCE:

Signetics S.A.R.L., 90 Rue Baudin, F 92 Levallois-Perret, France  
Phone: 739-85-80/739-96-40 TELEX: 62014

### WEST GERMANY:

Signetics GmbH, Ernst-Haldenstrasse 17, D 7 Stuttgart 80, West Germany  
Phone: (0711) 73-50-61 TELEX: 7255798

## STOCKING DISTRIBUTORS

### AUSTRALIA

Pye Industries Ltd., Technico Electronics Division, 53 Carrington Rd.,  
Marrickville, Sydney, N.S.W.  
Phone: 55-0411 TELEX: 790-21490  
Pye Industries Ltd., Technico Electronics Division, 2-18 Normanby Rd.,  
South Melbourne, Vic.  
Phone: 69-60-61 TELEX: 31240

## WEST GERMANY

EBV Elektronik GmbH, Augustenstrasse 79, D-8 München 2  
Phone: (0811) 52-43-40/48  
EBV Elektronik GmbH, Myliusstrasse 54, D-6 Frankfurt/Main 1  
Phone: (0611) 72-04-16/8 TELEX: 413590  
EBV Elektronik GmbH, Scheurenstrasse 1, D-4 Düsseldorf  
Phone: (0211) 8-48-46/7 TELEX: 8587267  
"Mütron" Müller & Co. KG, Postfach 164, Bornstrasse 65, D-28 Bremen 1  
Phone: (0421) 31-04-85 TELEX: 245-325  
Dima-Elektronik, Karl Manger KG, Postfach 80 0744,  
Robert-Leichtstrasse 43, D-7 Stuttgart-Vaihingen 80  
Phone: (0711) 73-40-50/9 TELEX: 255-642  
Distron GmbH, 1000 Berlin 31, Wilhelmstraße  
Phone: 0311/870144 TELEX: 18-27-58

## SWITZERLAND

Dewald AG, Seestrasse 561, CH 8038, Zürich  
Phone: (051) 45-13-00 TELEX: 52012

## FRANCE

S.A. Gallic Electronique, 78, Avenue des Champs-Elysées, Paris 8e  
Phone: 359-58-38/255-67-10/255-67-11  
Elic 38, le Bureau Barlisen S.A.R.L., 8-10 Avenue du Grand Sablon,  
38-La Tronche  
Phone: (76) 87-67-71 TELEX: 32-739

## ITALY

Metroelettronica S.A.S., Viale Cirene 18, I-20135 Milano  
Phone: 546-26-41 TELEX: 33-168 Metronic

## UNITED KINGDOM

Quarndon Electronics Ltd., Slack Lane, Derby, Derbyshire  
Phone: (0332) 3 26 51 TELEX: 37163  
S.D.S. (Portsmouth) Ltd., Hilslea Industrial Estate, Portsmouth, Hampshire  
Phone: 6 53 11 TELEX: 86114  
Semicoms Ltd., 5 Northfield Industrial Estate, Beresford Ave., Wembley,  
Middlesex Phone: (01) 903-3161 TELEX: 935243

## SCOTLAND

Semicoms Northern Ltd., 44, The Square, Kelso, Roxburghshire  
Phone: 2366 TELEX: 72692

## SWEDEN, NORWAY, FINLAND

A.B. Kuno Källman, Järntorget 7, S-413 04 Gothenburg, Sweden  
Phone: 17-01-20 TELEX: 21072

## DENMARK

E. Friis-Mikkelsen A/S, Krogshøjvej 51, DK-2880 Bagsværd  
Phone: (01) 986333 TELEX: 2350

## THE NETHERLANDS

Mulder-Hardenberg, 10 Michelangelostraat, P.O. Box 7256, Amsterdam  
Phone: (020) 76 10 02 TELEX: 13131

## JAPAN

Asahi Glass Co., Ltd., 1-2, Marunouchi, 2 Chome, Chiyoda-ku, Tokyo  
Phone: 211-0411 TELEX: 4616

## SOUTH AFRICA

Indentronics Proprietary, Ltd., Sheerline House, 24 Webber Street,  
Selby, Johannesburg  
Phone: 834-4971/2/3 TELEX: 43-7660JH

## REPRESENTATIVES

### SWEDEN, NORWAY, FINLAND

A.B. Kuno Källman, Järntorget 7, S-413 04 Gothenburg, Sweden  
Phone: 17-01-20 TELEX: 21072

### AUSTRALIA

Corning Australia, Technical Products Division, Room 13, Barden House,  
Fetherston Street, Bankstown, N.S.W. 2200  
Phone: 602-9011 TELEX: 21539

### ISRAEL

Taliviton Electronics Ltd., 43 Ben-Jehuda Rd., P.O. Box 3282, Tel-Aviv  
Phone: 444572 CABLE: Talivitko

### JAPAN

Asahi Glass Co., Ltd., 1-2, Marunouchi, 2 Chome, Chiyoda-ku, Tokyo  
Phone: 211-0411 TELEX: 4616

### SWITZERLAND

Dewald AG, Seestrasse 561, CH 8038, Zürich  
Phone: (051) 45-13-00 TELEX: 52012

### INDIA

Semiconductors Limited, Nagar Rd. Mile 4/5,  
Ramawadi, Poona 14, Maharashtra  
Phone: 25186 CABLE: Transducer

### SOUTH AFRICA

Indentronics Proprietary, Ltd., Sheerline House, 24 Webber Street,  
Selby, Johannesburg  
Phone: 834-4971/2/3 TELEX: 43-7660JH

**Signetics**

**811 EAST ARQUES AVENUE • SUNNYVALE, CALIFORNIA  
94086 • TEL: (408) 739-7700 • TWX: (910) 339-9283**