


SIGNETICS
DIGITAL
8000 SERIES
TTL/MSI AND
MEMORIES
DATA BOOK



DIGITAL 8000 SERIES TTL/MSI

{

Copyright 1972

SINETICS CORPORATION

Signetics Corporation reserves the right to make changes in the products contained in this book in order to improve design or performance and to supply the best possible product.

Signetics Corporation assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement.



25% to 50% recycled paper

TABLE OF CONTENTS

SECTION	TITLE	PAGE
I	INTRODUCTION AND ORDER INFORMATION	1
	Computer Applications for Signetics MSI and Interface Elements	2
II	DIGITAL FAMILY LINES	3
III	DESIGN CONSIDERATIONS	5
IV	PACKAGE TYPES	9
V	PIN CONFIGURATIONS	13
VI	ELECTRICAL CHARACTERISTICS	21
	8200/01/02/03 Buffer Registers	23
	8230/31/32 8-Input Digital Multiplexer	29
	8233/34/35 2-Input 4-Bit Digital Multiplexer	33
	8241/42 Quad Exclusive-OR/Quad Exclusive-NOR	39
	8243 8-Bit Position Scaler	43
	8250/51/52 Binary-To-Octal/BCD-To-Decimal Decoder	47
	8260 Arithmetic Logic Element	51
	8261 Fast Carry Extender	57
	8262 9-Bit Parity Generator and Checker	61
	8263/64 3-Input, 4-Bit Digital Multiplexer	65
	8266/67 2-Input, 4-Bit Digital Multiplexer	71
	8268 Gated Full Adder	75
	8269 4-Bit Comparator	79
	8270/71 4-Bit Shift Registers	81
	8273 10-Bit Serial-In, Parallel-Out Shift Registers	87
	8274 10-Bit Parallel-In, Serial-Out Shift Registers	89
	8275 Quad Bistable Latch	91
	8276 8-Bit Shift Register	95
	8277 Dual 8-Bit Shift Register	99
	8280/81 BCD Decade Counter/4-Bit Binary Counter	101
	8284/85 Binary Hexadecimal and BCD Decade, Synchronous Up/Down Counters	107
	8288 Divide-By-Twelve Counter	111
	8290/91 Presettable High Speed Decade/Binary Counter	117
	8292/93 Presettable Low Power Decade/Binary Counter	123
	8T01 Nixie Decoder/Driver	129
	8T04 Seven Segment Decoder/Driver	131
	8T05 Seven Segment Decoder/Driver	135
	8T06 Seven Segment Decoder/Driver	139
	8T09 Quad Bus Driver	143
	8T10 Quad D-Type Bus Flip-Flop	147
	8T13 Dual Line Driver	151
	8T14 Triple Line Receiver	155
	8T15 Dual Communications EIA/MIL Line Driver	159
	8T16 Dual Communications EIA/MIL Line Receiver	163
	8T20 Bidirectional One-Shot	167
	8T22 Retriggerable One-Shot	173
	8T23 Dual Line Driver	175
	8T24 Triple Line Receiver	179
	8T26 Quad Bus Driver/Receiver	183

TABLE OF CONTENTS (Cont'd)

SECTION	TITLE	PAGE
VII	SCHOTTKY 82S MSI	185
	82S30/31/32 8-Input Digital Multiplexer	187
	82S33/34 2-Input 4-Bit Digital Multiplexer	189
	82S41/42 Quad Exclusive-OR/Quad Exclusive-NOR	191
	82S50/52 Binary-To-Octal/BCD-To-Decimal Decoder	193
	82S62 9-Bit Parity Generator and Checker	195
	82S66/67 2-Input, 4-Bit Digital Multiplexer	197
	82S70/71 4-Bit Shift Register	199
	82S90/91 Presettable High Speed Decade/Binary Counter	201
VIII	BIPOLAR MEMORIES	203
	8204/05 2048 Bit Bipolar ROM (256X8)/4096 Bit Bipolar ROM (572 X 8)	205
	8220 8-Bit Content Addressable Memory (4X2 CAM)	207
	8223 256-Bit Bipolar Field-Programmable ROM (32X8 PROM)	213
	8224 256-Bit Bipolar ROM (32X8 ROM)	217
	8225 64-Bit Bipolar RAM (16X4 RAM)	221
	8228 4096-Bit Bipolar ROM (1024X4 ROM)	225
	82S06/07 256-Bit Bipolar RAM (256X1 RAM Tri-State/Open Collector)	
	82S21 High Speed Write-While-Read 64-Bit Bipolar RAM (32X2 RAM)	229
	82S26/29 1024-Bit Bipolar Field Programmable ROM (256X4 PROM Tri State/Open Collector)	233
IX	SINETICS SURE 883 PROGRAM	237
X	BIPOLAR MEMORY CUSTOMER ORDERING INFORMATION	241
	Sales Office Lists	262

SECTION 1

INTRODUCTION AND ORDER INFORMATION

INTRODUCTION

The DCL MSI (Medium Scale Integration) Specifications Handbook comprises the second volume of the DCL Series and covers the MSI group of the DCL family.

Volume one of the DCL Series includes gates, binaries and less complex functions such as monostable multivibrators and interface elements.

The material is designed to serve as an exact guide to generate a procurement document. Section 4, "Design Considerations," provides maximum ratings and package outlines for all devices listed in this volume. Section 7, "Electrical Characteristics," contains detailed test limit and test condition information for simplified device evaluation and incoming inspection. The material is organized in a format which lends itself to generation of device specifications with a minimum of cost and time. Worst case limits are provided for most parameters.

Because of the growing complexity of new DCL/MSI products, loading and noise margin tables are not included in this volume. The numbers are easily generated for individual cases as shown below. The lower of the two numbers is the DC fan-out.

DC Noise Margin ("0" state) is obtained by subtracting the maximum "0" level output voltage for the driving gate from the minimum "0" threshold for the driven gate.

DC Noise margin ("1" state) is obtained by subtracting the maximum "1" level input threshold of the driven gate from the minimum "1" output voltage level of the driving gate.


Application ideas are provided with each product data sheet. For more complete applications information, ask for Signetics' Application Handbook.


Section 8 of this volume presents the Signetics' SURE Product Assurance and Reliability programs. Production screens, acceptance tests, qualification tests, design tests and an optional HI-REL screening program specially tailored to Signetics devices are described. The applicable SURE programs, combined with individual DCL specification sheets, are designed to constitute a complete procurement document. Use of these standard specifications will provide fast and accurate specifications and product flow.

$$\text{DC FAN OUT ("0" OUTPUT CONDITION)} = \frac{\text{"0" maximum output current of driving element}}{\text{"0" maximum input current requirement of driven element}}$$

$$\text{DC FAN OUT ("1" OUTPUT CONDITION)} = \frac{\text{"1" maximum output current of driving element}}{\text{"1" maximum input current requirement of driven element}}$$

ORDER INFORMATION





COMPUTER APPLICATIONS FOR SIGNETICS MSI AND INTERFACE ELEMENTS

(Contact your nearest Signetics Sales office for the latest TTL products)

SECTION 2

DIGITAL FAMILY LINES

The following is a parts list of Signetics Digital Product Lines, now available, as described in the UTILOGIC II, DCL, and 54/74 Handbooks.

UTILOGIC II/SP600 LINE

NOR Gates	
314A	Single 7-Input NOR Gate
317A	Dual 4-Input Expandable NOR Gate
370A	Triple 3-Input NOR Gate
380A	Quad 2-Input NOR Gate
381A	Quad 2-Input NOR Gate (Open-Collector)
OR Gates	
333A	Dual 3-Input Expandable OR Gate
334A	Dual 4-Input Expandable OR Gate
374A	Triple 3-Input OR Gate
375A	Triple 2-Input OR Gate
384A	Quad 2-Input OR Gate
AND Gates	
302A	Quad 2-Input AND Gate
304A	Dual 4-Input AND Gate (Expandable)
305A	Single 6-Input AND Gate
306A	Dual 3-Input AND Gate
NAND Gates	
337A	Dual 4-Input Expandable NAND Gate
377A	Triple 3-Input NAND Gate
387A	Quad 2-Input NAND Gate
616A	Dual 3-Input Expandable NAND Gate
670A	Triple 3-Input NAND Gate
680A	Quad 1-Input NAND Gate
Gate Expanders	
300A	Dual 3-Input Expander for OR and NOR Gates
301A	Quad 2-Input Diode Expander for NAND Gates
Buffer Drivers	
352A	Dual 3-Input Expandable NAND Buffer Driver (Open Collector)
356A	Dual 4-Input Expandable NAND Buffer Driver
357A	Quad 2-Input NAND Power Driver
358A	Quad 2-Input NAND Power Driver (Open Collector)
Binaries	
321A	Dual J-K Binary
322A	Dual J-K Binary
328A	Dual D Binary
620A	Single J-K Master Slave Binary
629A	Single RS/T Binary
Pulse Shapers	
362A	Monostable Multivibrator
Zero Crossing Detector	
363A	Dual Zero Crossing Detector
Shift Register	
3271B	4-Bit Shift Register
Counters	
3280A	BCD Decade Counter
3281A	4-Bit Binary Counter
Buffer Driver	
659A	Dual 4-Input Buffer/Driver (Expandable)
Inverter	
391A	Hex Inverter (Open Collector)
690A	Hex Inverter
Expander	
631A	Gate Expander

DCL DIGITAL LINE

Multivibrator	
8162	Monostable Multivibrator
Low Power Elements	
8415	Dual 5-Input NAND Gate
8416	Dual 4-Input Expandable NAND Gate
8417	Dual 3-Input Expandable NAND Gate
8424	Dual RS/T Binary
8425	Dual RS/T Binary
8226	1024 BIT Field/Factory Programmable Bipolar ROM (256 x 4)
8228	4096 BIT Bipolar ROM (1024 x 4)
8440	Dual AND-OR-Invert Gate
8455	Dual 4-Input NAND Gate Driver
8470	Triple 3-Input NAND Gate
8471	Triple 3-Input NOR Gate
8480	Quad 2-Input NAND Gate
8481	Quad 2-Input NOR Gate
8490	Hex Inverter
8706	Dual 5-Input Diode Expander Element
8731	Quad 2-Input Diode Expander Element
Standard Performance Elements	
8806	Dual 4-Input Expander Element
8808	Single 8-Input NAND Gate
8815	Dual 4-Input NOR Gate
8816	Dual 4-Input NAND Gate
8821	Dual Master-Slave J-K Binary
8822	Dual Master-Slave J-K Binary
8824	Dual Master-Slave J-K Binary
8825	DC Clocked J-K Binary
8826	Dual J-K Binary
8827	Dual J-K Binary
8828	Dual D Binary
8829	High Speed J-K Binary
8840	Dual Expandable AND-OR-Invert Gate
8848	Expandable AND-OR-Invert Gate
8855	Dual 4-Input Driver
8870	Triple 3-Input NAND Gate
8875	Triple 3-Input NOR Gate
8880	Quad 2-Input NAND Gate
8881	Quad 2-Input NOR Gate
8885	Quad 2-Input NOR Gate
High Speed Elements	
8H16	Dual 4-Input NAND Gate
8H20	Dual J-K Binary Element
8H21	Dual J-K Binary Element
8H22	Dual J-K Binary Element
8H70	Triple 3-Input NAND Gate
8H80	Quad 2-Input NAND Gate
8H90	Hex Inverter
Interface Elements	
8T18	Dual 2-Input NAND Interface Gate
8T80	Quad 2-Input NAND Interface Gate
8T90	Hex Inverter Interface Element

DIGITAL FAMILY LINES (Cont'd)

54/74XX - 54/74HXX LINE

54/7400	Quadruple 2-Input Positive NAND Gate
54/7401	Quadruple 2-Input Positive NAND Gate (With open collector output)
54/7402	Quadruple 2-Input Positive NOR Gate
54/7403	Quadruple 2-Input Positive NAND Gate (With open collector output)
54/7404	Hex Inverter
54/7405	Hex Inverter (With open collector output)
54/7406	Hex Inverter Buffer/Driver with Open Collector High Voltage Outputs
54/7407	Hex Buffer/Driver with Open Collector High Voltage Outputs
54/7408	Quadruple 2-Input Positive AND Gates
54/7409	Quad 2-Input AND Gate with Open Collector Outputs
54/7410	Triple 3-Input Positive NAND Gate
54/7411	Triple 3-Input Positive AND Gate
54/7416	Hex Inverter Buffer/Driver with Open Collector High Voltage Outputs
54/7417	Hex Buffer/Driver with Open Collector High Voltage Outputs
54/7420	Dual 4-Input Positive NAND Gate
54/7421	Dual 4-Input AND Gate
54/7426	Quad 2-Input High Voltage NAND Gate
54/7430	8-Input Positive NAND Gate
54/7437	Quad 2-Input NAND Buffer
54/7438	Quad 2-Input NAND Buffer
54/7440	Dual 4-Input Positive NAND Buffer
54/7442	BCD - to - Decimal Decoder
54/7443	Excess 3 - to - Decimal Decoder
54/7444	Excess 3 - Gray - to - Decimal Decoder
54/7445	BCD-to-Decimal Decoder/Driver with Open Collector High Voltage Outputs
7446/47	BCD-to-Seven Segment Decoder/Driver
7448	BCD-to-Seven Segment Decoder/Driver
54/7450	Expandable Dual 2-Wide 2-Input AND-OR-Invert Gate
54/7451	Expandable Dual 2-Wide 2-Input AND-OR-Invert Gate
54/7453	4-Wide 2-Input AND-OR-Invert Gate
54/7454	4-Wide 2-Input AND-OR-Invert Gate
S5460	Dual 4-Input Expander
N7460	Dual 4-Input Expander
54/7470	J-K Flip-Flop
54/7472	J-K Master-Slave Flip-Flop
54/7473	Dual J-K Master-Slave Flip-Flop
54/7474	Dual D-Type Edge-Triggered Flip-Flop
54/7475	Quadruple Bistable Latch
54/7476	Dual J-K Master-Slave Flip-Flop with Preset and Clear
54/7477	Quadruple Bistable Latch
54/7480	Gated Full Adder
54/7483	4-Bit Binary Full Adder (Look Ahead Carry)
54/7486	Quad 2-Input Exclusive OR Gate
54/7488	256-Bit Read-Only Memory
54/7489	64-Bit Read/Write Memory (RAM)
54/7490	Decade Counter
54/7491	8-Bit Shift Register
54/7492	Divide-by-Twelve Counter (Divide-by-Two and Divide-by-Six)
54/7493	4-Bit Binary Counter
54/7494	4-Bit Shift Register (Parallel-In, Serial-Out)
54/7495	4-Bit Right-Shift Left-Shift Register
54/7496	5-Bit Shift Register
54/74107	Dual J-K Master Slave Flip-Flop
54/74121	Monostable Multivibrator
54/74122	Retriggerable Monostable Multivibrator with Clear
54/74141	BCD-to-Decimal Decoder/Driver with Blanking
54/74145	BCD-to-Decimal Decoder/Driver with Open Collector High Voltage Outputs
54/74150	16-Line to 1-Line Data Selector/Multiplexer
54/74151	8-Line to 1-Line Data Selector/Multiplexer
54/74152	8-Line to 1-Line Data Selector/Multiplexer

54/74XX - 54/74HXX LINE (Cont'd)

54/74154	4-Line to 16-Line Decoder/Demultiplexer
54/74180	8-Bit Odd/Even Parity Generator/Checker
54/74192	Synchronous Decade Up/Down Counter with Preset Inputs
54/74193	Synchronous 4-Bit Binary Up/Down Counter with Preset Inputs
54/74194	4-Bit Bidirectional Universal Shift Register
54/74H00	Quadruple 2-Input Positive NAND Gate
54/74H01	Quadruple 2-Input Positive NAND Gate (With open collector output)
54/74H04	Hex Inverter
54/74H05	Hex Inverter (With open collector output)
54/74H08	Quadruple 2-Input Positive AND Gate
54/74H10	Triple 3-Input Positive NAND Gate
54/74H11	Triple 3-Input Positive AND Gate
54/74H20	Dual 4-Input Positive NAND Gate
54/74H21	Dual 4-Input Positive AND Gate
54/74H22	Dual 4-Input Positive NAND Gate (With open collector output)
54/74H30	8-Input Positive NAND Gate
54/74H40	Dual 4-Input Positive NAND Buffers
54/74H50	Dual 2-Wide 2-Input AND-OR-Invert Gates
54/74H51	Dual 2-Wide 2-Input AND-OR-Invert Gates
54/74H52	4-Wide 2-2-2-3-Input AND-OR-Gate
54/74H53	Expandable 2-2-2-3-Input AND-OR-Invert Gate
54/74H54	Expandable 2-2-2-3-Input AND-OR-Invert Gate
54/74H55	Expandable 4-Input AND-OR-Invert Gate
54/74H60	Dual 4-Input Expander (For use with S54H50, S54H53, S54H55 circuits)
54/74H60	Dual 4-Input Expander (For use with N74H50, N74H53, N74H55 circuits)
54/74H61	Triple 3-Input Expanders (For use with S54H52, N74H52 circuits)
S54H62	3-2-2-3-Input AND-OR-Expander (For use with S54H50, S54H53, S54H55 circuits)
N74H62	3-2-2-3-Input AND-OR Expander (For use with N74H50, N74H53, N74H55 circuits)
54/74H72	J-K Master Slave Flip-Flops
54/74H73	Dual J-K Master-Slave Flip-Flops
54/74H74	Dual D-Type Edge-Triggered Flip-Flops
54/74H76	Dual J-K Master-Slave Flip-Flops

NEW 54/74 PRODUCTS

54/7413	Dual NAND Schmitt Trigger
54/74123	Dual Retriggerable Monostable Multivibrator W/Clear
54/74153	Data Selector/Multiplexer Dual 4-to-1 Line
54/74157	Quadruple 2-Line to 1-Line Selector/Multiplexer
54/74158	Quadruple 2-Line to 1-Line Selector/Multiplexer
54/74160	Synchronous Counters with Direct Clear
54/74161	Synchronous Counters with Direct Clear
54/74162	Fully Synchronous Counters
54/74163	Fully Synchronous Counters
54/74166	Parallel-In, Serial-Out, Synchronous Load Shift Register
54/74170	4 x 4 Register File
54/74181	4-Bit Arithmetic Unit W/Full Look-Ahead
54/74182	Look-Ahead Carry Generator
54/74195	4-Bit Shift Register Parallel-Access J-K Inputs Mode Control
54/74198	8-Bit Shift Register Parallel-Access, Shift Right-Left
54/74199	8-Bit Shift Register Parallel-Access J-K Inputs W/Mode Control
54/74S00	Quad 2-Input NAND Schottky
54/74S112 *	Dual J-K Flip-Flop Schottky
54/74S113 *	Dual J-K Flip-Flop Schottky
54/74S114 *	Dual J-K Flip-Flop Schottky
54/74H71	J-K Master Slave Flip-Flop

* Available Soon

SECTION 3

DESIGN CONSIDERATIONS

OUTPUT STRUCTURES

Certain guidelines should be observed to ensure optimum system performance. Systems incorporating TTL elements such as gates, binaries and MSI circuits have inherent V_{CC} and GROUND transients attributable to the current spike

produced by "totem pole" output structures. Figure 1 provides a synopsis of the commonly used totem pole structures which current spike. MSI designs use similar structures to buffer outputs and inputs to increase fan-out and switching speed while reducing input loading.

COMMON TOTEM POLE OUTPUT STRUCTURES




FIGURE 1

DESIGN CONSIDERATIONS (Cont'd)

DECOUPLING MSI

The current spike produced by the totem pole output structure during switching transitions can cause MSI subsystems to malfunction if V_{CC} is not adequately decoupled to GROUND. A capacitance of 2000pF or more, for each totem pole structure should be connected from V_{CC} to GROUND. The non-inductive capacitor (ceramic disc, tantalum slug, etc.) should be mounted with leads as short as possible and should be placed in close proximity to the MSI package to minimize lead length inductance. A properly designed printed circuit board should have the total required capacitance evenly distributed throughout the board. Example: A printed circuit board contains 25 packages averaging four totem pole structures per package. The total capacitance required is 25 packages \times 4 totem pole structures \times 2000pF or 0.2 μ F ceramic disc capacitors evenly distributed, satisfy the V_{CC} to GROUND decoupling requirements.

POWER SUPPLY AND GROUND DISTRIBUTION SYSTEMS

High-frequency distribution techniques should be used for V_{CC} and GROUND. These techniques should include a large ground plane to minimize DC offsets and to provide an extremely low impedance path to reduce transient voltage signals on the printed circuit board. The power supply should be $+5V \pm 5\%$ with R-F (1GHz) bypassing. Catastrophic damage can occur if V_{CC} is not properly regulated.

Power distributed from the main supply must, by necessity, come through a path which displays finite resistance (R_{ps}), inductance (L_{ps}) and capacitance (C_{ps}), as illustrated in Figure 2. The resistive component of the power lines is small, producing very little DC voltage drop at the V_{CC} and GROUND inputs to the printed circuit board. However, the inductance in the power lines can cause the noise generated by current spiking to be transmitted throughout the

system on the V_{CC} and GROUND lines. If the printed circuit boards are adequately decoupled, the power line noise will be reduced significantly. In order to repel power line noise transmitted to a printed circuit board, ferrite beads may be placed on the incoming V_{CC} and GROUND lines as shown in Figure 3. A 10 μ f tantalum capacitor, per 25 packages, connected from V_{CC} to GROUND should be placed on the printed circuit board in the position shown. In conjunction with the distributed ceramic disc capacitors, this approach will prevent most system malfunctions attributable to internally generated noise.




FIGURE 3

ISOLATION DIODES

NEVER REVERSE THE V_{CC} AND GROUND POTENTIALS. Catastrophic failure can occur if more than 100mA is conducted through a forward biased substrate (isolation) diode.




FIGURE 2

DESIGN CONSIDERATIONS (Cont'd)

DISPOSITION OF UNUSED INPUTS

Electrically open inputs degrade AC noise immunity as well as the switching speed of an MSI circuit. To optimize performance, each input must be connected to a low impedance source. Unused inputs should be tied to V_{CC} , GROUND or a driving source. When paralleling an unused input with a driven input of the same multiple emitter transistor (MET), care should be taken to remain within the "1" level fan-out specifications for the driving source. The AND or NAND structures do not affect the "0" level fan-out of the driving source. When an unused input of an OR or NOR structure is commoned with a driven input, both the "1" and "0" level fan-out of the driving source are affected.

If fan-out of the driving source will be exceeded or if there is no convenient connection to an appropriate driven input, a second method of avoiding open inputs should be observed. Inputs which activate on "0" (AND and NAND) may be tied directly to V_{CC} or tied to V_{CC} through a current limiting resistor. To determine the requirements for current limiting, examine the input "latch-back" characteristics of the MET. This check is performed by grounding all but one of the emitters of the MET. Force 10mA into the ungrounded emitter and examine the "breakdown" characteristics on a curve tracer. If "breakdown" is greater than 5.5V and there is no evidence of latch-back or secondary breakdown, an unused input may be tied directly to V_{CC} . If the breakdown voltage or latch-back characteristic approaches 5.5V at 10mA, the input should be tied to V_{CC} through a current limiting resistor of 1 K Ω or more. More than one unused input can be tied to V_{CC} through a single resistor.

The 8200 series of MSI subsystems does not exhibit a latch-back characteristic. A current limiting resistor is required, however, if power supply transients can exceed 5.5V for longer than 1 μ sec. The power dissipated in the emitter junction during breakdown can destroy the junction. Current limiting provisions in accordance with the ABSOLUTE MAXIMUM RATINGS will ensure against catastrophic failure should breakdown occur.

INPUT CLAMP DIODES

MSI circuits contain input clamp diodes as shown in Figure 4. At the input, these diodes limit negative excursions which exceed -1V by providing a low impedance current source from GROUND through the forward biased diode clamp. The clamps are designed to minimize ringing which may be induced on interconnect wires in excess of six inches in length.




FIGURE 4

SIGNAL PROCESSING

The rise and fall times of all incoming data signals should be less than 200ns. The amplitude of incoming data signals should be 2.6V or greater. Figure 5 shows the transfer characteristic of the classic TTL gate. In the input threshold region, from point one to point two, the gate has approximately 25dB of gain. In this region, any discontinuity of the input waveform will be amplified more than 10 times at the output of the gate.

TTL TRANSFER CHARACTERISTIC




FIGURE 5

Should the input voltage remain in the threshold region (approximately 200mV wide) for more than 15ns, a typical TTL gate will oscillate as shown in Figure 6. The equivalent circuit in Figure 7 illustrates the potential oscillatory feed-back paths. The primary contributor to oscillation is the changing power supply voltage within the chip, caused by the current spiking which occurs during switching

DESIGN CONSIDERATIONS (Cont'd)

transitions. Since output voltage is directly proportional to V_{CC} and threshold voltage tends also to drop with lower supply voltage, the net effect is a positive feedback loop from output to input.

TYPICAL TTL GATE OSCILLATION




FIGURE 6

POTENTIAL OSCILLATORY FEEDBACK PATHS





FIGURE 7

SECTION 4

PACKAGE TYPES

PACKAGE INFORMATION


A PACKAGE 14 PIN DUAL IN-LINE, MOLDED



NOTES:

1. LEAD MATERIAL: ALLOY 42 OR EQUIVALENT.
2. BODY MATERIAL: SILICONE MOLDED.
3. TOLERANCES NON CUMULATIVE.
4. SIGNETICS SYMBOL DENOTES LEAD NO. 1.
5. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
6. BODY DIMENSIONS DO NOT INCLUDE MOLDING FLASH.
7. THERMAL RESISTANCE: $\Theta_{JA} = .16 \text{ }^{\circ}\text{C}/\text{mW}$, $\Theta_{JC} = .08 \text{ }^{\circ}\text{C}/\text{mW}$.
8. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS)


B PACKAGE 16 PIN DUAL IN-LINE, MOLDED



NOTES:

1. LEAD MATERIAL: ALLOY 42 OR EQUIVALENT.
2. BODY MATERIAL: SILICONE MOLDED.
3. TOLERANCES NON CUMULATIVE.
4. SIGNETICS SYMBOL DENOTES LEAD NO. 1.
5. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
6. BODY DIMENSIONS DO NOT INCLUDE MOLDING FLASH.
7. THERMAL RESISTANCE: $\Theta_{JA} = .16 \text{ }^{\circ}\text{C}/\text{mW}$, $\Theta_{JC} = .08 \text{ }^{\circ}\text{C}/\text{mW}$.
8. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS)

N PACKAGE 24 PIN DUAL IN-LINE




NOTES:

1. LEAD MATERIAL: ALLOY 42 OR EQUIVALENT.
2. BODY MATERIAL: SILICONE MOLDED.
3. TOLERANCES NON CUMULATIVE.
4. SIGNETICS SYMBOL DENOTES LEAD NO. 1.
5. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
6. BODY DIMENSIONS DO NOT INCLUDE MOLDING FLASH.
7. THERMAL RESISTANCE: $\Theta_{JA} = .12 \text{ }^{\circ}\text{C}/\text{mW}$, $\Theta_{JC} = .05 \text{ }^{\circ}\text{C}/\text{mW}$.
8. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS)

PACKAGE INFORMATION (Cont'd)


F PACKAGE

14 PIN DUAL IN-LINE CERDIP




F PACKAGE

16 PIN DUAL IN-LINE CERDIP




F PACKAGE

24 PIN DUAL IN-LINE CERDIP




PACKAGE INFORMATION (Cont'd)

W PACKAGE 14 PIN FLAT, CERPAC




- NOTES:
1. LEAD MATERIAL: ALLOY 42 OR EQUIVALENT, TIN PLATED.
 2. BODY MATERIAL: CERAMIC WITH GLASS SEAL AT LEADS.
 3. LID MATERIAL: CERAMIC, GLASS SEAL.
 4. TOLERANCES NON CUMULATIVE.
 5. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
 6. SIGNETICS SYMBOL OR ANGLE CUT DENOTES LEAD NO. 1.
 7. RECOMMENDED MINIMUM OFFSET BEFORE LEAD BEND.
 8. MAXIMUM GLASS CLIMB .010.
 9. THERMAL RESISTANCE: $\Theta_{JA} = .200^\circ\text{C}/\text{mW}$, $\Theta_{JC} = .085^\circ\text{C}/\text{mW}$.
 10. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS)

W PACKAGE 16 PIN FLAT, CERPAC



- NOTES:
1. LEAD MATERIAL: ALLOY 42 OR EQUIVALENT, TIN PLATED.
 2. BODY MATERIAL: CERAMIC WITH GLASS SEAL AT LEADS.
 3. LID MATERIAL: CERAMIC, GLASS SEAL.
 4. TOLERANCES NON CUMULATIVE.
 5. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
 6. SIGNETICS SYMBOL OR ANGLE CUT DENOTES LEAD NO. 1.
 7. RECOMMENDED MINIMUM OFFSET BEFORE LEAD BEND.
 8. MAXIMUM GLASS CLIMB .010.
 9. THERMAL RESISTANCE: $\Theta_{JA} = .200^\circ\text{C}/\text{mW}$, $\Theta_{JC} = .085^\circ\text{C}/\text{mW}$.
 10. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS)


Q PACKAGE 24 PIN FLAT, CERAMIC




- NOTES:
1. LEAD MATERIAL: KOVAR OR EQUIVALENT, GOLD PLATED.
 2. BODY MATERIAL: CERAMIC WITH GLASS SEAL AT LEADS.
 3. LID MATERIAL: CERAMIC, GLASS SEAL.
 4. TOLERANCES NON CUMULATIVE.
 5. LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
 6. SIGNETICS SYMBOL OR ANGLE CUT DENOTES LEAD NO. 1.
 7. RECOMMENDED MINIMUM OFFSET BEFORE LEAD BEND.
 8. THERMAL RESISTANCE: $\Theta_{JA} = .150^\circ\text{C}/\text{mW}$, $\Theta_{JC} = .050^\circ\text{C}/\text{mW}$.
 9. MAXIMUM GLASS CLIMB, LID SKEW, OR FRIT SQUEEZE OUT IS .010.
 10. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS)

PACKAGE INFORMATION (Cont'd)

I PACKAGE 16 PIN DUAL IN-LINE CERAMIC















Y PACKAGE 24 PIN DUAL IN-LINE, CERAMIC (.600 BEND—TOP BRAZED)



SECTION PIN CONFIGURATIONS


5

PIN CONFIGURATIONS


8200  <p>Q,N,F PACKAGES</p>	8201  <p>Q,N,F PACKAGES</p>	8202  <p>Q,N,F PACKAGES</p>	8203  <p>Q,N,F PACKAGES</p>
8204  <p>Y PACKAGE</p>	8205  <p>Y PACKAGE</p>	8220  <p>B PACKAGE</p>	8223/24  <p>B,F,W PACKAGES</p>
8225  <p>B,F,W PACKAGES</p>	8228  <p>I PACKAGE</p>	8230/31/32  <p>B,F,W PACKAGES</p>	8233/34/35  <p>B,F,W PACKAGES</p>

PIN CONFIGURATIONS (Cont'd)

8241/42




A,F PACKAGES




W PACKAGE

8243




Q,N,Y PACKAGES

8250




A,F PACKAGES




W PACKAGE

8251/52




B,F,W PACKAGES

8260




Q,N,YB PACKAGES

8261




A,F PACKAGES




W PACKAGE

PIN CONFIGURATIONS (Cont'd)

8262



8263/64




A,F PACKAGES



W PACKAGE

Q,N,Y PACKAGES

8266/67



8268







B,F,W PACKAGES

A,F PACKAGES

W PACKAGE

8269



A,F PACKAGES


W PACKAGE

A,F PACKAGES


W PACKAGE

PIN CONFIGURATIONS (Cont'd)


8271



8273




8274




B,F,W PACKAGES


8275



8276



8277







B,F,W PACKAGES

A,F PACKAGES

B,F PACKAGES

8280/81



A,F PACKAGES


W PACKAGE

A,F PACKAGES


W PACKAGE

PIN CONFIGURATIONS (Cont'd)

8288



8290/91





A,F PACKAGES

W PACKAGE

A,F PACKAGES

W PACKAGE

8292/93




A,F PACKAGES

W PACKAGE


82S06/07

AVAILABLE SOON




82S21

AVAILABLE SOON



82S26/29

AVAILABLE SOON




DUAL IN-LINE PIN OUT

DUAL IN-LINE PIN OUT

DUAL IN-LINE PIN OUT


PIN CONFIGURATIONS (Cont'd)

82S30/31/32




B,F PACKAGES

82S33/34




B,F PACKAGES

82S41/42




A,F PACKAGES

82S50/52




A,F PACKAGES




B,F PACKAGES

82S62




A,F PACKAGES




F,W PACKAGES

82S66/67




B,I PACKAGES



A,F PACKAGES



82S70/71




B,F PACKAGES

PIN CONFIGURATIONS (Cont'd)

8S90/91



8T01





A,F PACKAGES


B,F PACKAGES

B,F PACKAGES

8T04/05/06



8T09





B,F,W PACKAGES


A,F PACKAGES

W PACKAGE

8T10



8T14




B,F,W PACKAGE

B,F,W PACKAGES


B,F,W PACKAGES

PIN CONFIGURATION (Cont'd)


8T15



8T16



8T20




A,F PACKAGES

A,F PACKAGES

B,F PACKAGES

8T22




*Pins for External Timing Components


A,F PACKAGES

B,W PACKAGES


8T23



8T24



B,W PACKAGES



B,F PACKAGES

SECTION ELECTRICAL CHARACTERISTICS 6

This section contains specific test limit and test condition information for use in device evaluation and incoming inspection for AC and DC parameters.

Product descriptions are also contained in this section to provide assistance in evaluating specific devices and total 8000 Series flexibility.

Unless otherwise specified, all devices are available in the "S" and "N" temperature ranges:

("S" = -55°C to +125°C, "N" = 0°C to +75°C).

ABSOLUTE MAXIMUM RATINGS

The absolute maximum ratings constitute limiting values above which serviceability of the device may be impaired. Provisions should be made in system design and testing to limit voltages in accordance with Table I. These ratings apply to both 82XX and 8TXX MSI devices unless otherwise specified.

TABLE I

Input Voltage	+5.5V
Output Voltage	+7.0V
V _{CC} (Note 2)	+7.0V
Storage Temperature Range	
A, B, N packages	-65°C to +175°C
F, I, Q, W packages	-65°C to +200°C

NOTES:

1. All devices must be derated at elevated temperatures based on maximum allowable junction temperature (see maximum storage temperature and the thermal resistance of the package).
2. Operating V_{CC} for the 8200 Series is specified at +5V±5%. None of the Signetics MSI elements will be damaged by supply voltages of 7 volts or less; however, in some of the more complex functions, power dissipation at such voltages could become excessive. We recommend, therefore, that such overvoltages be limited to a maximum of 1 second duration.

BUFFER REGISTERS

8200

8201

8202

DIGITAL 8000 SERIES TTL/MSI

8203


DESCRIPTION

The 8200/8201/8202/8203 MSI Buffer Registers are arrays of ten clocked "D" flip-flops especially suited for parallel in-parallel out register applications. They are also suitable for general purpose applications as parallel in-serial out, serial in-parallel out registers.

The flip-flops are arranged as dual 5 arrays, (8200 & 8201) and single 10 arrays with reset, (8202 & 8203). The true output of each bit is made available to the user.

LOGIC DIAGRAMS AND TRUTH TABLES


DUAL 5-BIT BUFFER REGISTER



V_{CC} = (24)
GND = (12)
() = Denotes Pin Numbers

8200


DUAL 5-BIT BUFFER REGISTER—INVERTED INPUTS



V_{CC} = (24)
GND = (12)
() = Denotes Pin Numbers

8201

10-BIT BUFFER REGISTER




D_n	\overline{RESET}	Q_{n+1}
1	1	1
0	1	0

V_{CC} = (24)
GND = (12)
() = Denotes Pin Numbers

$\overline{RESET} = 0 \Rightarrow Q = 0$
(OVERRIDES CLOCK)
 n IS TIME PRIOR TO CLOCK
 $n+1$ IS TIME FOLLOWING CLOCK

8202

LOGIC DIAGRAMS AND TRUTH TABLES (Cont'd)



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS					NOTES
	MIN.	TYP.	MAX.	UNITS	D_n 8200 8202	D_n 8201 8203	CLOCK	RESET 8202 8203	OUTPUTS	
"1" Output Voltage "0" Output Voltage "0" Input Current D_n (8200, 8202) \bar{D}_n (8201, 8203) Clock Reset (8202, 8203) "1" Input Current D_n (8200, 8202) \bar{D}_n (8201, 8203) Clock Reset (8202, 8203) Input Voltage Rating (All inputs) Power/Current Consumption	2.6	3.5	0.4	V V	2.0V 0.8V	0.8V 2.0V	Pulse Pulse		800 μ A 9.6mA	6 7

$T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$


CHARACTERISTICS	LIMITS				TEST CONDITIONS					NOTES
	MIN.	TYP.	MAX.	UNITS						
Propagation Delay t_{on} Clock to Q t_{off} Clock to Q t_{on} Reset to Q Set Up Time Hold Time Minimum Clock Width Transfer Rate Output Short Circuit Current		30 25 30 6 0 12 15 -20	45 40 45 15 5 17 35 -70	ns ns ns ns ns ns MHz mA						8 8 8 10 12 8

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are tied to V_{CC} .
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition:
 "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- Refer to AC Test Figure.
- Manufacturer reserves the right to make design and process changes and improvements.
- Set Up Time defined as data presence before clock.
- Outputs are in the low state for this test.
- Hold time defined as data presence after clock.
- $V_{CC} = 5.25$ volts.


SCHEMATIC DIAGRAMS

DUAL 5-BIT BUFFER REGISTER 8200
SINGLE 10-BIT BUFFER REGISTER 8202





DUAL 5-BIT BUFFER REGISTER
-INVERTED INPUTS 8201

SINGLE 10-BIT BUFFER REGISTER
-INVERTED INPUTS 8203



AC TEST FIGURES AND WAVEFORMS



t_{pd} FROM CLOCK TO Q



INPUT PULSE:
 Data = P.R.R. = 7.5 MHz
 Clock = P.R.R. = 15 MHz
 PW = 17 ns (at 50% point)
 $t_r = t_f = 5$ ns Max.
 Amplitude = 2.6V.

* Refer to the Pin-Outs for the 8200/01/03 AC Testing.

t_{on} FROM RESET TO Q




INPUT PULSE:
 Amplitude = 2.6V
 Clock: P.R.R. = 5 MHz
 Reset: P.R.R. = 5 MHz
 PW = 30 ns (at 50% point)
 $t_r = t_f = 5$ ns

* Refer to the Pin-Outs for the 8200/01/02/03 AC Testing.


TYPICAL APPLICATIONS

20 BIT (4 WORDS X 5 BITS EACH) MEMORY CELL



Total Package Count = 2-8200's

ONE OUT OF TEN – COUNTER/DISPLAY (SELF-CORRECTING)




Total Package Count = 1-8202; 1-8880

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8200/01/02/03

TYPICAL APPLICATIONS (Cont'd)


MULTIPLICATION AT 10MHz OF A 20-BIT BINARY WORD



$P_n = (X_n)M$ WHERE $X_n \equiv$ MULTIPLICAND

$M \equiv$ MULTIPLIER

TOTAL PACKAGE COUNT = 9 PACKAGES (4-8202'S AND 5-8260'S)



8-INPUT DIGITAL MULTIPLEXER

8230
8231
8232

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION


The 8-Input Digital Multiplexer is the logical equivalent of a single-pole, 8 position switch whose position is specified by a 3-bit input address.

The 8230 incorporates an INHIBIT input which, when low, allows the one-of-eight inputs selected by the address to appear on the f output and, in complement, on the \bar{f} output. With the INHIBIT input high, the f output is unconditionally low and the \bar{f} output is unconditionally high. The 8230 is a functional and pin-for-pin replacement for the 9312.

The 8231 is a variation of the 8230 that provides open collector output \bar{f} for expansion of input terms. The 8232 is similar to the 8230 except in the effect of the INHIBIT input on the \bar{f} output. With the INHIBIT low, the selected input appears at the f output and, in complement, on the \bar{f} output. With the INHIBIT input high, both the f and the \bar{f} output are unconditionally low.


LOGIC DIAGRAMS

8230 AND 8231



V_{CC} = (16)
GND = (8)
() = Denotes Pin Numbers

8232



V_{CC} = (16)
GND = (8)
() = Denotes Pin Numbers

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8230/31/32

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	A ₁	A ₂	A ₃	INH	DATA INPUT In	OUTPUTS	
"1" Output Voltage, Output f Output \bar{f} (8230, 8232)	2.6	3.5		V	*	*	*	0.8V	2.0V	-800μA	6, 11
"1" Output Leakage Current, Output \bar{f} (8231)	2.6	3.5	150	μA	0.8V	2.0V	2.0V	2.0V	*	-800μA	6, 11
"0" Output Voltage			0.4	V	0.8V	0.8V	0.8V	0.8V	0.8V	16mA	7, 11
"1" Input Current Inputs A _n , I _n Input INH, 8230 & 8231 Input INH, 8232			40 80 80	μA	4.5V	4.5V	4.5V		4.5V		
"0" Input Current A _n , I _n , INH (8230 & 8231) INH, (8232)	-0.1		-1.6	mA	0.4V	0.4V	0.4V		0.4V		
	-0.1		-3.2	mA				0.4V			

T_A = 25°C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	A	A	A	INH	DATA INPUT In	OUTPUTS f \bar{f}	
Propagation Delay A _n to \bar{f} (8230, 8232)		19	30	ns							8
A _n to \bar{f} (8231)		17	30	ns							8
I _n to \bar{f} (8230, 8232)		11	20	ns							8
\bar{f} to f		10	15	ns							8
I _n to f (8231)		13	24	ns							8
INH to \bar{f} (8230, 8231)		18	30	ns							8
INH to f or \bar{f} (8232)		11	20	ns							8
Power Consumption/Supply Current 8230, 8231			250/ 47.7	mW/mA	4.5V	4.5V	4.5V	4.5V	0V		13
8232			262/ 50.0	mW/mA	4.5V	4.5V	4.5V	4.5V	0V		13
Output Short Circuit Current											
Output f	-20		-70	mA	0V	0V	0V	0V	4.5V	0V	
Output \bar{f} (8230, 8232)	-20		-70	mA	0V	0V	0V	0V	0V	0V	
Input Latch Voltage	5.5			V	10mA	10mA	10mA	10mA	10mA		12


*See Truth Table for Logical Conditions

NOTES:


- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}.
- Refer to AC Test Figures.
- One AC fan-out is defined as 50pF.
- Manufacturer reserves the right to make design and process changes and improvements.
- By DC tests per the truth table, all inputs have guaranteed thresholds of 0.8V for logical "0" and 2.0V for logical "1".
- This test guarantees operation free of input latch-up over the specific operating power supply voltage range.
- All I_n data inputs are at OV. V_{CC} = 5.25V.
- Connect an external 1k resistor from V_{CC} to the output terminal for this test.

SCHEMATIC DIAGRAMS

8230 AND 8231




8232




SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8230/31/32


AC TEST FIGURE AND WAVEFORMS



NON-INVERTING PATHS



INVERTING PATHS



NOTES:

1. 5K, 30pF load includes test jigs and scope impedance.
2. Scope terminals to be $\leq 1\frac{1}{2}$ " from package pins.
3. See truth table for logical conditions.

AC TEST CONDITIONS


STEP NO.	TYPE/S	DELAY FROM-TO	INPUTS				WAVE-FORM TYPE
			I ₀	I ₁	A ₀	INH	
1	ALL	A ₀ to f	0 V	V _{CC}	P.G.	0 V	C, D
2	ALL	I ₀ to f	0 V	P.G.	0 V	0 V	C, D
3	ALL	f to f*	0 V	P.G.	0 V	0 V	C, D
4	8230	INH to f	V _{CC}	0 V	0 V	P.G.	A, B
5	8231	INH to f	0 V	V _{CC}	0 V	P.G.	C, D
6	8232	INH to f	V _{CC}	0 V	0 V	P.G.	C, D

NOTE: 1. P. G. = Pulse Generator

Both f and f are simultaneously loaded.

TYPICAL APPLICATIONS

EXPANSION OF 8231 TO MULTIPLEXER 64 LINES



$$f_n = f_0 + f_1 + f_2 + \dots + f_7$$

True Output

All Outputs may be tied together
to drive 8x16mA (eight 1.6mA F.O.)
or each Output may drive separately
ten 1.6mA F.O.

Note: $\frac{1}{2}$

Each 8231 has 8 data inputs which are not shown.

2-INPUT 4-BIT DIGITAL MULTIPLEXER

8233
8234
8235

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

These devices are 2-input, 4-Bit Digital Multiplexers designed for general purpose data-selection applications.

The 8233 features *non-inverting* data paths; and, the 8234 features *inverting* data paths.

The 8235 is designed for input to adders, registers and general paralleled data handling due to its capability to perform CONDITIONAL COMPLEMENTING (TRUE/COMPLEMENT). When the two inputs for each bit position (A_i , B_i) are connected together, the f output will provide either the *True* or *Complement* of the input data. This


capability is especially useful for transferring data into parallel adders where both true data for adding or multiplying and also complemented data for subtracting or dividing are needed.

The 8234 and 8235 designs have open collector outputs which permit direct wiring to other open collector outputs (collector logic) to yield "free" four-bit words. As many as one hundred four-bit words can be multiplexed by using fifty 8234/8235s in the WIRED-AND mode.

The inhibit state $S_0 = S_1 = 1$ can be used to facilitate transfer operations in an arithmetic section.

LOGIC DIAGRAM AND TRUTH TABLES


8233



S_0	S_1	f_n
0	0	B
1	0	A
0	1	B
1	1	0

$V_{CC} = (16)$
 $GND = (8)$
() = Denotes Pin Numbers


8234



S_0	S_1	f_n
0	0	\bar{B}
1	0	\bar{A}
0	1	\bar{B}
1	1	1

$V_{CC} = (16)$
 $GND = (8)$
() = Denotes Pin Numbers

8235



S_0	S_1	f_n
0	0	$\bar{A}_n B_n$
0	1	B_n
1	0	\bar{A}_n
1	1	1

$V_{CC} = (16)$
 $GND = (8)$
() = Denotes Pin Numbers

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8233/34/35

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES
					INPUTS					
	MIN.	TYP.	MAX.	UNITS	A _n	B _n	S ₀	S ₁		
"1" Output Voltage (8233)	2.6	3.5		V	2.0V	2.0V	0.8V	0.8V	-800μA	6
"0" Output Voltage (8233)			0.4	V	0.8V	2.0V	2.0V	0.8V	16mA	7
"0" Output Voltage (8234)			0.4	V	0V	2.0V	0.8V	0.8V	16mA	7
"0" Output Voltage (8235)			0.4	V	2.0V	2.0V	2.0V	0.8V	16mA	7
"1" Output Leakage Current (8234)			100	μA	2.0V	2.0V	2.0V	2.0V	5.0V	13
"1" Output Leakage Current (8235)			100	μA	2.0V	2.0V	2.0V	2.0V	5.0V	13
"0" Input Current										
A _n	-0.1		-1.6	mA	0.4V	4.5V		0V		
B _n	-0.1		-1.6	mA	4.5V	0.4V	0V	0V		
S ₀	-0.1		-1.6	mA			0.4V			
S ₁	-0.1		-1.6	mA				0.4V		
"1" Input Current										
A _n		40		μA	4.5V	0V				
B _n		40		μA	0V	4.5V				
S ₀		40		μA			4.5V			
S ₁		40		μA				4.5V		
Input Latch Voltage										
A _n	5.5			V	10mA	0V				11
B _n	5.5			V	0V	10mA				11
S ₀	5.5			V			10mA			11
S ₁	5.5			V				10mA		11
Output Short Circuit Current (8233)	-20		-70	mA	5V	5V	0V	0V	0V	
Input Clamp Voltage										
A _n			-1.5	V	-12mA					
B _n			-1.5	V		-12mA				
S ₀			-1.5	V			-12mA			
S ₁			-1.5	V				-12mA		

$T_A = 25^\circ C$ and $V_{CC} = 5.0V$


CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES
					INPUTS					
	MIN.	TYP.	MAX.	UNITS	A_n	B_n	S_0	S_1		
Power/Current										
Consumption:										
8233	200/38	252/48		mW/mA		0V		0V		15
8234	160/31	210/40		mW/mA		0V		0V		15
8235	230/44	310/59		mW/mA		4.5V		4.5V		15
8233 Turn-On Times										
A_n, B_n to f_n	16	25		ns						8,14
S_0 to f_n	27	38		ns						8,14
S_1 to f_n	27	38		ns						8,14
8233 Turn-Off Times										
A_n, B_n to f_n	16	25		ns						8,14
S_0 to f_n	27	38		ns						8,14
S_1 to f_n	27	38		ns						8,14
8234 Turn-On Times										
A_n, B_n to f_n	16	25		ns						8,14
S_0 to f_n	27	38		ns						8,14
S_1 to f_n	27	38		ns						8,14
8234 Turn-Off Times										
A_n, B_n to f_n	16	25		ns						8,14
S_0 to f_n	27	38		ns						8,14
S_1 to f_n	27	38		ns						8,14
8235 Turn-On Times										
A_n to f_n	16	25		ns						8,14
B_n to f_n	24	35		ns						8,14
S_0 to f_n	27	38		ns						8,14
S_1 to f_n	27	38		ns						8,14
8235 Turn-Off Times										
A_n to f_n	16	25		ns						8,14
B_n to f_n	24	35		ns						8,14
S_0 to f_n	27	38		ns						8,14
S_1 to f_n	27	38		ns						8,14

NOTES:


- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.

- Output sink current is supplied through a resistor to V_{CC} .
- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50pF.
- Manufacturer reserves the right to make design and process changes and improvements.
- This test guarantees operation free of input latch-up within the specified operating supply voltage range.
- Measurements apply to each gate element independently.
- Connect an external $1k \pm 1\%$ resistor from V_{CC} to the output for this test.
- Reference AC Test Circuit, Waveforms and Test Tables.
- $V_{CC} = 5.25V$.

SCHEMATIC DIAGRAMS




SCHEMATIC DIAGRAMS (Cont'd)



PROPAGATION DELAY TEST TABLE

PRODUCT	PATH	PARAMETER	S ₁	S ₂	S ₃	S ₄
ALL	A ₀ to f ₀	t _{on} / t _{off}	a	b	b	c
8233 8234	B ₀ to f ₀	t _{on} / t _{off}	c	a	c	b
8233 8234	S ₀ to f ₀	t _{on} / t _{off}	b	b	a	b
8233 8234	S ₀ to f ₀	t _{on} / t _{off}	b	c	a	c
8235	B ₀ to f ₀	t _{on} / t _{off}	c	a	c	b
8235	B ₀ to f ₀	t _{on} / t _{off}	b	c	a	b
8235	S ₁ to f ₀	t _{on} / t _{off}	b	b	c	a
8233 8234	S ₁ to f ₀	t _{on} / t _{off}	b	c	b	a

AC TEST FIGURE AND WAVEFORMS



**QUAD EXCLUSIVE-OR
QUAD EXCLUSIVE-NOR**

**8241
8242**

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION


The 8241 contains four independent gating structures to perform the Exclusive-OR function on two input variables. The output of the 8241 employs the totem-pole structure characteristic of TTL devices.

The 8242 contains four independent Exclusive-NOR gates

which may be used to implement digital comparison functions. The 8242 outputs are bare collector to facilitate implementation of multiple-bit comparisons; a 4-bit comparison is made by connecting the outputs of the four independent gates together.

LOGIC DIAGRAMS AND TRUTH TABLES


8241 QUAD EXCLUSIVE – OR



A	B	f
0	0	0
1	0	1
0	1	1
1	1	0

V_{CC} = (14)
GND = (7)
() = Denotes Pin Numbers

8242 4-BIT DIGITAL COMPARATOR



A	B	f
0	0	1
1	0	0
0	1	0
1	1	1

V_{CC} = (14)
GND = (7)
() = Denotes Pin Numbers

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8241/42

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage) (8241)

CHARACTERISTICS	LIMITS				TEST CONDITIONS			NOTES	
	MIN.	TYP.	MAX.	UNITS	INPUTS		OUTPUTS		
					A	B			
Output "1" Voltage	2.6	3.5		V	2.0	0.8	800μA	7	
Output "0" Voltage			0.4	V	2.0	2.0	16mA	8	
Input "1" Current			80	μA	4.5	4.5V		13	
Input "0" Current	-0.1		-3.2	mA	0.4	0.4		14	
Power/Current Consumption		225/42.4	300/57.1	mW/mA					
Output Short Circuit Current	-20		-70	mA			0V	6	
Input Latch Voltage									
A Input	5.5			V	10mA	0V		10	
B Input	5.5			V	0V	10mA		10	

T_A = 25° C and V_{CC} = 5.0V

(8241)

CHARACTERISTICS	LIMITS				TEST CONDITIONS			NOTES	
	MIN.	TYP.	MAX.	UNITS	INPUTS		OUTPUTS		
					A	B			
Propagation Delay		12	20	ns				9	

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

(8242)

CHARACTERISTICS	LIMITS				TEST CONDITIONS			NOTES	
	MIN.	TYP.	MAX.	UNITS	INPUTS		OUTPUT		
					A	B			
Output "1" Leakage Current			25	μA	2.0	2.0		12	
Output "0" Voltage			0.4	V	2.0	0.8	25mA	8	
Input "1" Current			80	μA	4.5	4.5V		13	
Input "0" Current	-0.1		-3.2	mA	0.4	0.4		14	
Power/Current Consumption		170/32	250/47.5	mW/mA	0.4	0.4		15	
Input Latch Voltage									
A Input	5.5			V	10mA	0V			
B Input	5.5			V	0V	10mA		10	

T_A = 25° C and V_{CC} = 5.0V

(8242)

CHARACTERISTICS	LIMITS				TEST CONDITIONS			INPUTS	
	MIN.	TYP.	MAX.	UNITS	INPUTS		OUTPUTS		
					A	B			
Propagation Delay		18	25	ns				9	

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8241/42


NOTES:

1. All voltage measurements are referenced to the ground terminal.
Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive NAND logic definition:
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Measurements apply to each gate element independently.
7. Output source current is supplied through a resistor to ground.
8. Output sink current is supplied through a resistor to V_{CC} .


9. Refer to AC Test Figure.
10. This test guarantees operation free of input latch-up over the specified operating supply voltage range.
11. Manufacturers reserves the right to make design and process changes and improvements.
12. Connect an external $1\text{K} \pm 1\%$ resistor from V_{CC} to the output terminal for this test.
13. A and B are tested separately. When A is 4.5V, B is 0V, and vice versa.
14. A and B are tested separately. When A is 0.4V, B is 5.25V, and vice versa.
15. $V_{CC} = 5.25\text{V}$.

SCHEMATIC DIAGRAMS

8241




8242




SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8241/42

AC TEST FIGURE AND WAVEFORMS



TYPICAL APPLICATIONS



DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION


The 8243 8-Bit Position Scaler is an MSI array of approximately 70 gate complexity. The primary function of the 8243 is to scale (or shift) data bit positions by a selection of a 3-bit binary selector code.

The most significant bit input (I_7) may be shifted 8 positions to the least significant bit output (O_0). At zero shift, or scale select, all eight input data bits are transferred and inverted to their respective outputs, (I_0 to O_0 , I_1 to O_1 , I_2 to O_2 , etc.) At a shift, or scale select, of one, each input bit (I_n) will shift to the next lower output bit (O_{n-1}). See truth table for other shift codes.

The 8243's advantages over shift registers are the speed of operation and lower complexity of external logic required to effect a scale function. The speed of the 8243 Scaler is a function of gate propagation delays—the speed of equivalent shift registers is the time for clock periods plus the propagation delay to effect a scale function.

The 8243 is provided with open collector outputs to provide expansion to larger scaling functions. Data input logic zero loading is reduced to less than $-100\mu A$ when the unit is disabled.

LOGIC DIAGRAM AND TRUTH TABLE



SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8243

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS							NOTES
	MIN.	TYP.	MAX.	UNITS	I _n	S ₀	S ₁	S ₂	ENABLE 1&2	INHIBIT	OUTPUTS	
"1" Output Leakage Current			150	μA	0.8V	*	*	*	2.0V	0.8V		7
"0" Output Voltage			0.4	V	2.0V	*	*	*	2.0V	0.8V	12.8mA	7
"0" Input Current			-100	μA	0.4V				0.8V	2.0V		
Data In (Disabled)	-0.1		-1.6	mA	0.4V	0.8V			2.0V	0.8V		
Data In (Enabled)	-0.1		-1.6	mA	0.4V	0.4V	0.4V	0.4V	0.4V	0.4V		
Select S _n	-0.1		-1.6	mA	0.4V				0.4V	0.4V		
Inhibit	-0.1		-1.6	mA					0.4V	0.4V		
Enable 1 & 2	-0.1		-1.6	mA					0.4V	0.4V	4.5V	11
"1" Input Current			80	μA	4.5V	2.0V				2.0V		
Data In			40	μA	4.5V	4.5V	4.5V	4.5V				
Select S _n			40	μA					2.0V	4.5V		
Inhibit			40	μA					4.5V			
Enable 1 & 2			40	μA								12


T_A = 25°C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS							NOTES
	MIN.	TYP.	MAX.	UNITS	I _n	S ₀	S ₁	S ₂	ENABLE 1&2	INHIBIT	OUTPUTS	
Propagation Delay												
Data In		20	32	ns								9, 10
Select S _n		30	40	ns								
Inhibit		25	35	ns								
Enable 1 & 2		30	45	ns								
Power/Current	315/	500/	mW/									13
Consumption	60	75.2	mA		10mA	10mA	10mA	10mA	10mA	10mA		
Input Voltage Rating	5.5											

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive NAND logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output sink current is supplied through a resistor to V_{CC}. Connect an external 1k resistor from V_{CC} to the output terminal for this test.
- Manufacturer reserves the right to make design and process changes and improvements.
- Refer to AC Test figures.
- I_n "0" threshold 0.7 volts for S8243.
- Input under test at 0.4V, other Enable Input tied to V_{CC}.
- Input under test at 4.5V, other Enable Input, 0 volts.
- V_{CC} = 5.25V.

AC TEST FIGURES AND WAVEFORMS



AC TEST FIGURES AND WAVEFORMS (Cont'd)

PROPAGATION DELAY, DATA INPUT TO DATA OUTPUT




FIGURE 2

PROPAGATION DELAY, DATA SELECT TO OUTPUT




FIGURE 3

PROPAGATION DELAY, DATA SELECT TO OUTPUT





FIGURE 4

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8243


TYPICAL APPLICATIONS

ONE TO EIGHT LINE DEMULTIPLEXER



SCALE SELECT	3 BIT BINARY CODE			OUTPUTS							
	S ₂	S ₁	S ₀	O ₀	O ₁	O ₂	O ₃	O ₄	O ₅	O ₆	O ₇
0	0	0	0	Data							
1	0	0	1	Data	1						
2	0	1	0	Data	Data	Data	Data	Data	Data	1	1
3	0	1	1	Data	Data	Data	Data	Data	Data	1	1
4	1	0	0	Data	Data	Data	Data	Data	1	1	1
5	1	0	1	Data	Data	Data	Data	1	1	1	1
6	1	1	0	Data	Data	1	1	1	1	1	1
7	1	1	1	Data	1	1	1	1	1	1	1

BI-DIRECTIONAL 8-POSITION SHIFTER



SCALE FACTOR	OUTPUTS								SCALE RIGHT
	1	2	3	4	5	6	7	G	
0	A	B	C	D	E	F	G		
1	1	A	B	C	D	E	F		
2	1	1	A	B	C	D	E		
3	1	1	1	A	B	C	D		
4	1	1	1	1	A	B	C		
5	1	1	1	1	1	A	B		
6	1	1	1	1	1	1	A		
7	1	1	1	1	1	1	1		

SCALE FACTOR	OUTPUTS								SCALE LEFT
	1	2	3	4	5	6	7	G	
0	A	B	C	D	E	F	G		
1	B	C	D	E	F	G	1		
2	C	D	E	F	G	1	1		
3	D	E	F	G	1	1	1		
4	E	F	G	1	1	1	1		
5	F	G	1	1	1	1	1		
6	G	1	1	1	1	1	1		
7	1	1	1	1	1	1	1		

SCALE FACTOR	OUTPUTS								SCALE RIGHT & AROUND
	1	2	3	4	5	6	7	G	
0	A	B	C	D	E	F	G		
1	G	A	B	C	D	E	F		
2	F	G	A	B	C	D	E		
3	E	F	G	A	B	C	D		
4	D	E	F	G	A	B	C		
5	C	D	E	F	G	A	B		
6	B	C	D	E	F	G	A		
7	A	B	C	D	E	F	G		

SCALE FACTOR	OUTPUTS								SCALE LEFT & AROUND
	1	2	3	4	5	6	7	G	
0	A	B	C	D	E	F	G		
1	B	C	D	E	F	G	A		
2	C	D	E	F	G	A	B		
3	D	E	F	G	A	B	C		
4	E	F	G	A	B	C	D		
5	F	G	A	B	C	D	E		
6	G	A	B	C	D	E	F		
7	A	B	C	D	E	F	G		

BINARY-TO-OCTAL DECODER BCD-TO-DECIMAL DECODER

8250
8251
8252

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8250, 8251 and 8252 are gate arrays for decoding and logic conversion applications.

The 8250 converts 3 lines of input to a one-of-eight output. The fourth input line (D) is utilized as an inhibit to allow use in larger decoding networks.


The 8251 and 8252 convert a 4 line input code (with

1-2-4-8 weighting) to a one-of-ten output as shown in the Truth Table.

The 8252 is a direct replacement for the 9301 with all outputs being forced high when a binary code greater than nine is applied to the inputs.

The selected output is a logic "0".

LOGIC DIAGRAMS



TRUTH TABLE

INPUT STATE				OUTPUT STATES										8251			
				8250							8251			8252			
A	B	C	D	0	1	2	3	4	5	6	7	8	9	8	9	8	9
0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1
0	1	0	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1
1	1	0	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1
0	0	1	0	1	1	1	1	0	1	1	1	1	1	1	1	1	1
1	0	1	0	1	1	1	1	1	0	1	1	1	1	1	1	1	1
0	1	1	0	1	1	1	1	1	1	0	1	1	1	1	1	1	1
1	1	1	0	1	1	1	1	1	1	1	0	1	1	1	1	1	1
0	0	0	1	1	1	1	1	1	1	1	1	1	1	0	1	0	1
1	0	0	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1
0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1
1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
0	0	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1
1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8250/51/52

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				A	B	C	D	OUTPUTS	NOTES
	MIN.	TYP.	MAX.	UNITS						
"1" Output Voltage	2.6	3.5		V					-800	6, 10
"0" Output Voltage			0.4	V					16mA	7, 10
"1" Input Current A, B, C, D			40	μA	4.5V	4.5V	4.5V	4.5V		
"0" Input Current A, B, C (8250, 8251)	-0.1		-1.2	mA	0.4V	0.4V	0.4V			
A, B, C, D (8252)	-0.1		-1.6	mA	0.4V	0.4V	0.4V	0.4V		
D (8251 Only)	-0.1		-1.2	mA				0.4V		
D (8250 Only)	-0.1		-1.0	mA				0.4V		


$T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$

CHARACTERISTICS	LIMITS				A	B	C	D	OUTPUTS	NOTES
	MIN.	TYP.	MAX.	UNITS						
Turn-on Delay t_{on}		20	35	ns						8
Turn-off Delay t_{off}		20	35	ns						8
Power/Current Consumption (8251 Only)			135/25.7	mW/mA	5.25V	5.25V	5.25V	0V		12
(8250 Only)			125/23.8	mW/mA	5.25V	5.25V	5.25V	0V		12
Input Latch Voltage	5.5			V	10mA	10mA	10mA	10mA		11
Output Short Circuit Current Outputs 1 thru 9	-10		-55	mA	0V	0V	0V	0V	0V	
Output 0	-10		-55	mA	5.0V	0V	0V	0V	0V	


NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition:
"UP" Level = "1". "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- Refer to AC Test Figures.
- Manufacturer reserves the right to make design and process changes and improvements.
- Inputs for "1" and "0" output voltage test is per TRUTH table with threshold levels of 0.8V for logical "0" and 2.0V for logical "1".
- This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- $V_{CC} = 5.25$ volts.

SCHEMATIC DIAGRAM




AC TEST FIGURE AND WAVEFORMS




SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8250/51/52

TYPICAL APPLICATIONS

ONE-OF-10 DECODER



ONE-OF-64 DECODER



ARITHMETIC LOGIC ELEMENT

8260

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8260 Arithmetic Logic Element is a monolithic gate array incorporating four full-adders structured in a look-ahead mode. The device may be used as four mutually independent exclusive NOR or AND gates by proper addressing of the inhibit lines.


As a four-bit adder, the 8260 permits high speed parallel addition of four sets of data and features both simultaneous addition on a character to character and on a bit to bit basis

within the package.

When true input variables are used, the true sum is formed at the f output. Inverted input variables produce the complement of the sum of the true variables.

The carry-outs available are: Internally Generated (C_G); Propagated (C_P); and Ripple (C_R). This gives the 8260 complete flexibility when used in Ripple Carry or Anticipated Carry Adder Systems.

LOGIC DIAGRAM



SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8260

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS					OUTPUT TERMINALS (mA)				NOTES
					INPUT TERMINALS									
	MIN.	TYP.	MAX.	UNITS	X _n	Y _n	C _{IN}	C _{INH}	E _{INH}	C _p	C _G	C _R	f _n	
"1" Output Voltage	2.6	3.5		V	2.0	2.0	2.0	2.0	2.0	-0.8	-0.8	-0.8	1	
"0" Output Voltage														
f _n , C _G and C _R			0.4	V	0.8	0.8	0.8	0.8	0.8	9.6	9.6	9.6	2	
"0" Input Current														
X _n and C _{INH}	-0.1		-3.2	mA	0.4	5.25		0.4						
Y _n	-0.1		-3.2	mA	5.25	0.4								
E _{INH} & C _{IN1} , through C _{IN5}	-0.1		-1.6	mA			0.4		0.4					3
"1" Input Current														
X _n and C _{INH}			80	μA	4.5	0V			4.5					
Y _n			80	μA	0V	4.5								
E _{INH} & C _{IN1} , through C _{IN5}			40	μA			4.5		4.5					4
Input Latch Voltage														
X _n and C _{INH}	5.5			V	10mA	0V			10mA					
Y _n	5.5			V	0V	10mA								
E _{INH} & C _{IN1} , through C _{IN5}	5.5			V			10mA		10mA					4
Power/Current Consumption			400/ 76.2	600/ 114.1	mW/ mA									15

T_A = 25°C and V_{CC} = 5.0V


CHARACTERISTICS	LIMITS				TEST CONDITIONS					OUTPUT TERMINALS (mA)				NOTES
					INPUT TERMINALS									
	MIN.	TYP.	MAX.	UNITS	X _n	Y _n	C _{IN}	C _{INH}	E _{INH}	C _p	C _G	C _R	f _n	
Propagation Delay														
X _n , Y _n and C _{IN} to C _R		14	20	ns										14
X _n and Y _n to C _p and C _G		14	20	ns										14
X _n and Y _n to f _n		24	33	ns										14
C _{IN} to f _n		14	22	ns										14
Output Short Circuit Current														
f _n , C _G and C _R	-20		-70	mA	5.0	5.0	5.0	5.0	5.0	0V	0V	0V	0V	13
C _p	-40		-90	mA	0V					0V				

NOTES:

1. Output source current is supplied through a resistor to ground.
2. Output sink current is supplied through a resistor to V_{CC}.
3. When testing for separate C_{IN} inputs, tie the remaining C_{IN} inputs to V_{CC}.
4. When testing for separate C_{IN} inputs, tie the remaining C_{IN} inputs to ground.
5. Keep unused inputs tied to V_{CC} unless otherwise specified.
6. All voltage and capacitance measurements are referenced to the ground terminal.
7. All measurements are taken with ground pin tied to "0" volts.
8. Positive current flow is defined as into the terminal referenced.

9. Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
10. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
11. Manufacturer reserves the right to make design and process changes and improvements.
12. Input latch voltage test guarantees operation free of input latch-up over the specified operating power supply voltage range.
13. Ground one output at a time.
14. Measure switching times at 1.5 volt level.
15. V_{CC} = 5.25V.

SCHEMATIC DIAGRAM




SIGNETICS DIGITAL 8000 SERIES TTL/MSI — 8260

MODE OF OPERATION

INPUTS	Least Significant C_{IN} Inputs to be *	CONTROLS		f	
		C_{INH}	E_{INH}		
X_n, Y_n	0	0	0	Σ_n	Add
	0	0	1	—	Not Used
	0	1	0	$X_n Y_n + \bar{X}_n \bar{Y}_n$	Coincidence
	0	1	1	$X_n Y_n$	AND
\bar{X}_n, \bar{Y}_n	1	0	0	$\bar{\Sigma}_n$	Add
	1	0	1	—	Not Used
	1	1	0	$\bar{X}_n \bar{Y}_n + X_n Y_n$	Coincidence
	1	1	1	$\bar{X}_n \bar{Y}_n$	AND

* Least significant of a "Multiple Package" adder system.

FUNCTIONAL BLOCK DIAGRAM




TRUTH TABLES

CINH = 1 → $A_n = 1$									
CINH = 0 → $A_n =$ <input type="text"/>									
CIN	A ₁	A ₁	X ₁	Y ₁	A ₂	A ₂	X ₂	Y ₂	A ₃
0	0	0	0	0	0	0	0	0	0
1	1	0	0	1	0	0	0	1	0
		0	1	0	0	0	1	0	0
	0	1	1	1	0	1	1	1	1
	1	0	0	0	1	0	0	0	0
	1	0	1	1	1	0	1	0	1
	1	1	0	1	1	1	0	1	1
	1	1	1	1	1	1	1	1	1


A_n	B_n	f_n
0	0	1
0	1	0
1	0	0
1	1	1

E_{INH}	X_n	Y_n	B_n
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

AC TEST FIGURE AND WAVEFORMS



NOTE: Scope terminals to be $\leq \frac{1}{2}$ " from Package Pins.



STEP NO.	DELAY FROM-TO	SWITCH POSITION												WAVEFORM TYPE	
		DRIVEN INPUTS	OTHER INPUTS												
			X ₁	Y ₁	X ₂	Y ₂	X ₃	Y ₃	X ₄	Y ₄	C _{IN}	E _{INH}	C _{INH}		
1	X _n to C _R or X _n to C _P	2	2	1	2	1	2	1	2	1	2	2	2	A, B C, D	
2	Y _n to C _R or Y _n to C _P	2	1	2	1	2	1	2	1	2	2	2	2	A, B C, D	
3	X _n Y _n to f _n	2	1	1	1	1	1	1	1	1	1	1	1	A, B	
4	C _{IN} to C _R	2	2	2	2	2	2	2	2	2	2	2	2	A, B	
5	C _{IN} to f _n	2	1	2	1	2	1	2	1	2	2	2	2	C, D	


SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8260

TYPICAL APPLICATIONS

The 8260 contains the control logic necessary to allow operation as a general purpose arithmetic logic device. Below, the internal carries are inhibited to effect Exclusive-NOR or coincidence operation. The 8260 may also be operated as four independent


AND gates to implement masking and similar requirements of micro-programming.

The Ripple Adder System is the simplest but also the slowest application of the 8260. The typical total addition time (input to sum output for 12-bit ripple adder is 42ns.).



The Fast Adder System provides complete carry look-ahead addition for words to 24 bits in length and is the fastest application of

the 8260 units. The typical total addition time for a 24 bit fast adder is 42ns.



FAST CARRY EXTENDER


8261

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8261 Fast Carry Extender is a monolithic gate array designed specifically to be used in conjunction with the 8260 Arithmetic Logic element. A 8260/8261 combination facilitates the implementation of the look-ahead technique in adder systems, thus considerably improving propagation times. The circuit structure of this array is of the familiar TTL type.

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES		
	DRIVEN INPUTS		OTHER INPUTS									
	MIN.	TYP.	MAX.	UNITS	G,A,B	P	G,A,B	P				
"1" Output Voltage	2.6	3.5		V	2.0V		4.75V	4.75V	-800μA	6		
"0" Output Voltage			0.4	V	0.8V				9.6mA	7		
"1" Input Current												
G Input			40	μA	4.5V		A = 0V					
A and B Inputs			40	μA	4.5V		G ₁ = 0V					
P ₁ Input			40	μA		4.5V		0V				
P ₂ Input			80	μA		4.5V		0V				
P ₃ Input			120	μA		4.5V		0V				
P ₄ and P ₅ Inputs			160	μA		4.5V		0V				
"0" Input Current												
G, A and B			-1.6	mA	0.4V			5.25V				
P ₁ Input			-1.6	mA		0.4V	0V	5.25V				
P ₂ Input			-3.2	mA		0.4V	0V	5.25V				
P ₃ Input			-4.8	mA		0.4V	0V	5.25V				
P ₄ and P ₅ Inputs			-6.4	mA		0.4V	0V	5.25V				
Power/Current Consumption	5.5	95/18.1	140/26.6	mW/mA	10mA	10mA	5.25V	0V		12		
Input Latch Voltage				V			0V	0V		9		

T_A = 25° C and V_{CC} = 5.0V


CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES		
	DRIVEN INPUTS		OTHER INPUTS									
	MIN.	TYP.	MAX.	UNITS	G,A,B	P	G,A,B	P				
Turn-on Delay												
G to C _E		12	18	ns						8		
P to C _E		9	14	ns						8		
Turn-off Delay												
G to C _E		11	16	ns						8		
P to C _E		8	12	ns						8		
Output Short Circuit Current	-20		-70	mA	5.0V	0V			0V			

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8261


NOTES:

1. All voltage and current measurements are referenced to the ground terminal. Input terminals not specifically referenced are tied to V_{CC} .
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Output source current is supplied through a resistor to ground.
7. Output sink current is supplied through a resistor to V_{CC} .
8. Refer to AC Test Figure.
9. This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
10. Manufacturer reserves the right to make design and process changes and improvements.
11. Input "0" thresholds for P_1 through P_5 inputs are guaranteed to be 0.7 volts.
12. $V_{CC} = 5.25V$.




SCHEMATIC DIAGRAM



AC TEST FIGURE AND WAVEFORMS




PIN DES.	SWITCH NO.	SWITCH POSITION							WAVEFORM TYPE
		1	2	3	4	5	6	7	
A	2	1	1	1	1	1	1	1	
B	1	2	1	1	1	1	1	1	
G ₁	1	1	2	1	1	1	1		
G ₂	1	1	1	2	1	1	1		
G ₃	1	1	1	1	2	1	1		
G ₄	1	1	1	1	1	2	1		
P ₄	STEP A	2	1	1	1	1	1	2	
	STEP B	1	2	1	1	1	1	2	
	STEP C	1	1	2	1	1	1	2	
	STEP D	1	1	1	2	1	1	2	C and D
	STEP E	1	1	1	1	2	1	2	
	STEP F	1	1	1	1	1	2	2	



- NOTES:
1. Scope terminals to be $\leq 1\text{-}1/2"$ from package pins.
 2. Position 1 on all switches provides a logical "1".
Position 2 on all switches provides a logical "0" when input signal is not present.
 3. All measurements are made at 1.5 volts level.

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8261

TYPICAL APPLICATION



16 BIT, $T_A = 42\text{ns}$, typical Fast Adder System (5 packages)

*Tied to V_{CC} if not-true inputs are used, otherwise to ground. Unused 8261 pins should be tied to V_{CC} .

9-BIT PARITY GENERATOR AND CHECKER

8262

DIGITAL 8000 SERIES TTL/MSI


DESCRIPTION

The 8262 9-Input Parity Generator/Parity Checker is a versatile MSI device commonly used to detect errors in data transmission or in data retrieval. Two outputs (EVEN and ODD) are provided for versatility. An INHIBIT input is provided to disable both outputs of the 8262. (A logic 1 on the INHIBIT input forces both outputs to a logic 0).

When used as a Parity Generator, the 8262 supplies a parity bit which is transmitted together with the data word.

At the receiving end, the 8262 acts as a Parity Checker and indicates that data has been received correctly or that an error has been detected.

LOGIC DIAGRAM



V_{CC} = (14)
GND = (7)
() = Denotes Pin Numbers

LOGIC EQUATIONS:

Odd =

$$P_1 \oplus P_2 \oplus P_3 \oplus P_4 \oplus P_5 \oplus P_6 \oplus P_7 \oplus P_8 \oplus P_9$$

Even =

$$\overline{P_1 \oplus P_2 \oplus P_3 \oplus P_4 \oplus P_5 \oplus P_6 \oplus P_7 \oplus P_8 \oplus P_9}$$

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8262

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS DATA INPUT UNDER TEST	INHIBIT	OUTPUTS UNDER TEST	NOTES
	MIN.	TYP.	MAX.	UNITS				
"1" Output Voltage								
Even	2.6	3.5		V	0V	.8V	-800μA	6
Odd	2.6	3.5		V	2.0V	.8V	-800μA	6
"0" Output Voltage								
Even			0.40	V	2.0V	.8V	16mA	7
Odd			0.40	V	0V	.8V	16mA	7
"0" Input Current								
Data Inputs	-0.1		-1.6	mA	0.4V			
Inhibit	-0.1		-3.2	mA		0.4V		
"1" Input Current								
Data Inputs			80	μA	4.5V			
Inhibit			160	μA		4.5V		
Input Latch Voltage								
Data Inputs	5.5			V	10mA			10
Inhibit	5.5			V		10mA		10
Power/Current Consumption				mW/mA				11
Output Short Circuit Current								
Even	-20		-70	mA	0V	0V	0V	
Odd	-20		-70	mA	4.5V	0V	0V	


$T_A = 25^\circ C$ and $V_{CC} = 5.0V$

CHARACTERISTICS	LIMITS				TEST CONDITIONS UNDER TEST	INHIBIT	OUTPUTS UNDER TEST	NOTES
	MIN.	TYP.	MAX.	UNITS				
Turn-On Times								
$P_1 - P_8$ to Even		35	50	ns	Pulse			8
$P_1 - P_8$ to Odd		30	45	ns	Pulse			8
P_9 to Even		20	35	ns	Pulse			8
P_9 to Odd		15	30	ns	Pulse			8
Inhibit to Even		8	15	ns		Pulse		8
Inhibit to Odd		8	15	ns		Pulse		8
Turn-Off Times								
$P_1 - P_8$ to Even		38	55	ns	Pulse			8
$P_1 - P_8$ to Odd		32	45	ns	Pulse			8
P_9 to Even		23	40	ns	Pulse			8
P_9 to Odd		20	35	ns	Pulse			8
Inhibit to Even		10	18	ns		Pulse		8
Inhibit to Odd		10	18	ns		Pulse		8

NOTES:


- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic : "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- Refer to AC Test Figure.
- Manufacturer reserves the right to make design and process changes and improvements.
- This test guarantees operation free of input latch-up over the specified operating supply voltage range.
- V_{CC} = 5.25 volts.

SCHEMATIC DIAGRAM



SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8262


AC TEST FIGURE AND WAVEFORMS



TRUTH TABLE

MEASURE DELAY FROM	SWITCH POSITION			WAVEFORM	
	INH	P ₈	P ₉	EVEN	ODD
P ₈ to ODD	1	2	1		1
P ₉ to ODD	1	1	2		2
P ₈ to EVEN	1	2	1	2	
P ₉ to EVEN	1	1	2	1	
INH to EVEN	2	1	1	2	

TYPICAL APPLICATIONS



3-INPUT, 4-BIT DIGITAL

8263
8264

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8263/8264 3-Input, 4-Bit Multiplexer is a gating array whose function is analogous to that of a 4-pole, 3-position switch. Four bits of digital data are selected from one of three inputs. A 2-bit channel-selection code determines which input is to be active.

The Data Complement input controls the conditional complement circuit at the Multiplexer output to effect either inverting or non-inverting data flow.

The 8263 employs active output structures to effect minimum delays; the 8264 utilizes bare collector outputs for expansion of input terms.

The 8264 may be expanded by connecting its outputs to the outputs of another 8264. Provision is made for use of a 3-bit code to determine which Multiplexer is selected; thus,

eight Multiplexers may be commoned to effect a 4-pole, 24-position switch.


TRUTH TABLE

Data Input $A_n\ B_n\ C_n$	Channel Select $S_0\ S_1$	Data Complement	Output Enable (8264)	Data Outputs
$A_n\ x\ x$	1 1	0	1	A_n
$x\ B_n\ x$	0 1	0	1	B_n
$x\ x\ C_n$	1 0	0	1	C_n
$x\ x\ x$	0 0	0	1	0
$A_n\ x\ x$	1 1	1	1	\bar{A}_n
$x\ B_n\ x$	0 1	1	1	\bar{B}_n
$x\ x\ C_n$	1 0	1	1	\bar{C}_n
$x\ x\ x$	0 0	1	1	1
$x\ x\ x$	x x	x	0	1


X = Either State

LOGIC DIAGRAMS

8263



8264



SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8263/64

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS								NOTES
	MIN.	TYP.	MAX.	UNITS	A _n	B _n	C _n	S ₀	S ₁	DATA COMP	OUTPUT ENABLE	OUTPUTS	
"1" Output Voltage (8263)	2.6	3.5		V	2.0V	2.0V	2.0V	2.0V	2.0V	0.8V		800μA	8
"1" Output Leakage Current (8264)			200	μA	2.0V	2.0V	2.0V	2.0V	2.0V	0.8V	2.0V		11
"0" Output Voltage (8263)			0.4	V	0.8V	0.8V	0.8V	2.0V	2.0V	0.8V		9.6mA	9
"0" Output Voltage (8264)			0.4	V	0.8V	0.8V	0.8V	2.0V	2.0V	0.8V		16.0mA	11
"0" Input Current													
A _n	-0.1		-1.6	mA	0.4V								
B _n	-0.1		-1.6	mA		0.4V							
C _n	-0.1		-1.6	mA			0.4V						
OE, DC	-0.1		-1.6	mA				0.4V	0.4V				
S ₀ , S ₁	-0.1		-3.2	mA				0.4V	0.4V	0.4V	0.4V		6
"1" Input Current													
A _n			40	μA	4.5V			0V	0V				
B _n			40	μA		4.5V		0V	0V				
C _n			40	μA			4.5V	0V					
OE, DC			40	μA				4.5V	4.5V	4.5V	4.5V		
S ₀ , S ₁			40	μA									

T_A = 25° C and V_{CC} = 5.0V


CHARACTERISTICS	LIMITS				TEST CONDITIONS								NOTES
	MIN.	TYP.	MAX.	UNITS	A _n	B _n	C _n	S ₀	S ₁	DATA COMP	OUTPUT ENABLE	OUTPUTS	
Propagation Delay (8263)													
A _n to f _n		17	26	ns									10
S ₀ , S ₁ to f _n		25	36	ns									10
DC to f _n		17	26	ns									10
Propagation Delay (8264)													
A _n to f _n		25	36	ns									10
S ₀ , S ₁ to f _n		25	36	ns									10
DC to f _n		20	30	ns									10
OE to f _n		20	30	ns									10
Input Latch Voltage													
Rating													
A _n	5.5			V	10mA								12
B _n	5.5			V		10mA		0V	0V				12
C _n	5.5			V			10mA	0V	0V				12
S ₀	5.5			V				10mA	10mA				12
S ₁	5.5			V					10mA				12
DC	5.5			V						10mA			12
OE	5.5			V							10mA		12
Output Short Circuit Current	-20		-70									0V	
Power/Current Consumption													
(8263)		378/	420/	mW/				0V					14
		72	80	mA									
(8264)		400/	475/	mW/				0V					
		76	90.4	mA									

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic Definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Capacitance as measured on Boonton Electric Corporation


- Model 75A-S8 Capacitance Bridge or equivalent. f = 1 MHz, V_{ac} = 25m Vrms. All pins not specifically referenced are tied to ground for capacitance tests. Output pins are left open.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}.
- Refer to AC Test Figure.
- Connect an external 1k ± 1% resistor from V_{CC} to the output for this test.
- This test guarantees operation free of input latch-up over the specified operating supply voltage range.
- Manufacturer reserves the right to make design and process changes and improvements.
- V_{CC} = 5.25 volts.

SCHEMATIC DIAGRAMS



SCHEMATIC DIAGRAMS (Cont'd)

8264




AC TESTING

Step No.	Delay From-To	Switching Positions														Waveform Types		
		Driven Inputs		Other Inputs														
		A ₀	B ₀	C ₀	A ₁	B ₁	C ₁	A ₂	B ₂	C ₂	A ₃	B ₃	C ₃	OE	OE	S ₀	S ₁	DC
1	A _n to f _n	2	2	1	1	2	1	1	2	1	1	2	1	1	1	1	1	1
2	S ₀ to f _n	2	3	1	1	3	1	1	3	1	1	3	1	1	1	1	2	1
3	S ₀ to f _n	2	1	3	1	1	3	1	1	3	1	1	3	1	1	1	2	1
4	S ₁ to f _n	2	1	1	1	1	1	1	1	1	1	1	1	1	1	1	2	1
5	DC to f _n	2	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	2
6	OE _n to f _n	2	1	1	1	1	1	1	1	1	1	1	1	*	*	*	1	1

NOTE: Step number 6 is for 8264 only.

* Test one input at a time - others remain at "1".

AC TEST FIGURE AND WAVEFORMS



NOTE:


1. Scope terminals to be < 1½" from package pins.
2. Position 1 on switch provides a logical "1".

Position 2 on switch provides pulse.



Position 3 on switch provides a logical "0".

3. All measurements are made at 1.5V level.
4. See truth table for logical conditions.



NON-INVERTING PATHS



$t_r = t_f \leq 3\text{ns}$
Amplitude = 2.6V
PW = 200ns
PRR = 1MHz



INVERTING PATHS



TYPICAL APPLICATIONS

An approach to expanding the 8264 (bare collector output) is shown in Figure 1. The idea is to use common collectors with external pull-up resistors (one resistor for each of the four outputs) and make use of the output enable code.

As can be seen, the channel select lines are tied common, while a different enable code would be used to select a particular 8264. All non-selected 8264's have their outputs in the logic "1" condition, thus allowing the selected multiplexer to predominate.

EXPANDING THE 8264




FIGURE 1

Figure 2 illustrates a typical example using the 8263 (totem pole output) along with the 8281 (4-bit binary counter) and the 8270/71 (4-bit shift register), to implement a variable modulus counter. The 8270's act as a 3-register memory. The outputs of the 8270's are fed to the corresponding inputs of the 8263. Now there are three different pre-settable 4-bit words that can be chosen by the 8263. By alternating the channel select codes, the 8281 counter is preset with one of three words and produces an output whose repetition rate is dependent on the inputs from the multiplexer.

VARIABLE MODULUS COUNTER




FIGURE 2

2-INPUT, 4-BIT DIGITAL MULTIPLEXER

**8266
8267**

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION


The 8266/8267 2-Input, 4-Bit Digital Multiplexer is a monolithic array utilizing familiar TTL circuit structures. The 8267 features a bare-collector output to allow expansion with other devices.

The multiplexer is intended for use at the inputs to adders, registers and in other parallel data handling applications.

The multiplexer is able to choose from two different input sources, each containing 4 bits: A = (A₀, A₁, A₂, A₃), B = (B₀, B₁, B₂, B₃). The selection is controlled by the input S₀, while the second control input, S₁, is held at zero.

For conditional complementing, the two inputs (A_n, B_n) are tied together to form the function TRUE/COMPLEMENT, which is needed in conjunction with added elements to perform ADDITION/SUBTRACTION. Further, the inhibit state S₀ = S₁ = 1 can be used to facilitate transfer operations in an arithmetic section.


LOGIC DIAGRAM



TRUTH TABLE

SELECT LINES		OUTPUTS
S ₀	S ₁	f _n (0, 1, 2, 3)
0	0	B _n '
0	1	B _n
1	0	A _n
1	1	1

SCHEMATIC DIAGRAM



SIGNETICS DIGITAL 8000 SERIES TTL/MSI — 8266/67

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS					NOTES
	MIN.	TYP.	MAX.	UNITS	A _n	B _n	S ₀	S ₁	OUTPUTS	
"1" Output Voltage (8266)	2.6	3.5		V	0.8V	2.0V	0.8V	0.8V	-800μA	7
"0" Output Voltage			0.40	V	2.0V	2.0V	2.0V	0.8V	16mA	8
"1" Output Leakage Current (8267)			25	μA	0.6V	2.0V	2.0V	0.8V		10
"0" Input Current										
A _n , B _n	-0.1		-1.6	mA	0.4V	0.4V	0V	0V		
S ₀ , S ₁	-0.1		-1.6	mA			0.4V	0.4V		
"1" Input Current										
A _n , B _n			40	μA	4.5V	4.5V		2.0V		
S ₀ , S ₁			40	μA			4.5V	4.5V		
Input Voltage Rating										
S ₀ , A _n , B _n	5.5			V	10mA	10mA	10mA	2.0V		11
S ₁	5.5			V			2.0V	10mA		11
Output Short Circuit Current (8266)	-20		-70	mA				0V		


T_A = 25°C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS					NOTES
	MIN.	TYP.	MAX.	UNITS	A _n	B _n	S ₀	S ₁	OUTPUTS	
Propagation Delay (8266)										
S ₀ to f _n (short path)	18	28		ns						9
S ₀ to f _n (long path)	20	30		ns						9
A _n to f _n	13	20		ns						9
B _n , S ₁ to f _n	14	25		ns						9
Propagation Delay (8267)										
S ₀ to f _n	27	36		ns						9
A _n to f _n	15	20		ns						9
B _n , S ₁ to f _n	21	28		ns						9
S ₀ to f _n (short path)	18	28		ns						9
Power/Current Consumption	200/ 38.1	275/ 52.4		mW/ mA	4.5V	0V	4.5V	0V		13

NOTES:




- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}. Refer to AC Test Figure.
- Connect an external 1k ± 1% resistor from V_{CC} to the output for this test.
- This test guarantees operation free of input latch-up over the specified operating supply voltage range.
- Manufacturer reserves the right to make design and process changes and improvements.
- V_{CC} = 5.25 volts.

AC TEST FIGURE AND WAVEFORMS





	8266	8267
R_1	∞	330 Ω
R_2	84.5 Ω	470 Ω

NON-INVERTING PATHS




$t_r = t_f \leq 5\text{ns}$
 Amplitude = 2.6V
 PW = 200ns
 PRR = 1MHz

INVERTING PATHS



SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8266

TYPICAL APPLICATIONS




DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8268 is a single-bit full adder with gated true and complementary inputs, complementary sum (Σ and $\bar{\Sigma}$) outputs and an inverted carry output. By taking advantage of the unique true or inverted inputs and true or inverted outputs, parallel addition speed is greatly enhanced (by eliminating unnecessary inversions).

The device is designed for medium speed parallel and serial adder systems.

LOGIC DIAGRAM



TRUTH TABLE (See Notes 1, 2 and 3)

C_{IN}	Y	X	\bar{C}_{OUT}	Σ	$\bar{\Sigma}$
0	0	0	1	1	0
0	0	1	1	0	1
0	1	0	1	0	1
0	1	1	0	1	0
1	0	0	1	0	1
1	0	1	0	1	0
1	1	0	0	1	0
1	1	1	0	0	1

NOTES:

1. $X = \bar{X} \cdot X_c$; $Y = \bar{Y} \cdot Y_c$
where $\bar{X} = \bar{X}_1 \cdot \bar{Y}_2$; $\bar{Y} = \bar{Y}_1 \cdot \bar{Y}_2$
2. When \bar{X} or \bar{Y} are used as inputs, X_1 and X_2 or Y_1 and Y_2 respectively must be tied to GND.
3. When X_1 and X_2 or Y_1 and Y_2 are used as inputs, \bar{X} or \bar{Y} respectively must be left open or used to perform the WIRED-AND function.

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS												NOTES
	MIN.	TYP.	MAX.	UNITS	X_1	X_2	X	X_c	Y_1	Y_2	Y	Y_c	C_{IN}	OUTPUTS			
"1" Output Voltage	2.6	3.5	0.4	V	0.8V	0.8V	2.0V	2.0V	0.8V	0.8V	0.8V	2.0V	0.8V	-500 μ A	6 7		
"0" Output Voltage			0.4	V	0.8V	0.8V	2.0V	2.0V	0.8V	0.8V	0.8V	2.0V	0.8V	16mA			
"0" Input Current																	
X_1	-0.1	-1.6	mA		0.4V	4.5V											
X_2	-0.1	-1.6	mA		4.5V	0.4V											
X	-0.1	-2.6	mA		0.0V	0.0V	0.4V		4.5V								
X_c	-0.1	-1.6	mA		0.0V	0.0V		0.4V									
Y_1	-0.1	-1.6	mA						0.4V	4.5V							
Y_2	-0.1	-1.6	mA						4.5V	0.4V							
Y	-0.1	-2.6	mA						0.0V	0.0V	0.4V	4.5V	0.4V	0.4V			
Y_c	-0.1	-1.6	mA						0.0V	0.0V							
C_{IN}	-0.1	-8.0	mA														
"1" Input Current															12		
X_1		40	μ A		4.5V												
X_2		40	μ A		0.0V												
X_c		40	μ A														
Y_1		40	μ A														
Y_2		40	μ A														
Y_c		40	μ A														
C_{IN}		160	μ A														
Input Voltage Rating																	
X_1		5.5	V		10mA	0.0V											
X_2		5.5	V		0.0V	10mA											
X_c		5.5	V														
Y_1		5.5	V														
Y_2		5.5	V														
Y_c		5.5	V														
C_{IN}		5.5	V														

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8268


$T_A = 25^\circ C$ and $V_{CC} = 5.0V$

CHARACTERISTICS	LIMITS				TEST CONDITIONS										NOTES	
	MIN.	TYP.	MAX.	UNITS	X_1	X_2	X	X_c	Y_1	Y_2	Y	Y_c	C_{IN}	OUTPUTS		
Power/Current Consumption		152/29	185/35	mW/mA											14	
Output Short	-18		-57	mA	0.0V	0.0V			0.0V	0.0V	0.0V			2.0V	0.0V	11, 14
Circuit Current (Σ)	-18		-57	mA	0.0V	0.0V			0.0V	0.0V	0.0V			0.0V	0.0V	11, 14
Output Short	-18		-70	mA	0.0V	0.0V			0.0V	0.0V	0.0V			0.0V	0.0V	11, 14
Circuit Current ($\bar{\Sigma}$)	-18	8	13	ns												8
Output Short	-18	8	13	ns												8
Circuit Current (\bar{C}_{out})	-18	20	25	ns												8
$t_{pd\ 1}$ C_{in} to \bar{C}_{out}	-18	20	25	ns												8
$t_{pd\ 0}$ C_{in} to \bar{C}_{out}	-18	20	25	ns												8
$t_{pd\ 1}$ Y_c to \bar{C}_{out}	-18	35	45	ns												8
$t_{pd\ 0}$ Y_c to \bar{C}_{out}	-18	35	45	ns												8
$t_{pd\ 1}$ X_c to Σ	-18	35	45	ns												8
$t_{pd\ 0}$ X_c to Σ	-18	25	35	ns												8
$t_{pd\ 1}$ Y_c to $\bar{\Sigma}$	-18	25	35	ns												8
$t_{pd\ 0}$ Y_c to $\bar{\Sigma}$	-18	30	40	ns												8, 9
$t_{pd\ 1}$ X_1, X_2 to \bar{X}	-18	15	20	ns												8, 9
$t_{pd\ 0}$ X_1, X_2 to \bar{X}	-18	30	40	ns												8, 9
$t_{pd\ 1}$ Y_1, Y_2 to \bar{Y}	-18	15	20	ns												8, 9
$t_{pd\ 0}$ Y_1, Y_2 to \bar{Y}	-18	30	40	ns												8, 9


NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- Refer to AC Test Figure.
- This test is a measure of the required worst-case data set-up time.
- Manufacturer reserves the right to make design and process changes and improvements.
- Not more than one output should be shorted at a time.
- This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- The total time required to perform the ADD function may be determined by summing the delays from X_1, X_2 to \bar{X} or Y, Y_2 to \bar{Y} with the delay from X_c or Y_c to Σ or $\bar{\Sigma}$.
- $V_{CC} = 5.25$ volts.

AC TEST FIGURE AND WAVE FORMS



SCHEMATIC DIAGRAM




TEST TABLE (See Note 5)

TEST NO.	OUTPUTS UNDER TEST	APPLY INPUT A TO	APPLY INPUT B TO	APPLY +2.6V TO	APPLY GND TO	APPLY OUTPUT LOADING TO
1	̄C _{out}	None	C _{in}	None	Y ₁	̄C _{out}
2	̄C _{out}	None	C _{in}	None	Y ₁	̄C _{out}
3	̄C _{out}	Y _c	None	C _{in}	X ₁ , Y ₁	̄C _{out}
4	̄C _{out}	Y _c	None	C _{in}	X ₁ , Y ₁	Σ
5	Σ	X _c	None	C _{in}	X ₁ , Y ₁	Σ
6	Σ	X _c	None	C _{in}	X ₁ , Y ₁	Σ
7	Σ̄	Y _c	None	C _{in}	Y ₁	̄C _{out}
8	Σ̄	Y _c	None	C _{in}	Y ₁	Σ̄
9	̄X	None	X ₁	X ₂	None	̄X (CL = 15 pF)
10	̄X	None	X ₁	X ₂	None	̄X (CL = 15 pF)
11	̄Y	None	Y ₁	Y ₂	None	̄Y (CL = 15 pF)
12	̄Y	None	Y ₁	Y ₂	None	̄Y (CL = 15 pF)


SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8268

TYPICAL APPLICATIONS

4-BIT SERIAL ADD/SUBTRACTOR



N-BIT PARALLEL ADDER



NOTES:

To expand storage register for serial/parallel operation, connect D_0 to D_S of next stage and common the mode control lines and the clock line of the first stage to their respective second stage equivalents.

*NOTE:

To expand output register for parallel outputs common clock, shift and load lines with their respective counterparts. For serial data output, also connect D_0 of first register to D_S of next register.

4-BIT COMPARATOR

8269

DIGITAL 8000 SERIES TTL/MSI


DESCRIPTION

The 8269, a 4 BIT COMPARATOR, is an array of gates designed to perform the numerical comparison of two four-bit binary numbers. The outputs indicate whether the two numbers are equal in value, or which number is the greater. The 8269 is a functional and pin-for-pin replacement for the DM8200.

TRUTH TABLE

INPUT			OUTPUT	
A_n	B_n	STROBE	X	Y
A > B		0	1	0
A < B		0	0	1
A = B		0	1	1
A \leq B		1	0	0

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS
	MIN.	TYP.	MAX.	UNITS	
"1" Output Voltage	2.6	3.5	0.4	V	$I_{out} = 800\mu A$
"0" Output Voltage		0.2	80	V	$I_{out} = 16mA$
"1" Input Current	-	-	80	μA	$V_{in} = 4.5V$
"0" Input Current	-0.1	-	-3.2	mA	$V_{in} = 0.4V$
Power Consumption	-	-	278/53	mW/mA	$V_{CC} = 5.25V$
Short Circuit Output Current	-18	-	-55	mA	$V_{out} = 0V, V_{CC} = 5.25V$
Input Latch Voltage	5.5	-	-	V	$I_{out} = 10mA$

$T_A = 25^\circ C$ and $V_{CC} = 5.0V$

CHARACTERISTICS	LIMITS				TEST CONDITIONS
	MIN.	TYP.	MAX.	UNITS	
Propagation Delay					
tpd1 (Data Input to Output)			40	ns	Test Figure 1
tpd0 (Data Input to Output)			30	ns	Test Figure 1
tpd1 (Strobe to Output)			27	ns	Test Figure 2
tpd0 (Strobe to Output)			18	ns	Test Figure 2

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8269

NOTES:

1. All voltage and capacitance measurements are referenced to the ground terminal.
2. Terminals not specifically referenced are left electrically open.
3. All measurements are taken with ground pin tied to zero volts.
4. Positive current flow is defined as into the terminal referenced.
5. Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".

5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Output source current is supplied through a resistor to ground.
7. Output sink current is supplied through a resistor to V_{CC} .
8. Manufacturer reserves the right to make design and process changes and improvements.

AC TEST FIGURE AND WAVEFORMS





FIGURE 1





FIGURE 2

4-BIT SHIFT REGISTERS

8270
8271

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8270 is a 4-bit Shift Register with both serial and parallel data entry capability.

The data input lines are single-ended true input data lines which condition their specific register-bit location after an enabled clocking transition. Since data transfer is synchronous with clock, data may be transferred in any serial/parallel input/output relationship.

The internal design uses level sensitive binaries which respond to the negative-going clock transition. A buffer clock driver has been included to minimize input clock loading.

Mode control logic is available to determine three possible control states. These register states are serial shift right mode, parallel enter mode, and no change or hold mode. These states accomplish logical decoding for system control.

The truth table for the control modes is shown below.


For applications not requiring the hold mode, the load input may be tied high and the shift input used as the mode control.

The 8271 provides a direct reset (R_D), and a D_{out} line in addition to the available outputs of the 8270 element. The fan-out specification for this output is the same as the true outputs of the 8270 element.

TRUTH TABLE

CONTROL STATE	LOAD	SHIFT
Hold	0	0
Parallel Entry	1	0
Shift Right	0	1
Shift Right	1	1

LOGIC DIAGRAM



SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8270/71

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	LOAD	SHIFT	DATA INPUT	CLOCK	RESET 8271	OUTPUTS	
"1" Output Voltage	2.6	3.5		V	2.0V	0.8V	2.0V	Pulse	2.0V	-800μA	6
"0" Output Voltage			0.4	V	2.0V	0.8V	0.8V	Pulse	2.0V	11.2mA	7
"0" Input Current											
Load	-0.1		-1.2	mA	0.4V						
Shift	-0.1		-1.2	mA		0.4V	0.4V				
Data Input	-0.1		-1.2	mA			0.4V				
Clock	-0.1		-1.2	mA				0.4V			
Reset (8271 only)	-0.1		-1.2	mA					0V		
"1" Input Current											
Load			40	μA	4.5V						
Shift			40	μA		4.5V					
Data Input			40	μA			4.5V				
Clock			40	μA				4.5V			
Reset (8271 only)			40	μA					4.5V		
Input Voltage Rating (All Inputs)	5.5			V	10mA	10mA	10mA	10mA	10mA	10mA	
}											


$T_A = 25^\circ C$ and $V_{CC} = 5.0V$

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	LOAD	SHIFT	DATA INPUT	CLOCK	RESET 8271	OUTPUTS	
Power/Current Consumption											
8270 Only	168/32	247/47	mW/mA								10
8271 Only	271/52	344/65	mW/mA								10
Turn-On Delay											
All Binaries	25	40	ns								8
Turn-Off Delay											
All Binaries	25	40	ns								8
Clock "1" Interval	20			ns				2.0V			
Transfer Rate	15	22		MHz							
Shift Load Set-Up Time		20	30	ns							
Data Set-Up Time		7	15	ns							

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Rating should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- Refer to AC Test Figure.
- Manufacturer reserves the right to make design and process changes and improvements.
- $V_{CC} = 5.25$ volts.

SCHEMATIC DIAGRAM



AC TEST FIGURES AND WAVEFORMS

TURN ON/OFF AND TRANSFER RATE




FIGURE 1

DATA SET-UP TIME





FIGURE 2


AC TEST FIGURES AND WAVEFORMS (Cont'd)

**NOTES:**

1. All resistor values are in ohms.
2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton

Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. $f = 1 \text{ MHz}$, $V_{AC} = \text{mV rms}$.

3. All diodes are 1N916.

TYPICAL APPLICATIONS

10-BIT SERIAL-IN, PARALLEL-OUT SHIFT REGISTER

8273

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION


The 8273, 10-Bit Shift Register is an array of binary elements interconnected to perform the serial-in, parallel-out shift function. This device utilizes a common buffered reset and operates from either a positive or negative edge clock pulse. Clock 1 is triggered by a negative going clock pulse and Clock 2 is triggered by a positive going clock pulse. The unused clock input performs the inhibit function. The circuit configuration is arranged as a single serial input register with ten true parallel outputs.

TRUTH TABLE

INPUT	RESET	CLOCK 1	CLOCK 2	O_{n+1}
1	1	Pulse	0	1
0	1	Pulse	0	0
1	1	1	Pulse	1
0	1	1	Pulse	0
1	1	Pulse	1	Q
0	1	Pulse	1	Q
1	1	0	Pulse	Q
0	1	0	Pulse	Q

NOTE: The unused clock input performs the INHIBIT function.
 $\overline{\text{RESET}} = 0 \Rightarrow Q = 0$

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES
	MIN.	TYP.	MAX.	UNITS	"D" INPUT	CLOCK 1	CLOCK 2	RESET		
"1" Output Voltage	2.6	3.4		V	2.0V	Pulse	0.8V		-500 μ A	6
"0" Output Voltage		0.2	0.4	V	0.8V	Pulse	0.8V		9.6mA	7
"0" Input Current										
"D" Input	-0.1		-1.6	mA	0.4V					
Clock 1	-0.1		-1.6	mA		0.4V				
Clock 2	-0.1		-1.6	mA			0.4V			
Reset	-0.1		-1.6	mA				0.4V		
"1" Input Current										
"D" Input			40	μ A	4.5V					
Clock 1			40	μ A		4.5V				
Clock 2			40	μ A			4.5V			
Reset			40	μ A				4.5V		
Input Voltage Rating (All Inputs)	5.5			V	10mA	10mA	10mA	10mA		

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8273


$T_A = 25^\circ C$ and $V_{CC} = 5.0V$

CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES
	MIN.	TYP.	MAX.	UNITS	"D" INPUT	CLOCK 1	CLOCK 2	RESET		
Max. Data Transfer Rate	25	35		MHz						
Turn-On Delay										
Clock 1 to Output	32	40	ns				0.0V	4.5V		
Clock 2 to Output	28	40	ns				0.0V	4.5V		
Reset to Output	35	50	ns			4.5V				
Turn-Off Delay										
Clock 1 to Output	25	40	ns			4.5V	0.0V			
Clock 2 to Output	19	40	ns			4.5V	0.0V			
Clock Pulse Width										
Clock 1	16	25	ns			4.5V	0.0V			
Clock 2	12	20	ns			4.5V	0.0V			
Set-Up Time (t_{set-up})										
Clock 1		15	ns							
Clock 2		10	ns							
Hold Time (t_{hold})										
Clock 1		15	ns							
Clock 2		10	ns							
Power Consumption			540	mW						
Short Circuit Output Current	-20	-70	mA							
Input Voltage Rating (All Inputs)	5.5			V	10mA	10mA	10mA	10mA		8

NOTES:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} : $V_{CC} = 5.25V$.
- Manufacturer reserves the right to make design and process changes and improvements.
- See AC Test Figure.

AC TEST FIGURE AND WAVEFORMS



10-BIT PARALLEL-IN, SERIAL-OUT SHIFT REGISTER

8274

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION


The 8274 10-Bit Shift Register is an array of binary elements interconnected to perform the parallel-in, serial-out shift function. The circuit has ten parallel inputs and a single true serial output. The D₁ input can also be used for serial entry. Two control inputs, S₀ and S₁, determine the operating mode of the shift register as shown in the Truth Table. A single buffered clock line connects all ten flip-flops which are activated on the high-to-low transition of the clock pulse. Guaranteed input clock frequency is 25MHz. With the exception of the Hold Mode, the control inputs may be changed when the clock is in either the high or low state without causing false triggering. The Hold Mode can be entered only when the clock is low. Applications for the 8274 Shift Register include Parallel-to-Serial conversion,

Modem Data Transmission, Pseudo-Random Code generation and Modulo-N Frequency Division.

TRUTH TABLE

S ₀	S ₁	OPERATING MODE
0	0	Hold
0	1	Clear
1	0	Load
1	1	Shift

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS					NOTES
	MIN.	TYP.	MAX.	UNITS	D _n	S ₀	S ₁	CLOCK	OUTPUTS	
"1" Output Voltage	2.6	3.4		V	2.0V	2.0V	2.0V	Pulse	-800μA	6
"0" Output Voltage		0.2	0.4	V	0.8V	2.0V	2.0V	Pulse	16mA	7
"0" Input Current										
D _n	-0.2		1.2	mA	0.4V					
S ₀ and S ₁	-0.2		1.2	mA		0.4V	0.4V			
Clock	-0.2		1.6	mA				0.4V		
"1" Input Current										
D _n			40	μA	4.5V					
S ₀ and S ₁			40	μA		4.5V	4.5V			
Clock			40	μA				4.5V		

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8274


$T_A = 25^\circ C$ and $V_{CC} = 5.0V$

CHARACTERISTICS	LIMITS				TEST CONDITIONS					NOTES
	MIN.	TYP.	MAX.	UNITS	D_n	S_0	S_1	CLOCK	OUTPUT	
Data Transfer Rate	25	30		MHz						10
Turn-On Delay (Clock to Output)		27	40	ns						10
Turn-Off Delay (Clock to Output)		21	40	ns						10
Clock Pulse Width	20			ns						10
Set-Up Time (t_{setup})										10
D_n		6	10	ns						
S_0, S_1		16	25	ns						
Hold Time (t_{hold})										
D_n		2	5	ns						
S_0, S_1		16	25	ns						
Power Consumption		380	567	mW	4.5V	4.5V	4.5V	0V		8
Short Circuit Output Current	-20		-70	mA	2.0V	2.0V	2.0V	Pulse	0.0V	
Input Voltage Rating	5.5			V	10mA					

NOTES:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- $V_{CC} = 5.25V$.
- Manufacturer reserves the right to make design and process changes and improvements.
- See AC Test Figure.

AC TEST FIGURE AND WAVEFORMS



QUAD BISTABLE LATCH

8275

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8275 is a QUAD LATCH circuit designed to provide temporary storage of four bits of information. A common application is as a holding register between a counter and a display driver (such as the 8280 and 8T01.) Separate enable lines to latches 1-2 and 3-4 allow individual control of each

pair of latches. Initially, data is transferred on the rising edge of the enable pulse. While the enable is high, output Q follows the data input. When the enable falls, the input data present at fall time is retained at the Q output. Both Q and \bar{Q} are accessible.

LOGIC DIAGRAM AND TRUTH TABLE

(Each Latch)			
ENABLE	DATA	Q	\bar{Q}
1	1	1	0
1	0	0	1
0	1	*	*
0	0	*	*

Refer to Page 16 for Pin Configuration

*No Change.

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS			NOTES
	MIN.	TYP.	MAX.	UNITS	DATA INPUT	ENABLE INPUT	OUTPUTS	
"1" Output Voltage (Q, \bar{Q})	2.6	3.5	0.4	V			-800 μ A 16mA	6, 11
"0" Output Voltage (Q, \bar{Q})	-0.1		-3.2	V				7, 11
"0" Input Current (Data)	-0.1		-6.4	mA	0.4V	5.25V		
"0" Input Current (Enable)	-0.1		-80	mA	5.25V	0.4V		
"1" Input Current (Data)			160	μ A	4.5V	0.0V		
"1" Input Current (Enable)				μ A	0.0V	4.5V		

$T_A = 25^\circ C$ and $V_{CC} = 5.0V$


CHARACTERISTICS	LIMITS				TEST CONDITIONS			NOTES
	MIN.	TYP.	MAX.	UNITS	DATA INPUT	ENABLE INPUT	OUTPUTS	
$t_{\text{setup}}(1)$ at D input		12	20	ns				8, 12
$t_{\text{setup}}(0)$ at D input		14	20	ns				8, 12
$t_{\text{hold}}(1)$ at D input	0	15		ns				8, 13
$t_{\text{hold}}(0)$ at D input	0	6		ns				8, 13
$t_{pd}(1)$ D to Q		16	30	ns				8
$t_{pd}(0)$ D to Q		14	25	ns				8
$t_{pd}(1)$ D to \bar{Q}		24	40	ns				8
$t_{pd}(0)$ D to \bar{Q}		7	15	ns				8
$t_{pd}(1)$ E to Q		16	30	ns				8
$t_{pd}(0)$ E to Q		12	20	ns				8
$t_{pd}(1)$ E to \bar{Q}		16	30	ns				8
$t_{pd}(0)$ E to \bar{Q}		12	20	ns				8
Power Consumption/Supply Current	5.5	205/39	265/50	mW/mA	10mA	0.0V		14
Input Voltage Rating (Data)	5.5			V	0.0V	10mA		12
Input Voltage Rating (Enable)	5.5			V	0.0V	10mA		12
Output Short Circuit Current	-20		-70	mA	0.0V	0.0V		

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8275


NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive NAND Logic Definition:
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Output source current is supplied through a resistor to ground.
7. Output sink current is supplied through a resistor to V_{CC}.
8. Refer to AC Test Figure.
9. Manufacturer reserves the right to make design and process changes and improvements.
10. Inputs for output voltage test is per TRUTH TABLE with threshold levels of 0.8V for logical "0" and 2.0V for logical "1".
11. This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
12. t_{setup} is defined as the time prior to the fall of the clock.
13. t_{hold} is defined as the time after the fall of the clock.
14. V_{CC} = 5.25 volts.


SCHEMATIC DIAGRAM



AC TEST FIGURES AND WAVEFORMS



AC TEST FIGURES AND WAVEFORMS (Cont'd)




NOTES:

1. The pulse generators have the following characteristics: $V_{gen} = 3\text{V}$, $t_1 = t_0 \leq 10\text{ns}$, and $Z_{out} \approx 50\Omega$. For pulse generator A $t_p = 1\mu\text{s}$ and PRR = 500kHz. For pulse generator B, $t_p = 500\text{ns}$ and PRR = 1MHz. Positions of D-input and enable input pulses are varied with respect to each other to verify setup and hold times.
2. Each latch is tested separately.
3. C_L includes probe and jig capacitance.
4. All diodes are 1N916.
5. When measuring $t_{pd1}(D-Q)$, $t_{pd0}(D-Q)$, $t_{pd1}(D-\bar{Q})$, and $t_{pd0}(D-\bar{Q})$, enable input must be held at logical 1.

TYPICAL APPLICATION

OUTPUT STROBING OF RIPPLE COUNTER TO ACHIEVE SYNCHRONOUS OUTPUT CHANGES



8-BIT SHIFT REGISTER

8276

PRODUCT AVAILABLE IN 0°C TO 75°C TEMP RANGE ONLY.

DIGITAL 8000 SERIES TTL/MSI


DESCRIPTION

The 8276 is a serial-in, serial-out 8-Bit Shift Register composed of eight R-S master slave flip-flops. This shift register has input gating and an internal clock driver. In addition, a data transfer inhibit input is provided.

Data Input and Data Enable are gated through inputs A and B. An internal inverter provides the complimentary inputs to the first bit of the shift register. All inputs are fully buffered. Complementary Q and \bar{Q} outputs are provided.

The internal clock driver/inverter causes the 8276 to shift data to the output on the positive edge of the input clock pulse, making the shift register compatible with the 8825 J-K Binary and the 8828 Dual D type Binary. The register is inhibited from shifting data when the Transfer Inhibit line is high. The inhibit function is achieved by preventing data transfer from master to slave sections of the register elements when the inhibit line is used.

LOGIC DIAGRAMS AND TRUTH TABLES



SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8276

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS				NOTES
	MIN.	TYP.	MAX.	UNITS	DATA INPUTS	CLOCK	TRANS. INHIBIT	OUTPUTS	
"1" Output Voltage Q	2.6			V	2.0V		0.8V	-800μA	6, 10
"1" Output Voltage \bar{Q}	2.6			V	0.8V		0.8V	-800μA	6, 10
"0" Output Voltage Q			0.4	V	0.8V		0.8V	16mA	7, 10
"0" Output Voltage \bar{Q}			0.4	V	2.0V		0.8V	16mA	7, 10
"0" Input Current									
Data Input	-0.1		-1.6	mA	0.4V				
Clock Input	-0.1		-1.6	mA		0.4V			
Inhibit Input	-0.1		-1.6	mA			0.4V		
"1" Input Current									
Data Inputs			40	μA	4.5V				
Clock Input			40	μA		4.5V			
Inhibit Input			40	μA			4.5V		
Input Voltage Rating	5.5			V	10mA	10mA	10mA		



$T_A = 25^\circ C$ and $V_{CC} = 5.0V$

CHARACTERISTICS	LIMITS				TEST CONDITIONS				NOTES
	MIN.	TYP.	MAX.	UNITS	DATA INPUTS	CLOCK	TRANS. INHIBIT	OUTPUTS	
Power/Current Consumption		205/39	340/65	mW/mA					11
Transfer Rate	15	20		MHz					
Turn-on Delay (Clock to Output)		22	33	ns					8
Turn-off Delay (Clock to Output)		22	33	ns					8
Clock Pulse Width	25			ns					
Set Up Time (Logical) "0" at A or B Input	25			ns					
Set Up Time (Logical) "1" at A or B Input	25			ns					
Output Short Circuit Current	-18		-55	mA				0V	

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings
- should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- Refer to AC Test Figure.
- Manufacturer reserves the right to make design and process changes and improvements.
- Clock input is driven by a 1kHz square wave for at least 8 cycles prior to measurements.
- $V_{CC} = 5.25V$.

AC TEST FIGURE AND WAVEFORMS




NOTES:

1. Unused input connected to 2.6V
 2. Input pulse characteristics:
 3. Setup time = 25ns
Hold time = 0ns
- CLOCK:
Amplitude = 3.0V
 $t_r = t_f = 5\text{ ns}$ max
 $t_r = t_f = 5\text{ ns}$ max
PRR = 15 MHz, Pulse width = 25ns at 50% points

INPUT:
Amplitude = 3.0V
 $t_r = t_f = 5\text{ ns}$ max
PRR = 7.5 MHz
Pulse width = 25ns at 50% points

TYPICAL INPUT/OUTPUT WAVEFORMS



NOTE: Input B is connected to 2.6V. Transfer Inhibit Connected to 0V

DUAL 8-BIT SHIFT REGISTER

8277

PRODUCT AVAILABLE IN 0°C TO +75°C TEMP RANGE ONLY.

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION


The 8277 is a dual 8-Bit Shift Register which provides the designer with sixteen (16) bits of serial storage operating at a typical shift rate of 20MHz. Features of the 8277 are:

1. TRUE and COMPLEMENT outputs are provided on each register's eighth bit.
2. Positive edge triggering on clock input.
3. SEPARATE CLOCK lines (pins 7 and 10) for each 8-bit register are provided as well as a COMMON CLOCK line (pin 9) for all sixteen storage bits.
4. Common RESET (pin 1).
5. AND-OR gating to the input of each 8-bit register is provided to accomplish the multiplex function.
6. Direct replacement for 9328.

TRUTH TABLE

D _S	D ₀	D ₁	Reset	Function
0	0	x	1	Shift in "0"
0	1	x	1	Shift in "1"
1	x	0	1	Shift in "0"
1	x	1	1	Shift in "1"
x	x	x	0	Reset "Q" to "0"

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	DATA D ₁ , D ₀	DATA SELECT	CLK COMMON	CLK SEP	RESET	OUTPUTS	
"1" Output Voltage (Q)	2.6	3.5		V	2.0V	2.0V	Pulse	0.8V	2.0V	-800μA	6
"1" Output Voltage (Q)	2.6	3.5		V	0.8V	2.0V	0.8V	Pulse	-800μA	-800μA	6
"0" Output Voltage (Q)			0.4	V	0.8V	0.8V	Pulse	0.8V		16mA	7
"0" Output Voltage (Q)			0.4	V	2.0V	0.8V	Pulse	0.8V		16mA	7
"0" Input Current											
Data, Reset, Data Select			-1.6	mA	0.4V	0.4V					
Clock Separate			-1.6					0.4V			
Clock Common			-3.2	mA				0.4V			
"1" Input Current											
Data, Reset, Clock Separate			40	μA	4.5V	4.5V					
Clock Common			80	μA				4.5V	4.5V		
Power/Current Consumption			540/103	mW/mA							11
Input Voltage Rating											
All Inputs	5.5			V	10mA	10mA	10mA	10mA	10mA		

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8277

$T_A = 25^\circ C$ and $V_{CC} = 5.0V$


CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	DATA D ₁ , D ₀	DATA SELECT	CLK COMMON	CLK SEP	RESET	OUTPUTS	
Turn-on Delay Clock To Output Reset To Output		25	40	ns							10 10
Turn-off Delay Clock To Output Reset To Output		25	40	ns							10 10
Clock Pulse Width	15	15	20	ns							10
Shift Rate		20	30	MHz							10
Data Set-up Time		5	10	ns							10
Data Hold Time				ns							10

NOTES:


- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive Logic Definitions:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the

- isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}.
- Manufacturer reserves the right to make design and process changes and improvements.
- Clock input is driven by a 1kHz square wave for at least 8 cycles prior to measurement.
- Refer to AC Test Figure.
- $V_{CC} = 5.25V$

AC TEST FIGURE AND WAVEFORMS



TYPICAL APPLICATION



BCD DECADE COUNTER/STORAGE ELEMENT 4-BIT BINARY COUNTER/STORAGE ELEMENT

**8280
8281**

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8280 Decade Counter and 8281 16-State Binary Counter are four-bit subsystems providing a wide variety of counter/storage register applications with a minimum number of packages.


The 8280 Decade Counter can be connected in the familiar BCD counting mode, in a divide-by-two and divide-by-five configuration or in the Bi-Quinary mode. The Bi-Quinary mode produces a square wave output which is particularly useful in frequency synthesizer applications.

The 8281 Binary Counter may be connected as a divide-by-two, eight, or sixteen counter.

Both devices have strobed parallel-entry capability so that the counter may be set to any desired output state. A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0" level. For additional flexibility, both units are provided with a reset input which is common to all four bits. A "0" on the reset line produces "0" at all four outputs.

The counting operation is performed on the falling (negative-going) edge of the input clock pulse, however there is no restriction on the transition time since the individual binaries are level-sensitive.

LOGIC DIAGRAMS



SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8280/81

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS	
"1" Output Voltage (All Outputs)	2.6	3.5		V	0.8V	2.0V	2.0V			Output A	-800μA
"0" Output Voltage (All Outputs)			0.4	V	0.8V	0.8V	0.8V			Output A	16mA
"0" Input Current											
Strobe	-0.1		-1.6	mA	0.4V						
Data Inputs	-0.1		-1.2	mA		0.4V					
Reset	-0.1		-3.2	mA			0.4V				
Clock 1	-0.1		-3.2	mA				0.4V			
Clock 2 (8280)	-0.1		-3.2	mA					0.4V		
Clock 2 (8281)	-0.1		-1.6	mA					0.4V		
"1" Input Current											
Strobe			40	μA	4.5V						
Data Inputs			40	μA		4.5V					
Reset			80	μA			4.5V				
Clock 1			80	μA				4.5V			
Clock 2 (8280)			80	μA					4.5V		
Clock 2 (8281)			40	μA					4.5V		
Power/Current Consumption		184/35	236/45	mW/mA				0V	0V	0V	12
Input Voltage Rating all Inputs	5.5			V	10mA	10mA	10mA	0V	10mA	10mA	10
Output Short Circuit Current	-10		-60	mA	0V					0V	


$T_A = 25^\circ C$ and $V_{CC} = 5.0V$

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS	
Clock Mode T_{on} Delay Bit A, B, C, D		15	25	ns							11
Clock Mode T_{off} Delay Bit A, B, C, D		15	25	ns							11
Data/Strobe t_{on} Delay Bit A, B, C, D		25	35	ns							11
Data/Strobe t_{off} Delay Bit A, B, C, D		30	40	ns							11
Toggle Rate	20	25		MHz							11
Strobe Pulse Width		20	35	ns						A _{OUT}	11
Reset Pulse Width		20	35	ns						A _{OUT}	11
Strobe Release Time		30	40	ns						A _{OUT}	11
Reset Release Time		50	75	ns						A _{OUT}	11


NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings
- Measurements apply to each output and the associated data input independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- Manufacturer reserves the right to make design and process changes and improvements.
- Each input is tested separately.
- Refer to AC Test Figures.
- $V_{CC} = 5.25V$.

TYPICAL OUTPUT CHARACTERISTICS




SCHEMATIC DIAGRAM




SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8280/81

AC TEST FIGURES AND WAVEFORMS




NOTE: Input pulse notations apply unless otherwise specified.


TOGGLE RATE



8280





8281



INPUT PULSE:
Amplitude = 2.6V
 $t_A = 25\text{ns}$, $t_B = 25\text{ns}$,
 $t_r = t_f = 5\text{ns}$ max.


CLOCK MODE t_{on}/t_{off} DELAY



1. t_{on} and t_{off} are measured from the clock input of each binary to the Q output of that binary.
2. Each Q output will be loaded with the following load circuit:


INPUT PULSE:
Amplitude = 2.6V
P.W. = 30ns
 $t_r = t_f = 5\text{ns}$.

AC TEST FIGURES AND WAVEFORMS (Cont'd)




SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8280/81

AC TEST FIGURES AND WAVEFORMS (Cont'd)



TYPICAL APPLICATIONS



BINARY HEXADECIMAL AND BCD DECADE, SYNCHRONOUS UP/DOWN COUNTERS

**8284
8285**

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The Up/Down Counter is a monolithic MSI circuit containing gates and binaries interconnected to provide a bi-directional divide-by-ten (decade) or divide-by-sixteen (hexadecimal) result as a function of the clock input.

The output code of the decade up/down counter is the commonly used BCD (8421) code, and the output sequence generated is the binary equivalent of the decimal numbers 0 through 9.

The hexadecimal up/down counter provides the output sequence 0 through 15 which is presented in a weighted binary code (8421).



Set and Reset on the binary elements provide asynchronous entry with respect to the clock line, causing a count of "0" or "15" (8284) or of "0" or "9" (8285), and also inhibit propagation of count enable data.

Entry and propagation of data is performed in a synchronous manner with the clock line, which is active on its negative going excursion. The input from a previous stage or other source is channeled through "Carry In" and its propagation can be inhibited by the "Count Enable" line. "Carry In" and "Count Enable" input duality gives added flexibility in multiple package cascading applications.

Direction of the counter is steered from a single line (Up/Down), where a "0" level will cause a "down" count and a "1" level will accomplish an "up" count.

All Q outputs of the four binaries are brought to the outside world, together with the \bar{Q} output of the most significant binary (Q4) and the Carry Out.

LOGIC DIAGRAMS



SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8284/85

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS								NOTES
	MIN.	TYP.	MAX.	UNITS	SET	RESET	UP/DOWN	COUNT ENABLE	CLOCK	CARRY IN	OUTPUTS		
"1" Output Voltage Q ₁ , Q ₄ , Carry Out Q ₂ , Q ₃ , (8284) Q ₂ , Q ₃ (8285) Q ₄	2.6			V	0.8V	2.0V	2.0V			2.0V	-800μA		
"0" Output Voltage Q ₁ , Q ₂ , Q ₃ , Q ₄ and Carry Out Q̄ ₄	2.6			V	Pulse 2.0V	0.8V	0.8V			0.8V	-800μA -800μA		
"1" Input Current Carry In Set Reset Count Enable Clock and Up/Down			0.4	V	2.0V	0.8V	2.0V			4.5V	9.6mA 9.6mA		
"0" Input Current Carry In Set Reset Count Enable Clock Up/Down			0.4	V	0.8V	2.0V	0.8V			4.5V	0.4V		
Input Latch Voltage Carry In Reset Set Count Enable Up/Down			120	μA	Pulse	5.0V				4.5V	4.5V		
			200	μA	4.5V								
			40	μA	Pulse								
			40	μA	4.5V								
			40	μA									
Output Short Circuit Current	5.5			V									
Current	-20		-70	mA							0V		

T_A = 25° C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS								NOTES
	MIN.	TYP.	MAX.	UNITS	SET	RESET	UP/DOWN	COUNT ENABLE	CLOCK	CARRY IN	OUTPUTS		
Power Consumption		315	420	mW									12
Propagation Delay t _{on} Clock to Q ₄ & Q̄ ₄		32	45	ns									7
t _{on} Clock to Q ₁ , Q ₂ , Q ₃		28	40	ns									7
t _{off} Clock to Q _n , Q̄ _n		25	35	ns									7
t _{on} Reset to Q _n		24	35	ns									7
t _{off} Set to Q _n		15	25	ns									7
t _{on} Reset to Q̄ _n		32	45	ns									7
t _{on} Carry In to Carry Out		15	25	ns									7
t _{off} Carry In to Carry Out		20	30	ns									7
Clock Min. "1" Interval	20	15		ns									7
Count Rate	20	30		MHz									7
Carry In, Count Enable, & Up/Down Set-Up Time		15	25	ns									
Carry In, Count Enable & Up/Down Hold Time		0	2	ns									
Set/Reset Pulse Width		20	25	ns									

NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current is defined as into the terminal referenced.
4. Positive NAND Logic Definition:
"UP" Level = "1", "DOWN" Level = "0".
5. Output source current is supplied through a resistor to ground.
6. Output sink current is supplied through a resistor to V_{CC} .
7. Refer to AC Test Figure.
8. This test guarantees operation free of input latch-up over the specified operating supply voltage range.
9. Manufacturer reserves the right to make design and process changes and improvements.
10. Connect Q_4 to count enable, set the counter (1001), and count down. The counter will halt at BCD-7 (0111).
11. Pulse is normally at +4.0 volts, falling to 0 volts for at least 100 nsec.
12. $V_{CC} = 5.25$ volts.

AC TEST FIGURES AND WAVEFORMS

MODE OF OPERATION

8284 Binary Synchronous Up/Down Counter
 8285 BCD Synchronous Up/Down Counter

	SET	RESET	CARRY IN	COUNT ENABLE	UP/DOWN	FUNCTION
A. Asynchronous				X	X	"0" (0 0 0 0)
8284 Only	1	0	X	X	X	"15" (1 1 1 1)
8285 Only	0	1	X	X	X	"9" (1 0 0 1)
B. Synchronous				X	X	Hold *
	1	1	0	0	X	Hold *
	1	1	X	1	0	"Down" Count *
	1	1	1	1	1	"Up" Count *



*Function is synchronous with NEGATIVE going transition of the Clock pin.

X = don't care.

CARRY OUT



Carry Out₈₂₈₄ = Carry In ($Q_1 Q_2 Q_3 Q_4$ UP + $\bar{Q}_1 \bar{Q}_2 \bar{Q}_3 \bar{Q}_4$ DOWN)

Carry Out₈₂₈₅ = Carry In ($Q_1 Q_4$ UP + $\bar{Q}_1 \bar{Q}_2 \bar{Q}_3 \bar{Q}_4$ DOWN)

CLOCK MODE (t_{on} AND t_{off})



AC TEST FIGURES AND WAVEFORMS (Cont'd)

SET/RESET MODE (t_{on} and t_{off})



Pulse A and B
Pulse amplitude = 2.6V
Pulse width (0) = 25ns
Frequency = 5MHz
 $t_r = t_f = 5\text{ ns}$ at 10% to 90% points


CARRY IN/CARRY OUT (t_{on} and t_{off})



Carry in pulse
Pulse amplitude = 2.6V
Pulse width (0) = 50ns
Frequency = 10MHz
 $t_r = t_f = 5\text{ ns}$ at 10% to 90% points

TYPICAL APPLICATIONS

SYNCHRONOUS EXPANSION UP/DOWN COUNTERS



DIVIDE-BY-TWELVE COUNTER/STORAGE ELEMENT

8288

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8288 Divide by Twelve Counter is a four-bit subsystem consisting of divide by two and divide by six counters in a 14 pin package. For Divide-by-Twelve operation, output A is connected externally to the clock 2 input.

The 8288 has strobed paralleled data entry capability so that the counter may be preset to any desired output state. A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at a "0" level. For additional flexibility, the 8288 is provided with a common reset. A "0" on the reset line produces "0" at all four outputs.


The counting operation is performed on the falling (negative going) edge of the input clock pulse, however, there is no restriction on transition time since the individual binaries are level sensitive. The data strobe and reset functions are asynchronous with respect to the clock. The 8288 is compatible with all Signetics 8000 series elements.

TRUTH TABLE*

OUTPUT				
Count	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1

*Connected for Divide-by-Twelve operation (output A connected to CP2)

LOGIC DIAGRAM



V_{CC} = (14) A,F PACKAGES
GND = (7)
 () = Denotes Pin Numbers

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8288

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature and Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS	
"1" Output Voltage	2.6	3.5		V	0.8V	2.0V	2.0V			Output A	800μA
"0" Output Voltage			0.4V	V	0.8V	0.8V	0.8V			Output A	16mA
"0" Input Current											
Data Strobe	-0.1		-1.6	mA	0.4V		5.25V				
Data Inputs	-0.1		-1.2	mA		0.4V	0.4V				
Reset	-0.1		-3.2	mA	5.25V			0.4V			
Clock 1	-0.1		-3.2	mA				0.4V			
Clock 2	-0.1		-1.6	mA					0.4V		
"1" Input Current											
Data Strobe			40	μA	4.5V		0V				
Data Input			40	μA		4.5V	4.5V				
Reset			80	μA			4.5V	4.5V			
Clock 1			80	μA				4.5V			
Clock 2			80	μA					4.5V		
Power/Current Consumption		184/35	236/45	mW/mA			0V	0V	0V		11
Input Voltage Rating											
Data Strobe	5.5			V	10mA						
Data Inputs	5.5			V		10mA					
Reset	5.5			V			10mA				
Output Short Circuit Current	-10		-60	mA	0V					0V	


$T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS	
Clock Mode t_{on} Delay Bit A, B, C, D		15	25	ns							9
Clock Mode t_{off} Delay Bit A, B, C, D		15	25	ns							9
Data/Strobe t_{on} Delay Bit A, B, C, D		20	35	ns							9
Data/Strobe t_{off} Delay Bit A, B, C, D		25	40	ns							9
Toggle Rate	20	25		MHz							9
Strobe Hold Time		25	35	ns							9
Reset Hold Time		20	35	ns							9
Strobe Release Time		30	40								
Reset Release Time		50	75	ns							


NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive NAND Logic definition:
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Measurements apply to each output and the associated data input independently.
7. Output source current is supplied through a resistor to ground.
8. Output sink current is supplied through a resistor to V_{CC}.
9. Refer to AC Test Figures.
10. Manufacturer reserves the right to make design and process changes and improvements.
11. V_{CC} = 5.25 volts.

SCHEMATIC DIAGRAM




AC TEST FIGURES AND WAVEFORMS





SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8288

AC TEST FIGURES AND WAVEFORMS (Cont'd)





AC TEST FIGURES AND WAVEFORMS (Cont'd)

DATA/STROBE t_{on} t_{off} 

NOTES:

1. All resistor values are in ohms.
2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent.
 $f = 1\text{MHz}$, $V_{ac} = 25\text{ mF}_{rms}$
3. All diodes are 1N914.

STROBE HOLD TIME




- A With all outputs initially "0", output shall have a "0" to "1" transition.
 B With all outputs initially "1", outputs shall have a "1" to "0" transition.

Amplitude = 2.6V (from Pulse Generator)
 $t_r = t_f = 50\text{ ns}$


AC TEST FIGURES AND WAVEFORMS (Cont'd)

MINIMUM RESET PULSE WIDTH



INPUT PULSE:
 Amplitude = 2.6V
 $t_r = t_f = 5\text{ns}$ max.
 Note: Outputs must be previously brought high by placing a "0" on the D strobe input.
 A pulse generator may be substituted for the switch.

STROBE/RESET RELEASE TIME



Clock, Strobe/Reset Amplitude = 2.6V
 $t_r = t_f = 5\text{ns}$ max. PRR = 1MHz 50% Duty Cycle.

NOTES:

1. All resistor values are in ohms.
2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. $f = 1\text{MHz}$, $V_{ac} = 25\text{mV}_{rms}$.
3. All diodes are 1N916.

PRESETTABLE HIGH SPEED DECADE/BINARY COUNTER

**8290
8291**

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8290 Decade Counter and 8291 Binary Counter are high speed devices providing a wide variety of counter/storage register applications with a minimum number of packages.

The 8290 Decade Counter can be connected in the familiar BCD counting mode, in a divide-by-two and divide-by-five configuration or in the Bi-Quinary mode. The Bi-Quinary mode produces a square wave output which is particularly useful in frequency synthesizer applications.

The 8291 Binary Counter may be connected as a divide-by-two, four, eight, or sixteen counter.

Both devices have strobed parallel-entry capability so that the counter may be set to any desired output state. A "1"


or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0" level. For additional flexibility, both units are provided with a reset input which is common to all four bits. A "0" on the reset lines produces "0" at all four outputs.

The counting operation is performed on the falling (negative going) edge of the input clock pulse.

Triggering requirements are compatible with any of the 8000 Series elements.

The various counter arrangements, as well as additional applications suggestions may be found in the Signetics Handbook "DESIGNING WITH MSI—Counters and Shift Registers Vol. 1.

LOGIC DIAGRAMS AND TRUTH TABLES



SINETICS DIGITAL 8000 SERIES TTL/MSI – 8290/91

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS	
"1" Output Voltage	2.6	3.5		V	0.8V	2.0V	2.0V			-200µA	6, 8
"0" Output Voltage			0.4	V	0.8V	0.8V	0.8V			9.6mA	6, 9
"0" Input Current											
Data Strobe	-0.1		-1.6	mA	0.4		5.25V				
Data Inputs	-0.1		-1.2	mA		0.4	0.4				
Reset	-0.1		-2.8	mA	5.25V						
Clock 1	-0.1		-4.8	mA	5.25V			0.4			
Clock 2 (8290)	-0.1		-4.8	mA	5.25V				0.4		
Clock 2 (8291)	-0.1		-2.4	mA	5.25V				0.4		
"1" Input Current											
Data Strobe			40	µA	4.5V		0.0V				
Data Inputs			40	µA		4.5V	4.5V				
Reset			80	µA	0.0V						
Clock 1			80	µA	0.0V			4.5V			
Clock 2 (8290)			120	µA	0.0V				4.5V		
Clock 2 (8291)			80	µA	0.0V				4.5V		
Output Short Circuit Current A	-20		-70	mA						0.0V	13
B, C, D	-10		-60	mA	0.0V					0.0V	13
Input Voltage Rating											
Data Strobe	5.5			V	10mA						
Clock 1 & 2	5.5			V							
Data Inputs	5.5			V							
Reset	5.5			V							


$T_A = 25^\circ \text{C}$ and $V_{CC} = 5.0\text{V}$

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS	
Power Consumption/Supply Current	190/ 36.5	255/ 48.5		mW/ mA			0.0V	0.0V	0.0V		13
Strobe Pulse Width	15			ns						A _{OUT}	9
Reset Pulse Width	25			ns						A _{OUT}	9
Strobe/Reset Release Time	20			ns						A _{OUT}	9
Clock Mode t _{on} Delay											
Bit A	12		25	ns							9
Bits B, C, D	15		30	ns							9
Clock Mode t _{off} Delay											
Bit A	12		23	ns							9
Bits B, C, D	15		25	ns							9
Strobed Data t _{on} Delay (All Bits)	31		42	ns							9
Strobed Data t _{off} Delay (All Bits)	33		42	ns							9
Toggle Rate	40	60	75	MHz							9
Clock Mode Switching Test				ns							9, 11


NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each output and the associated data input independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}.
- Refer to AC Test Figures.
- Manufacturer reserves the right to make design and process changes and improvements.
- This test guarantees the device will reliably trigger on a pulse with 75ns fall-time.
- Not more than one output should be shorted at a time.
- V_{CC} = 5.25V.

SCHEMATIC DIAGRAM





AC TEST FIGURES AND WAVEFORMS



SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8290/91

AC TEST FIGURES AND WAVEFORMS (Cont'd)


STROBED DATA t_{on}/t_{off} DELAY




STROBE, PA = 2.6V
PW = 300ns, 50% to 50%
PRR = 1MHz
 $t_r = t_f = 5\text{ns}$

DATA, PA = 2.6V
PW = 500ns, 50% to 50%
PRR = 500kHz
 $t_r = t_f = 5\text{ns}$

CLOCK MODE SWITCHING TEST




8290





8291

INPUT PULSE:
Amplitude = 3.4V
PW = 100ns, 50% to 50%
PRR = 2.5MHz
 $t_r = 20\text{ns}, t_f = 75\text{ns}$



AC TEST FIGURES AND WAVEFORMS (Cont'd)

MINIMUM STROBE PULSE WIDTH





INPUT PULSE:

Amplitude = 2.6V

 $t_r = t_f = 5\text{ns}$

MINIMUM RESET PULSE WIDTH



INPUT PULSE:

Amplitude = 2.6V



 $t_r = t_f = 5\text{ns}$.

Note: Outputs must be previously brought high by placing a "0" on the D strobe input. A pulse generator may be substituted for the switch.

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8290/91




AC TEST FIGURES AND WAVEFORMS (Cont'd)

TOGGLE RATE



INPUT PULSE:
Amplitude = 2.6V
 $t_r = t_f = 5\text{ ns}$ max.
PRR = 40MHz, 50% duty cycle.

STROBE/RESET RELEASE TIME



NOTES:

1. All resistor values are in ohms.
 2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. $f = 1\text{MHz}$, $V_{ac} = 25\text{mV}_{rms}$.
 3. All diodes are 1N916.
 4. $R1 = 20k$, $R2 = 146\Omega$, $C1 = 30\text{pF}$.

PRESETTABLE LOW POWER DECADE/BINARY COUNTER

8292
8293

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8292 Decade Counter and 8293 Binary Counter are low power devices providing a wide variety of counter/storage register applications with a minimum number of packages.

The 8292 Decade Counter can be connected in the familiar BCD counting mode, in a divide-by-two and divide-by-five configuration or in the Bi-Quinary mode. The Bi-Quinary mode produces a square wave output which is particularly useful in frequency synthesizer applications.

The 8293 Binary Counter may be connected as a divide-by-two, four, eight, or sixteen counter.

Both devices have strobed parallel-entry capability so that the counter may be set to any desired output state, A "1"


or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0" level. For additional flexibility, both units are provided with a reset input which is common to all four bits. A "0" on the reset line produces "0" at all four outputs.

The counting operation is performed on the falling (negative-going) edge of the input clock pulse.

Triggering requirements are compatible with any of the 8000 Series elements.

The various counter arrangements, as well as additional applications suggestions may be found in the Signetics handbook "DESIGNING WITH MSI," Counters and Shift Registers, Volume I.

LOGIC DIAGRAMS AND TRUTH TABLES



SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8292/93

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS	
"1" Output Voltage	2.6	3.5		V	0.8V	2.0V	2.0V			A _{OUT}	6,8
"0" Output Voltage			0.4	V	0.8V	0.8V	0.8V			A _{OUT}	6,9
"0" Input Current											
Data Strobe	-0.1		-0.4	mA	0.4V		5.25V				
Data Inputs	-0.1		-0.4	mA		0.4V		0.4V			
Reset	-0.1		-0.6	mA	5.25V						
Clock 1	-0.1		-0.6	mA	5.25V			0.4V			
Clock 2 (8292)	-0.1		-1.2	mA	5.25V				0.4V		
Clock 2 (8293)	-0.1		-0.6	mA	5.25V				0.4V		
"1" Input Current											
Data Strobe			20	μA	4.5V		0.0V				
Data Inputs			20	μA		4.5V	4.5V				
Reset			40	μA	0.0V			4.5V			
Clock 1			40	μA	0.0V			4.5V			
Clock 2 (8292)			80	μA	0.0V				4.5V		
Clock 2 (8293)			40	μA	0.0V				4.5V		
Output Short Circuit Current	-5		-45	mA	0.0V					0.0V	7
Input Voltage Rating											
Data Strobe					10mA						
Clock 1 and 2	5.5			V				10mA	10mA		
Data Inputs	5.5			V				10mA	10mA		
Reset	5.5			V							



T_A = 25° C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS	
Power/Current Consumption		52.5/ 10	69/ 13.1	mw/ mA			0.0V	0.0V	0.0V		13
Clock Mode t _{on} Delay (All Bits)		37	55	ns							10
Clock Mode t _{off} Delay (All Bits)		32	55	ns							10
Strobed Data t _{on} Delay (All Bits)		80	100	ns							10
Strobed Data t _{off} Delay (All Bits)		80	100	ns							10
Clock Mode Switching Test			75	ns							12
Strobe Pulse Width		60	75	ns		0.8V	2.0V	2.0V	A _{OUT}		
Reset Pulse Width		45	60	ns		2.0V	2.0V	2.0V	A _{OUT}		
Strobe/Reset Release Time		80		ns					A _{OUT}		
Toggle Rate	5	10		MHz							

NOTES:



- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic Definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each output and the associated data input independently.
- Not more than one output should be shorted at a time.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}.
- Refer to AC Test Figure.
- Manufacturer reserves the right to make design and process changes and improvements.
- This test guarantees the device will reliably trigger on a pulse with a 75ns fall-time or less.
- V_{CC} = 5.25 volts.

AC TEST FIGURES AND WAVEFORMS

CLOCK MODE t_{on}/t_{off} DELAY

INPUT PULSE:
Amplitude = 2.6V
P.W. = 30ns, 50% to 50%
 $t_r = t_f = 5\text{ ns}$
PRR = 1MHz

NOTE:
1. t_{on} and t_{off} are measured from the clock input of each binary to the Q output of that binary.




STROBED DATA t_{on}/t_{off} DELAY

Strobe,
P.A. = 2.6V
P.W. = 300ns, 50% to 50%
PRR = 1MHz
 $t_r = t_f = 5\text{ ns}$

Data,
P.A. = 2.6V
P.W. = 500ns, 50% to 50%
PRR = 500KHz
 $t_r = t_f = 5\text{ ns}$



AC TEST FIGURES AND WAVEFORMS (Cont'd)

CLOCK MODE SWITCHING TEST



INPUT PULSE:
Amplitude = 3.4V
P.W. = 100ns, 50% to 50%
PRR = 2.5MHz
 $t_r = 20\text{ ns}$
 $t_f = 75\text{ ns}$


MINIMUM STROBE PULSE WIDTH



INPUT PULSE:
Amplitude = 2.6V
 $t_r = t_f = 5\text{ ns max.}$


AC TEST FIGURES AND WAVEFORMS (Cont'd)

MINIMUM RESET PULSE WIDTH




INPUT PULSE:
Amplitude 2.6V
 $t_r = t_f = 5\text{ns}$ max.
NOTE: Outputs must be previously brought high by placing a "Q" on the D strobe input. A pulse generator may be substituted for the switch.


TOGGLE RATE



8292




8293



INPUT PULSE:
Amplitude = 2.6V
PRR = 5MHz, 50% duty cycle
 $t_r = t_f = 5\text{ns}$ max.

AC TEST FIGURES AND WAVEFORMS (Cont'd)



NOTES:

1. All resistor values are in ohms.
2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent, $f = 1\text{MHz}$, $V_{ac} = 25\text{mV}_{rms}$.
3. All diodes are 1N916.

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION


The 8T01 Nixie* Decoder/Driver is a one-out-of-ten decoder which has been designed to provide the necessary high voltage characteristics required for driving gas-filled cold-cathode indicator tubes.

It may also be utilized in driving relays or other high voltage interface circuitry. The element is designed using

TTL techniques and is therefore completely compatible with DTL and TTL elements.

The specially designed output drivers provide the necessary stable output state. There are no input codes where all outputs are "off" or where more than one output can be turned "on."

LOGIC DIAGRAM



TRUTH TABLE

INPUT				OUTPUT ON
D	C	B	A	
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	8
1	0	1	1	9
1	1	0	0	8
1	1	0	1	9
1	1	1	0	8
1	1	1	1	9

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS	
	MIN.	TYP.	MAX.	UNITS	INPUTS	OUTPUTS
"1" Output Voltage	68			V	0.8V	1.0mA
"0" Output Voltage			2.75	V	2.3V	5.0mA
"1" Input Current		40		μA	4.5V	
"0" Input Current (A and D)		-0.9		mA	0.4V	
"0" Input Current (B and C)		-1.8		mA	0.4V	
Power Consumption		60		mW		


NOTES:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with Pin 8 tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition:


- "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Manufacturer reserves the right to make design and process changes and improvements.
- S8T01B operating temperature range is -20°C to +85°C.

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8T01

SCHEMATIC DIAGRAM



TYPICAL APPLICATIONS



*A trademark of the Burroughs Corporation.

SEVEN SEGMENT DECODER/DRIVER

8T04

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION


The 8T04 consists of the necessary logic to decode a 4-bit BCD code to seven segment (0 through 9) readout, as well as some selected signs and letters.

Incorporated in this device is a blanking circuit which turns all segments off when activated. The blanking circuit allows suppression of all numerically insignificant zeros, thereby presenting an easily read display.

Also included is the necessary circuitry to implement suppression of leading and/or trailing zeros. A Lamp Test control is provided to turn all segments on. The Lamp Test allows the viewer to check the validity of the display lamps.

High performance bare collector output transistors are used in the 8T04 for directly driving incandescent lamps or common anode LED displays.

LOGIC DIAGRAM



V_{CC} = (16)
GND = (8)
() = Denotes Pin Numbers

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8T04


ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS					NOTES
	MIN.	TYP.	MAX.	UNITS	LT	RB1	RBO B1	DRIVEN INPUTS	OUTPUTS	
"1" Output Voltage RBO	3.1			V			-160 μ A			7, 9
"0" Output Voltage RBO			0.4	V	0.4V	0.8V	4.8mA	0.8V	40mA	8, 9
A-G			0.50	V		0.4V	0.4V			8, 9
"1" Output Leakage Current (A-G)			100	μ A		0.8V			6.0V	9, 10
"1" Input Current RBI			40	μ A		4.5V				
LT			160	μ A	4.5V					
All Other Inputs			80	μ A		4.5V	4.5V	4.5V		
"0" Input Current RBI		-1		mA		0.4V				
BI		-1		mA		0.4V	0.4V	0.4V		
LT		-1		mA	0.4V					
All Other Inputs		-1		mA		10mA				
Input Latch Voltage		5.5		V						11
Power/Current Consumption:			394/75	mW/mA						13
"S" Temperature Range			446/85	mW/mA						13
"N" Temperature Range										

NOTES:


1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current is defined as into the terminal referenced.
4. Positive NAND Logic Definition:
"UP" Level = "1", "DOWN" = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Measurements apply to each gate element independently.
7. Output source current is supplied through a resistor to ground.
8. Output sink current is supplied through a resistor to V_{CC}.
9. See truth table: "1" Threshold = 2.0V for a,b,c,d.
"0" Threshold = 0.8V for a,b,c,d.
10. Connect an external 1k ±1% resistor to the output for this test.
11. This test guarantees operation free of input latch-up over the specified operating supply voltage range.
12. Manufacturer reserves the right to make design and process changes and improvements.
13. V_{CC} = 5.25V..

TEST FIGURE FOR "0" OUTPUT VOLTAGE



Each output is tested separately in the ON state.

SCHEMATIC DIAGRAM



SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8T04

TRUTH TABLE

INPUTS				BI/RBO	OUTPUTS							DISPLAY CHARACTER		
INPUT CODE		LAMP TEST	RBI		OUTPUT STATE									
d	c	b	a	LT		NOTE	A	B	C	D	E	F	G	
X	X	X	X	0	X	X	0	0	0	0	0	0	0	8
X	X	X	X	1	X	0	1	1	1	1	1	1	1	BLK
0	0	0	0	1	0	(Note 1 & 2) 0	1	1	1	1	1	1	1	BLK
0	0	0	0	1	1	(Note 2) 1	0	0	0	0	0	0	1	0
0	0	0	1	1	X	1	1	0	0	1	1	1	1	1
0	0	1	0	1	X	1	0	0	1	0	0	1	0	2
0	0	1	1	1	X	1	0	0	0	0	1	1	0	3
0	1	0	0	1	X	1	1	0	0	1	1	0	0	4
0	1	0	1	1	X	1	0	1	0	0	1	0	0	5
0	1	1	0	1	X	1	1	1	0	0	0	0	0	6
0	1	1	1	1	X	1	0	0	0	1	1	1	1	7
1	0	0	0	1	X	1	0	0	0	0	0	0	0	8
1	0	0	1	1	X	1	0	0	0	1	1	0	0	9
1	0	1	0	1	X	1	1	1	1	1	1	1	0	—
1	0	1	1	1	X	1	1	1	1	1	1	1	1	BLK
1	1	0	0	1	X	1	0	0	0	1	0	0	0	8
1	1	0	1	1	X	1	1	0	1	1	1	1	1	1
1	1	1	0	1	X	1	1	1	0	0	0	0	1	2
1	1	1	1	1	X	1	1	1	1	1	1	1	1	BLK


*COMMA

X = Don't care, either "1" or "0".

BI/RBO is an internally wired OR output.

NOTE:

1. BI/RBO used as input.
2. BI/RBO should not be forced high when a,b,c,d, RBI terminals are low, or damage may occur to the unit.



SEVEN SEGMENT DECODER/TRANSISTOR DRIVER

8T05

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8T05 consists of the necessary logic to decode a 4-Bit BCD code to seven segment (0 through 9) readout as well as some selected signs and letters.


A Ripple Blanking input is provided to implement suppression of leading and/or trailing zeros. The suppression of all numerically insignificant zeros provides an easily read display.

Incorporated in the Ripple Blanking output (BI/RBO) is the facility to ground all the outputs. Blanking of the outputs allows for intensity modulation.

A Lamp Test input is provided which, when grounded forces all segment outputs high. This allows the viewer to check the validity of the display presentation by testing the integrity of the lamps.

The 8T05 has resistor pullups on the outputs to provide source current sufficient to drive interfacing elements. This allows the unit to drive high voltage transistors for neon displays. The 8T05 can also be used to drive common cathode LED displays at moderate light intensity levels.

LOGIC DIAGRAM



*
V_{CC} = (16)
GND = (8)
() = Denotes Pin Numbers

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8T05

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)


CHARACTERISTICS	LIMITS				LT	TEST CONDITIONS			OUTPUTS	NOTES
	MIN	TYP	MAX	UNITS		RBI	RBO BI	DRIVEN INPUTS		
A-G "1" Output Voltage	3.9			V	0.4V				-500µA	7, 9
A-G Output Source Current	-2.3			mA	0.4V				1.0V	
A-G "0" Output Voltage			0.3	V	4.5V	0.4V	0.4V		+500µA	8, 9
RBO "1" Output Voltage	3.1			V			-160µA			7, 9
RBO "0" Output Voltage			0.4	V		0.8V	4.8mA	0.8V		8, 9
"1" Input Current										
RBI			40	µA		4.5V				
LT			160	µA						
All other Inputs			80	µA		4.5V	4.5V	4.5V		
"0" Input Current						0.4V				
RBI		-1	-1.2	mA						
BI		-1	-2.2	mA			0.4V			
LT		-1	-1.0	mA						
All Other Inputs		-1	-1.6	mA					0.4V	
Input Voltage Rating	5.5			V					10mA	10
Power/Current Consumption:										
"S" Temperature Range		394/75	mW/mA							12
"N" Temperature Range		110/85	mW/mA							12

NOTES:


- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive NAND Logic Definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each element independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- See truth table: "1" Threshold = 2.0V for a,b,c,d.
"0" Threshold = 0.8V for a,b,c,d.
- This test guarantees operation free of input latch-up over the specified operating supply voltage range.
- Manufacturer reserves the right to make design and process changes and improvements.
- $V_{CC} = 5.25V$.

TYPICAL CHARACTERISTIC CURVES


TYPICAL CURRENT SINK CAPABILITY VERSUS $V_{CE(SAT)}$ (OUTPUTS A-G)



TYPICAL OUTPUT CURRENT VERSUS OUTPUT VOLTAGE (OUTPUTS A-G)



SCHEMATIC DIAGRAM



SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8T05

TRUTH TABLE

INPUTS				BI/RBO	OUTPUTS							DISPLAY CHARACTER	
INPUT CODE		LAMP TEST	RBI		OUTPUT STATE								
d	c	b	a		LT	Note	A	B	C	D	E	F	
X	X	X	X	0	X	X	1	1	1	1	1	1	1
X	X	X	X	1	X	0	0	0	0	0	0	0	BLK
0	0	0	0	1	0	(Note 1 & 2)	0	0	0	0	0	0	BLK
0	0	0	0	1	1	(Note 2)	1	1	1	1	1	1	0
0	0	0	1	1	X	1	0	1	1	0	0	0	1
0	0	1	0	1	X	1	1	1	0	1	1	0	1
0	0	1	1	1	X	1	1	1	1	0	0	1	3
0	1	0	0	1	X	1	0	1	1	0	0	1	4
0	1	0	1	1	X	1	1	0	1	1	0	1	5
0	1	1	0	1	X	1	0	0	1	1	1	1	6
0	1	1	1	1	X	1	1	1	0	0	0	0	7
1	0	0	0	1	X	1	1	1	1	1	1	1	1
1	0	0	1	1	X	1	1	1	0	0	1	1	9
1	0	1	0	1	X	1	0	0	0	0	0	0	1
1	0	1	1	1	X	1	0	0	0	0	0	0	BLK
1	1	0	0	1	X	1	1	1	0	1	1	1	8
1	1	0	1	1	X	1	0	0	1	0	0	0	1
1	1	1	0	1	X	1	0	0	0	1	1	1	L
1	1	1	1	1	X	1	0	0	0	0	0	0	BLK


*COMMA

X = Don't care, either "1" or "0".

BI/RBO is an internally wired OR output.

NOTE:

1. BI/RBO used as input.
2. BI/RBO should not be forced high when a, b, c, d, RBI terminals are low, or damage may occur to the unit.



SEVEN SEGMENT DECODER/DISPLAY DRIVER

8T06


DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8T06 is a monolithic MSI circuit consisting of the necessary logic to decode a 4-bit BCD code to drive 7-segment indicators directly. Open-collector outputs are used for high current source applications, such as driving common cathode LED displays and discrete active components. The 8T06 seven segment decoder/driver accepts a 4-bit binary code and decodes all possible inputs as decimals 0-9 or selected signs and letters. Auxiliary inputs are provided for

maximum versatility. The ripple blanking inputs (RBI) and the ripple blanking output (RBO) may be used for automatic leading and/or trailing-edge zero suppression. The RBO output also acts as an overriding blanking input (BI) which may be used for intensity modulation or strobing of the display. A lamp test (LT) input is provided to check the integrity of the display by activating all outputs independent of the input code.

LOGIC DIAGRAM



V_{CC} = (16)
GND = (8)
 () = Denotes Pin Numbers

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8T06


ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS					NOTES
	MIN.	TYP.	MAX.	UNITS	LT	RB1	RBO B1	DRIVEN INPUTS	OUTPUTS	
"1" Output Voltage RBO	3.1			V			-160 μ A			7, 9
"0" Output Voltage (A-G) RBO		0.5	V		4.5V	0.4V	0.4V		40mA	8, 9
"0" Output Voltage (A-G) RBO		0.4	V			0.8V	4.8mA	0.8V	6.0V	8, 9
"1" Output Leakage Current (A-G)		100	μ A		0.4V					9, 10
"1" Input Current RBI		40	μ A			4.5V				
LT		160	μ A		4.5V					
All Other Inputs		80	μ A			4.5V	4.5V	4.5V		
"0" Input Current RBI	-1	-1.2	mA			0.4V				11
BI	-1	-2.2	mA				0.4V			11
LT	-1	-10	mA		0.4V					13
All Other Inputs	-1	-1.6	mA		0.4V	0.4V	0.4V	10mA		13
Input Voltage Rating	5.5			V		10mA				
Power/Current Consumption:										
"S" Temperature Range		394/75	mW/mA							
"N" Temperature Range		446/85	mW/mA							


NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current is defined as into the terminal referenced.
4. Positive NAND Logic Definitions:
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Measurements apply to each gate element independently.
7. Output source current is supplied through a resistor to ground.
8. Output sink current is supplied through a resistor to V_{CC}.
9. See truth table: "1" Threshold = 2.0V for a,b,c,d.
"0" Threshold = 0.8V for a,b,c,d.
10. Connect an external 1k ±1% resistor to the output for this test.
11. This test guarantees operation free of input latch-up over the specified operation supply voltage range.
12. Manufacturer reserves the right to make design and process changes and improvements.
13. V_{CC} = 5.25 volts.

TEST FIGURE FOR "0" OUTPUT VOLTAGE



SCHEMATIC DIAGRAM



SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8T06

TRUTH TABLE

INPUTS				BI/RBO	OUTPUTS							DISPLAY CHARACTER	
INPUT CODE		LAMP TEST	RBI		OUTPUT STATE								
d	c	b	a	LT	Note	A	B	C	D	E	F	G	
X	X	X	X	0	X	1	1	1	1	1	1	1	□
X	X	X	X	1	X	0	0	0	0	0	0	0	BLK
0	0	0	0	1	0	(Note 1 & 2)	0	0	0	0	0	0	BLK
0	0	0	0	1	1	(Note 2)	1	1	1	1	1	0	□
0	0	0	1	1	X	1	0	1	1	0	0	0	1
0	0	1	0	1	X	1	1	1	0	1	1	0	2
0	0	1	1	1	X	1	1	1	1	0	0	1	3
0	1	0	0	1	X	1	0	1	1	0	0	1	4
0	1	0	1	1	X	1	1	0	1	1	0	1	5
0	1	1	0	1	X	1	0	0	1	1	1	1	6
0	1	1	1	1	X	1	1	1	0	0	0	0	7
1	0	0	0	1	X	1	1	1	1	1	1	1	8
1	0	0	1	1	X	1	1	1	0	0	1	1	9
1	0	1	0	1	X	1	0	0	0	0	0	1	—
1	0	1	1	1	X	1	0	0	0	0	0	0	BLK
1	1	0	0	1	X	1	1	1	0	1	1	1	R
1	1	0	1	1	X	1	0	0	1	0	0	0	I*
1	1	1	0	1	X	1	0	0	0	1	1	1	L
1	1	1	1	1	X	1	0	0	0	0	0	0	BLK


*COMMA

X = Don't care, either "1" or "0".

BI/RBO is an internally wired OR output.

NOTE:

1. BI/RBO used as input.
2. BI/RBO should not be forced high when a, b, c, d, RBI terminals are low, or damage may occur to the unit.



DIGITAL 8000 SERIES TTL/MSI


DESCRIPTION

The 8T09 is a high speed quad bus driver device for applications requiring up to 25 loads interconnected on a single bus.

The outputs present a high impedance to the bus when disabled, (control input "1") and active drive when enabled

(control input "0"). This eliminates the resistor pull-up requirement while providing performance superior to open collector schemes. Each output can sink 40mA and drive 300pF loading with guaranteed propagation delay less than 22 nanoseconds.

LOGIC DIAGRAM AND TRUTH TABLE




Data	Disable	Output
0	0	1
1	0	0
0	1	Hi-Z
1	1	Hi-Z

V_{CC} = (14)
GND = (7) A,F PACKAGES
() = Denotes Pin Numbers

V_{CC} = (4)
GND = (11) W PACKAGE

SCHEMATIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS			NOTES
	MIN.	TYP.	MAX.	UNITS	DATA	DISABLE	OUTPUTS	
"1" Output Voltage	2.4	3.0		V	0.8V	0.8V	-5.2mA	7
"0" Output Voltage		0.2	0.4	V	2.0V	0.8V	40mA	8
Output Leakage Current	-40		+40	µA		2.0V	0.4V or 2.4V	3
"1" Input Current			40	µA		4.5V		
"0" Input Current			-2.0	mA	0.4V	0.4V		
Input Latch Voltage	5.5	236/45	340/65	V	10mA	10mA		
Power/Current Consumption	-40		-120	mW/mA	0V	0V		11
Output Short Circuit Current				mA				

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8T09


$T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$

CHARACTERISTICS	LIMITS				TEST CONDITIONS			NOTES
	MIN.	TYP.	MAX.	UNITS	DATA	DISABLE	OUTPUTS	
Propagation Delay Data to Output t_{pd+}, t_{pd-}			10 20	ns ns			30pF load 300pF load	9 9
Disable to Output High Z to 0, 0 to High Z			14 22	ns ns			30pF load 300pF load	9 9
High Z to 1, 1 to High Z			14 22	ns ns			30pF load 300pF load	9 9

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings
- should the isolation diodes become forward biased.
Measurements apply to each output and the associated data input independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- Refer to AC Test Figures.
- Manufacturer reserves the right to make design and process changes and improvements.
- $V_{CC} = 5.25$ volts.

AC TEST FIGURES AND WAVEFORMS



AC TEST FIGURES AND WAVEFORMS (Cont'd)

PROPAGATION DELAY ("0" TO HIGH Z)




FIGURE 2.

PROPAGATION DELAY ("1" TO HIGH Z)





FIGURE 3.

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8T09

TYPICAL APPLICATION



The above figure illustrates usage of the 8T09 in data processing logic. For example, FF₁ thru FF_n may represent bit X in each of several functions in a minicomputer (accumulators, MQ register, index registers, indirect address

registers, etc.). Transfer from any source to any load, including transfers from one register to another, can take place along the single path labeled "BUS".

QUAD D-TYPE BUS FLIP-FLOP

8T10

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8T10 is a high speed Quad D flip-flop with a controlled impedance output for use in bus-organized systems. The high current sink capability permits up to 20 standard loads to be interconnected on a single bus. The outputs present a high impedance to the bus when disabled (Control Input "1") and active drive when enabled (Control Inputs "0").

All four D-type flip-flops operate from a common clock with data being transferred on the low-to-high transition of the pulse.

A common clear input resets all flip-flops upon application of a logic "1" level.

Data will be stored if either one or both inputs to the Input Disable NOR gate is a logic "1".


TRUTH TABLE

D_n	IN_{DIS}	OUT_{DIS}	0_{n+1}
0	0	0	0
1	0	0	1
X	1	0	0_n
X	X	1	High Z

0_n refers to the output state before a clock pulse.

$0_n + 1$ refers to the output state after a clock pulse.

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS										NOTES
	MIN.	TYP.	MAX.	UNITS	D_n	$IN_{DIS} 1$	$IN_{DIS} 2$	$OUT_{DIS} 1$	$OUT_{DIS} 2$	CLEAR	CLOCK	OUTPUT			
"1" Output Voltage	2.4	3.0		V	2.0V	0.8V	0.8V	0.8V	0.8V	Pulse	-5.2mA				6
"0" Output Voltage			0.4	V	0.8V	0.8V	0.8V	0.8V	0.8V	Pulse	32mA				7
Output Leakage Current (High Impedance State)	-40		+40	μA	0.8	0.8V	+2.0V	+2.0V	0.8V	Pulse	+0.4V/ +2.4V				
"1" Input Current															
D_n Inputs			40	μA	4.5V	0.4V	0.4V	0.4V	0.4V						
All Other Inputs			50	μA	4.5V	4.5V	4.5V	4.5V	4.5V		4.5V				
"0" Input Current															
D_n Inputs	-100		-3.2	mA	0.4V	0.4V	0.4V	0.4V	0.4V		0.4V				
All Other Inputs	-100		-2.0	mA	10mA	10mA	10mA	10mA	10mA		0.4V				
Input Latch Voltage	+5.5V														

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8T10


$T_A = 25^\circ C$ and $V_{CC} = 5.0V$

CHARACTERISTICS	LIMITS				TEST CONDITIONS								NOTES
	MIN.	TYP.	MAX.	UNITS	D_n	IN DIS 1	IN DIS 2	OUT DIS 1	OUT DIS 2	CLEAR	CLOCK	OUTPUT	
Propagation Delay Clock to Output $C_L = 30\text{pf}$ $C_L = 300\text{pf}$			18 24	25 35	ns								
Disable to Output High Z to Logic 0 State ($C_L = 300\text{pf}$)			20	30	ns								10
Logic 0 State to High Z ($C_L = 300\text{pf}$)			20	30	ns								11
Clear to Output $C_L = 30\text{pf}$ $C_L = 300\text{pf}$			15 21	22 30	ns								
Set Up Time Data	+5	-1			ns								
Input Disable		-6	0		ns								
Hold Time Data		-1	+5		ns								
Reset Pulse Width	15	-1			ns								
Clock Frequency	35	50			MHz								
Clock Pulse Width Positive		8	12		ns								
Negative		8	12		ns								
Power Supply Current	-40		118		mA	0.4V	0.4V	0.4V	0.4V	0.4V	4.5V	0.0V	8
Output Short Circuit Current			-120		mA	4.5V	0.4V	0.4V	0.4V	0.4V			

NOTES:



- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings
- should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- $V_{CC} = 5.25V$.
- Manufacturer reserves the right to make design and process changes and improvements.
- Measured to 1.5V level of output waveform.
- Measured to 10% level of output waveform.
- Refer to AC Test Circuits.

AC TEST CIRCUITS AND WAVEFORMS





AC TEST CIRCUITS AND WAVEFORMS (Cont'd)



PROPAGATION DELAY (CLEAR TO OUTPUT)





PROPAGATION DELAY (DATA HOLD TIME)



PROPAGATION DELAY (CLOCK FREQUENCY)




PROPAGATION DELAY (DISABLE TO OUTPUT)




SIGNETICS DIGITAL 8000 SERIES TTL/MSI-8T10

TYPICAL APPLICATIONS



MULTIPLEXING EIGHT LED DISPLAYS



DESCRIPTION


The 8T13 is a monolithic Dual Line Driver designed to drive 50 ohm or 75 ohm coaxial transmission lines. TTL multiple emitter inputs allow this line driver to interface with standard TTL or DTL systems. The outputs are designed to drive long lengths of coaxial cable, strip line, or twisted pair transmission lines with impedances of 50Ω to 500Ω.

Key Design Benefits:

- High-Power Drive Capability:** Specified at -75mA sink current rating at 2.4 volts (V "1" out) at 25°C.
- Party-Line Operation:** Emitter-follower outputs enable two or more drivers to drive the same line. This permits multiple time-shared terminal connections since these drivers have no effect upon the transmission line unless activated.
- Input gating structure allows employment of the "OR" as well as the "AND" function.**
- High Speed:** $t_{on} = t_{off} = 20\text{ns}$ (max).
- Input Clamp Diodes:** Protects inputs from line ringing.
- Single 5 Volt power supply.**

DIGITAL 8000 SERIES TTL/MSI**g. Short Circuit Protection:**

Incorporates a latch-back short circuit protection feature which protects the device by limiting the current it may source when operating under conditions of zero load resistance.

LOGIC DIAGRAM**ELECTRICAL CHARACTERISTICS** (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS				NOTES
					AND GATE #1		INPUTS OF #2 AND GATE	OUTPUTS	
	MIN.	TYP.	MAX.	UNITS	INPUT UNDER TEST	OTHER INPUTS			
"1" Output Voltage	2.4			V	2.0V	2.0V	0.8V	-75mA	6
"1" Output Leakage Current			80	µA	0V	0V	0V	3.0V	7
"0" Output Leakage Current			-800	µA	0.8V	4.5V	0V	0.4V	
"0" Input Current	-0.1		-1.6	mA	0.4V	4.5V			
"1" Input Current			40	µA	4.5V	0V			

$T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$


CHARACTERISTICS	LIMITS				TEST CONDITIONS				NOTES
					AND GATE NO. 1		INPUTS OF NO. 2 AND GATE	OUTPUTS	
	MIN.	TYP.	MAX.	UNITS	INPUT UNDER TEST	OTHER INPUTS			
Turn-On Delay		32	20	ns					8.13
Turn-Off Delay		22	20	ns					9.13
Power/Current Consumption:									
Output at "0"		315/60	mW/mA		0.8V	0.8V	0.8V		8.13
Output at "1"		150/28	mW/mA		2.0V	2.0V	2.0V		9.13
Input Latch Voltage	5.5		V		10mA	0V	0V		11
"1" Output Current	-100		mA		4.5V	4.5V	0V	2.0V	12.15
Output Short Circuit		-30	mA		4.5V	4.5V	0V	0V	12.15
Input Clamp Voltage		-1.5	V		-12mA				14

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8T13


NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current is defined as into the terminal referenced.
4. Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Output source current is supplied through a resistor to ground.
7. With forced output voltage of 3 volts no more than 500 μ A will enter the driver when output is in "0" state. $V_{CC} = 0V$.
8. $R_L = 37\Omega$ to ground.
9. Load is 37Ω in parallel with 1000pF.
10. Manufacturer reserves the right to make design and process changes and improvements.
11. This test guarantees operation free of input latch-up over the specified operating supply voltage range.
12. I_{CC} is dependent upon loading. I_{CC} limit specified is for no-load test condition.
13. Reference AC Test Figure and Pulse Requirements.
14. Reference "Typical Output Current vs Output Voltage Curve."
15. $V_{CC} = 5.25$ volts. Power Consumption specified for both drivers in package.


SCHEMATIC DIAGRAM




AC TEST FIGURE AND WAVEFORMS



INPUT PULSE:
Amplitude = 3.0V
PW = 40ns (50% Duty Cycle)
 $t_r = t_f \leq 5$ ns (10% and 90% measurement points)



TYPICAL OUTPUT CURRENT VERSUS OUTPUT VOLTAGE CURVE



TYPICAL APPLICATIONS

A typical application for the 8T13 is shown in Figure 1. If only one line driver is to be used for each transmission

line, the line may be terminated with 50 ohms on the receiving end only. See Figure 2.




FIGURE 1




FIGURE 2

TRIPLE LINE RECEIVER

8T14

DIGITAL 8000 SERIES TTL/MSI


DESCRIPTION

The 8T14 is a Triple Line Receiver designed for applications requiring digital information to be transmitted over long lengths of coaxial cable, strip line, or twisted pair transmission lines. The Receiver's high impedance input structure ($\approx 30\text{k}\Omega$) presents a minimal load to the driver circuit and allows the transmission line to be terminated in its characteristic impedance to minimize line reflections.

The built-in hysteresis characteristic of the 8T14 also makes it ideal for such applications as Schmitt triggers, one-shots and oscillators.

*Hysteresis is defined as the difference between the input thresholds for the "1" and "0" output states. Hysteresis is specified at 0.5 volts typically and 0.3 volts minimum over the operating temperature range.

LOGIC DIAGRAMS



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS					NOTES
	MIN.	TYP.	MAX.	UNITS	R	S	A	B	OUTPUTS	
"1" Output Voltage	2.6	3.5		V	2.0V	4.5V	0V	0V	-800 μ A	7, 13
"1" Output Voltage	2.6	3.5		V	0V	0.8V	0V	0V	-800 μ A	7, 13
"0" Output Voltage			0.4	V	0.8V	2.0V	0V	0V	16mA	8, 12
"0" Output Voltage			0.4	V	0V	0V	2.0V	2.0V	16mA	8, 12
"0" Input Current:										
S_n	-0.1		-1.6	mA	0V	0.4V				
A_n	-0.1		-1.6	mA	0V		0.4V			
B_n	-0.1		-1.6	mA				0.4V		
"1" Input Current										
R_n			0.17	mA	3.8V					
S_n			40	μ A	3.8V	4.5V				
A_n			40	μ A		4.5V	0V			
B_n			40	μ A		0V	4.5V			
Hysteresis	0.30	0.50		V	4.5V	0V	0V			10, 11

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8T14


$T_A = 25^\circ C$ and $V_{CC} = 5.0V$

CHARACTERISTICS	LIMITS				TEST CONDITIONS					NOTES
	MIN.	TYP.	MAX.	UNITS	R	S	A	B	OUTPUTS	
Turn-On Propagation Delay		20	30	ns						
Turn-Off Propagation Delay		20	30	ns						
Power/Current Consumption	315/60	380/72	mW/mA							
Input Voltage Rating										
S	5.5			V	3.8V	10mA	0V	0V		
A	5.5			V	0V	0V	10mA	0V		
B	5.5			V	0V	0V	0V	10mA	0V	
Output Short Circuit Current	-50		-100	mA	3.8V	0V	0V	0V	0V	
Input Clamp Voltage:										
S			-1.5	V		-12mA				
A			-1.5	V			-12mA			
B			-1.5	V				-12mA		


NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive current flow is defined as into the terminal referenced.
- Positive Logic Definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Manufacturer reserves the right to make design and process changes and improvements.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- This test guarantees operation free of input latch-up over the specified operating supply voltage range.
- Hysteresis is defined as voltage difference between R input level at which output begins to go from "0" to "1" state and level at which output begins to go from "1" to "0".
- $V_{CC} = 5.0V$.
- Previous condition is a "1" output state.
- Previous condition is a "0" output state.
- $V_{CC} = 5.25$ volts.

SCHEMATIC DIAGRAM



AC TEST CIRCUIT AND WAVEFORMS



HYSTERESIS TEST CIRCUIT




FIGURE 1

FIGURE 2

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8T14

TYPICAL APPLICATIONS







FIGURE 1



If more than one driver/receiver is to be used for each transmission line, the line should be terminated at both ends as shown in Fig. 2.

FIGURE 2

SCHMITT TRIGGER APPLICATION



DUAL COMMUNICATIONS EIA/MIL LINE DRIVER

8T15

PRODUCT AVAILABLE IN 0°C TO +75°C TEMPERATURE RANGE ONLY

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8T15 Dual Communications Line Driver provides line driving capability for data transmission between Data Communication and Terminal Equipment. The device meets or exceeds the requirements of EIA Standard RS-232B and C, MIL STD-188B and CCITT V 24.


This dual 4-input NAND driver will accept standard TTL logic level inputs and will drive interface lines with nominal data levels of +6V and -6V. Output slew rate may be adjusted by attaching an external capacitor from the output terminal to ground. The outputs are protected against damage caused by accidental shorting to as high as $\pm 25V$.

ABSOLUTE MAXIMUM RATINGS*

Input Voltage	+5.5V
Output Voltage	$\pm 25V$
V _{CC}	+15V
V _{EE}	-15V
Storage Temperature	-65°C to +150°C
Operating Temperature	0°C to +75°C

*Limiting values above which serviceability may be impaired.

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS			NOTES	
	MIN.	TYP.	MAX.	UNITS	INPUTS		OUTPUTS		
					DRIVEN	OTHER			
"1" Output Voltage	+5.0	+6.0	+7.0	V	0.8V		-4.0mA		
"0" Output Voltage	-5.0	-6.0	-7.0	V	2.0V		4.0mA		
"0" Input Current	-0.1	-0.8	-1.6	mA	0.4V				
"1" Input Current			40	μA	4.5V	0.0V			

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8T15


$T_A = 25^\circ\text{C}$, $V_{CC} = +12.0\text{V}$, $V_{EE} = -12.0\text{V}$

CHARACTERISTICS	LIMITS				TEST CONDITIONS			NOTES	
	MIN.	TYP.	MAX.	UNITS	INPUTS		OUTPUTS		
					DRIVEN	OTHER			
Output Rise Time			4	μs			Load A	8	
Output Fall Time			4	μs			Load B	8	
Output Rise Time	200			ns			Load C	8	
Output Fall Time	200			ns			Load D	8	
Power Consumption (per driver)			275	mW				10	
Current from Positive Supply			16	mA				10	
Current from Negative Supply			28	mA				10	
Input Latch Voltage Rating	5.5			V				7	
Output Short Circuit Current			-25	mA	10mA	0.0V	-25V	9, 10	
			+25	mA	0.0V	0.0V	+25V	9, 10	
Output Impedance (Power on)	300	95		ohms	0.0V		-3.5±1mA		
(Power on)		95		ohms	0.0V		+3.5±1mA		
(Power off)		2.5M		ohms	-12.0mA		±2V		
Input Clamp Voltage				V				...	


NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current is defined as into the terminal referenced.
4. Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Manufacturer reserves the right to make design and process changes and improvements.
7. This test guarantees operation free of input latch-up over the specified operating supply voltage range.
8. Rise and fall times are measured between the +3V and -3V points on the output waveform.
9. Test each driver separately.
10. $V_{CC} = +12.6\text{V}$, $V_{EE} = -12.6\text{V}$


SCHEMATIC DIAGRAM




AC TEST FIGURES & WAVEFORMS



TYPICAL OUTPUT CHARACTERISTIC CURVE



TYPICAL APPLICATIONS



DUAL COMMUNICATIONS EIA/MIL LINE RECEIVER

8T16

PRODUCT AVAILABLE IN 0° TO +75° C TEMP. RANGE ONLY.

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8T16 Dual Communications Line Receiver provides receiving capability for data lines between Data Communication and Terminal Equipment. The device meets or exceeds the requirements of EIA Standard RS-232B and C, MIL-STD-188B and CCITT V24.

The receivers accept single (EIA) or double ended (MIL) inputs and are provided with an output strobing control. Both EIA and MIL input standards are accommodated.


When using the EIA input terminal (with the Hysteresis terminal open), input voltage threshold levels are typically +2V and -2V with a guaranteed minimum Hysteresis of 2.4V. By grounding the "Hysteresis" terminal, the EIA input voltage threshold levels may be shifted to typically +1.0V and +2.1V with a minimum guaranteed Hysteresis of 0.75V. (Note that when using the EIA inputs, the MIL inputs—both positive and negative—must be grounded).

The MIL input voltage threshold levels are typically +0.6V and -0.6V with a minimum guaranteed Hysteresis of 0.7V. A MIL negative terminal is provided on each receiver per specification MIL-STD-188B to provide for common mode noise rejection.

Each receiver includes a strobe input so that:

- A "1" on the strobe input allows data transfer.
- A "0" on the strobe input holds the output high.

LOGIC DIAGRAM



V_{CC} = (14)
 GND = (7)
 () = Denotes Pin Numbers

ABSOLUTE MAXIMUM RATINGS*

Input Voltage (EIA and MIL)	$\pm 25V$
V_{CC}	+7.0V
Storage Temperature	-65°C to +175°C
Operating Temperature	0°C to +75°C

* Limiting values above which serviceability may be impaired.

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS					OUTPUTS	NOTES		
	MIN.	TYP.	MAX.	UNITS	INPUTS								
					EIA	MIL(+)	MIL(-)	HYS	STROBE				
"1" Output Voltage (EIA) ("Hysteresis" Open)	2.6	3.5		V	-3.0V	0V	0V		2.0V	-800μA	8, 12		
"1" Output Voltage (EIA) ("Hysteresis" grounded)	2.6	3.5		V	+0.3V	0V	0V	0V	2.0V	-800μA	8, 10		
"1" Output Voltage (MIL)	2.6	3.5		V	-0.1mA	0V			2.0V	-800μA	8, 11		
"1" Output Voltage (Strobe)	2.6	3.5		V	-0.9V	0V			2.0V	-800μA	8, 11		
"0" Output Voltage (EIA) ("Hysteresis" Open)			0.4	V	+3.0V	0V	0V		0.8V	-800μA	8		
"0" Output Voltage (EIA) ("Hysteresis" grounded)			0.4	V	+3.0V	0V	0V	0V	2.0V	9.6mA	9, 12		
"0" Output Voltage (MIL)			0.4	V	+0.1mA	0V			2.0V	9.6mA	9, 12		
			0.4	V	+0.9V	0V			2.0V	9.6mA	9, 13		
			0.4	V						9.6mA	9, 13		

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8T16

$T_A = 25^\circ C$ and $V_{CC} = 5.0V$ (Cont'd)


CHARACTERISTICS	LIMITS				TEST CONDITIONS					OUTPUTS	NOTES		
	MIN.	TYP.	MAX.	UNITS	INPUTS								
					EIA	MIL(+)	MIL(-)	HYS	STROBE				
"1" Output Voltage (EIA) ("Hysteresis" open)	2.8	3.5		V	+1.2V	0V	0V		2.0V	-800μA	8, 12		
"1" Output Voltage (MIL)	2.8	3.5		V	-	+0.35V	0V		2.0V	-800μA	8, 13		
"0" Output Voltage (EIA) ("Hysteresis" open)		0.2	0.4	V	-1.2V	0V	0V		2.0V	9.6mA	9, 10		
"0" Output Voltage (MIL)		0.2	0.4	V	-	-0.35V	0V		2.0V	9.6mA	9, 11		
Input Resistance (EIA)	3	5	7	kΩ	±25V	0.0V	0.0V						
Input Resistance (MIL)	7.5	11.4		kΩ	0.0V	±25V	0.0V						
Power Consumption (per receiver)		44	75	mW	3.0V	0V	0V				17		
Output Short Circuit Current	-10		-70	mA	-3.0V	0.0V	0.0V		5.00V	0.0V	16, 17		
Propagation Delay		100	150	ns					5.00V		14		
Signal Switching Acceptance	20			kHz					5.00V				

NOTES:


- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Manufacturer reserves the right to make design and process changes and improvements.

- This test guarantees operation free of latch-up over the specified input voltage range.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- Previous EIA input: +3V (See hysteresis curve).
- Previous MIL input: +0.9V (See hysteresis curve).
- Previous EIA input: -3V (See hysteresis curve).
- Previous MIL input: -0.9V (See hysteresis curve).
- Reference AC Test Figure.
- This test guarantees transfer of signals of up to 20kHz. Connect 1000pF between the output terminal and ground.
- Each receiver to be tested separately.
- $V_{CC} = 5.25V$.


SCHEMATIC DIAGRAM



HYSTERESIS CURVES



AC TEST FIGURE AND WAVEFORMS




SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8T16

TYPICAL APPLICATIONS


HIGH DIFFERENTIAL NOISE IMMUNITY
(EIA + INPUT)




HIGH COMMON MODE NOISE IMMUNITY
(MIL + INPUT)




EIA FAIL-SAFE OPERATION




AC COUPLED OPERATIONS



SCHMITT TRIGGER



SINE TO SQUARE WAVE CONVERTER



BIDIRECTIONAL ONE SHOT

8T20

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The Bidirectional One Shot is intended for applications where high speed low level signal processing is required.

The 8T20 is a Monolithic Building Block, consisting of a high speed analog comparator, digital control circuitry, and a precision monostable multivibrator. The differential input threshold voltage is between $\pm 4\text{mV}$ with respect to the input reference level which may range from -3.2V to $+4.2\text{V}$. For input frequencies up to 8MHz , the device may be conditioned to act as a frequency doubler since it can trigger on both positive and negative input transitions.

Timing pins permit using this device in a variety of applications where external control over pulse width is desirable. Pulse width (t_w) is defined by the relationship $t_w = C_X R_X \log_2$. Pulse width stability is internally compensated and virtually independent of temperature and V_{CC} variations, thus only limited by the accuracy of external timing components.


An internal resistive divider is available on the chip to provide a voltage of 1.4V (typ.). This output can be connected directly to either of the comparator inputs as a reference voltage when interfacing with TTL outputs.

ABSOLUTE MAX RATINGS

Input Voltage

V_{CC} : +7
 V_{EE} : -7


LOGIC DIAGRAM



APPLICATIONS

DISC, TAPE AND DRUM READERS
DIGITAL COMMUNICATIONS RECEIVERS
SIGNAL CONDITIONERS
TRANSITION DETECTORS

INPUT/OUTPUT WAVEFORMS



FEATURES

- DIFFERENTIAL INPUT THRESHOLD = $\pm 4\text{mV}$
- PULSE POSITION ERROR = TYPICALLY $<3\text{ns}$
- MAX. INPUT FREQUENCY = 8 MHz
- TRIGGERS ON POSITIVE AND/OR NEGATIVE TRANSITIONS

SIGNETICS BIDIRECTIONAL ONE SHOT 8T20

ELECTRICAL CHARACTERISTICS (Over Recommended Temperature Range and Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.	UNITS		
"1" Output Voltage (All Outputs)	2.6			V	$I_{out} = -800\mu A$	7
"0" Output Voltage (All Outputs)			0.4	V	$I_{out} = +16mA$	8
DIFFERENTIAL INPUTS						
Input Threshold Voltage (V_T)			± 4	mV		10
Input Bias Current			125	μA	Figure 5	
Input Offset Current		2		μA		
Common Mode Input Volt, Range	-3.2		+4.2	V		12
DIGITAL INPUTS						
"1" Input Current			40	μA	$V_{in} = 4.5V$	
"0" Input Current						
PEC, NEC			-2.4	mA	$V_{in} = 0.4V$	
Clear			-1.6	mA	$V_{in} = 0.4V$	
Input Latch Voltage	5.5			V	$I_{in} = 10mA$	9
Reference Voltage (V_{REF})	0.8	1.4	2.0	V	Pin 7 tied to Pin 6	
Output Pulse Width, Fig. 1	10		40	ns	$R_x = 10K, C_x = \text{Open}$	11
Output Pulse Width, Fig. 3	600		800	ns	$R_x = 10K, C_x = 100\text{pf}$	11
Power Supply Current						
I_{CC}			55	mA	$V_{cc} = +5.25V$	
I_{EE}			-20	mA	$V_{cc} = -5.25V$	
Short Circuit Current (I_{SO})	-20		-70	mA		



$T_A = 25^\circ C, V_{CC} = +5.00V, V_{EE} = -5.00V$

CHARACTERISTICS	MIN.	LIMITS			TEST CONDITIONS	NOTES
		TYP.	MAX.	UNITS		
Output Frequency	16			MHz	Fig. 1, $f_{in} = 8 \text{ MHz}$	11
Propagation Delay (t_{on}, t_{off})						
Input to Q, \bar{Q}		30	50	ns	Fig. 2	11
Input to A, \bar{A}		30	50	ns	Fig. 4	11
Clear to Q, \bar{Q}		20	30	ns		

NOTE:



- All Voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Manufacturer reserves the right to make design and process changes and improvements.
- Output source current is applied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{cc} .
- This test guarantees operation free of input latch up over the specified operating supply voltage range.
- The differential input threshold voltage (V_T) is defined as the maximum DC voltage deviation from the reference level necessary to trigger the one-shot.
- Refer to AC test circuits.
- Common mode voltages that are confined within the dynamic range as specified will not cause false triggering of the one-shot.

AC TEST CIRCUITS



SIGNETICS BIDIRECTIONAL ONE SHOT 8T20

AC TEST CIRCUITS (Cont'd)



INPUT BIAS CURRENT TEST CIRCUIT




FIGURE 5

RETRIGGERABLE ONE-SHOT

8T22

PRODUCT AVAILABLE IN 0°C TO +75°C TEMP. RANGE ONLY.


DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The Signetics N8T22A is a direct pin-for-pin replacement for the 9601 retriggerable one-shot. Triggering can be performed on either the leading or falling edge of the input signal through selection of the proper input terminal.

The inputs are level-sensitive making triggering independent of signal transition times. Output pulse width is determined by external timing components (R_X and C_X) with each trigger pulse initiating a complete new timing cycle.

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS
	MIN.	TYP.	MAX.	UNITS	
"1" Output Voltage	2.4	3.4		V	$I_{out} = -960\mu A$
"0" Output Voltage		0.2	0.45	V	$I_{out} = 12.8mA$
Input HIGH Voltage	1.9			V	
Input LOW Voltage			0.9	V	
"0" Input Current			1.6	mA	$V_{in} = 0.45V$
"1" Input Current			60	μA	$V_{in} = 4.5V$
Timing Resistor	5.0		50	k Ω	
C_{Stray} - Maximum allowable wiring capacitance			50	pF	P13 to Ground

$T_A = 25^\circ C$ and $V_{CC} = 5.0V$

CHARACTERISTICS	LIMITS				TEST CONDITIONS
	MIN.	TYP.	MAX.	UNITS	
Propagation Delay					
Negative Trigger Input to True Output (t_{pd}^+)	25	40	ns		$R_X = 5.0k\Omega, C_X = 0$
Negative Trigger Input to False Output (t_{pd}^-)	25	40	ns		$C_L = 15pF$
Min. True Output Pulse Width	45	65	ns		$R_X = 5.0k\Omega, C_X = 0$
Pulse Width Variation	3.08	3.42	3.76	μs	$C_L = 15pF$
Short Circuit Current	-10		-40	mA	$R_X = 10k\Omega, C_X = 1000pF$
Power Supply Current			25	mA	$V_{out} = 0V$
					$V_{CC} = 5.25V$




SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8T22

NOTES:

1. Positive current is defined as into the pin referenced.
2. Unless otherwise noted, $10k\Omega$ resistor placed between Pin 13 and V_{CC} (R_x).
3. Manufacturer reserves the right to make design and process changes and improvements.

AC TEST FIGURE AND WAVEFORMS

TRIGGER INPUT/OUTPUT AND PULSE WIDTH



WAVEFORM A.

WAVEFORM B.

NOTES:

1. Pulse Generator has the following characteristics:
 $t_r = t_f = 10\text{ns}$ (10% to 90%), AMP. = 3V.
2. C_L includes probe and jig capacitance.
3. For $tpd+$, $tpd-$ and tpw (min.)
 $R_X = 5k\Omega \pm 1\%$, $C_X = \text{OPEN}$, $PRR = 1\text{MHz}$.
4. For Δtpw : $R_X = 10k\Omega \pm 1\%$, $C_X = 1000\text{pF} \pm 1\%$,
 $PRR = 200\text{kHz}$.

DUAL LINE DRIVER

8T23

0°C to +75°C

DIGITAL 8000 SERIES TTL MSI

DESCRIPTION

The 8T23 is a Dual Line Driver designed to meet all of the requirements of the IBM System/360 I/O Interface Specification for interface drivers.

The low impedance emitter follower output will drive terminated lines such as coaxial cable or twisted pair. The output is protected against accidental shorting by an internal clamping network which turns on once the output voltage drops below approximately 1.5 volts. The uncommitted emitter output structure allows Dot-OR logic to be performed as in "Party-Line" operations.


Multiple emitter inputs allow the 8T23 to interface with standard TTL or DTL systems and the circuit operates from a single +5 volt power supply.

Additional logic incorporated in the 8T23 Dual Line Driver can be used during the power-up and power-down sequence to ensure that no spurious noise is generated on the line.


FEATURES

- $I_{OUT} = 59.3\text{mA}$ AT 3.11 VOLTS
- UNCOMMITTED Emitter OUTPUT STRUCTURE FOR PARTY-LINE OPERATION
- SHORT-CIRCUIT PROTECTION
- SINGLE 5 VOLT POWER SUPPLY
- AND-OR LOGIC CONFIGURATION

LOGIC DIAGRAM WITH PIN LAYOUT



CIRCUIT SCHEMATIC



DIGITAL 8000 SERIES TTL/MSI – 8T23

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 5\%$, $T_A = 0^\circ C$ TO $+75^\circ C$)

CHARACTERISTICS	LIMITS				TEST CONDITIONS				NOTES
	MIN	TYP	MAX	UNITS	AND GATE #1 INPUT UNDER TEST	OTHER INPUT	INPUTS OF #2 AND GATE	OUTPUT	
"0" Output Voltage			+0.15	V	0.8V	4.5V	OV	-240 μ A	7
"1" Output Leakage Current			40	μ A	OV	OV	OV	3.0V	1, 15
"0" Input Current	-0.1		-1.6	mA	0.4V	4.5V			
"1" Input Current			40	μ A	4.5V	OV			


ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V$, $T_A = 25^\circ C$)

CHARACTERISTICS	LIMITS				TEST CONDITIONS				NOTES
	MIN	TYP	MAX	UNITS	AND GATE #1 INPUT UNDER TEST	OTHER INPUT	INPUTS OF #2 AND GATE	OUTPUT	
"1" Output Voltage	3.11			V	2.0V	2.0V	0.8V	59.3mA	
Turn-on Delay		12 15	20 25	nS nS					8, 13 9, 13
Turn-off Delay		12 20	20 35	nS nS					8, 13 9, 13
Power/Current Consumption									
Output at "0"			315/ 60	mW/ mA	0.8V	0.8V	0.8V		12, 16
Output at "1"			150/ 28	mW/ mA	2.0V	2.0V	2.0V		12, 16
Input Latch Voltage	5.5			V	10mA	OV	OV		11
"1" Output Current	-100		-250	mA	4.5V	4.5V	OV	2.0V	14
Input Clamp Voltage			-1.5	V	-12mA				14


NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- With forced output current of 240 μ A the output voltage must not exceed 0.15V.
- $R_L = 50\Omega$ to ground.
- Load is 50 Ω in parallel with 100pF.
- Manufacturer reserves the right to make design and process changes and improvements.
- This test guarantees operation free of input latch-up over the specified operating supply voltage range.
- I_{CC} is dependent upon loading. I_{CC} limit specified is for no-load test condition for both drivers.
- Reference AC Test Circuit and Pulse Requirements.
- Reference "Typical Output Current vs. Output Voltage Curve".
- $V_{CC} = 0.00V$.
- $V_{CC} = 5.25V$.

AC TEST FIGURE AND WAVEFORMS




TYPICAL OUTPUT CHARACTERISTICS



DIGITAL 8000 SERIES TTL/MSI – 8T23

TYPICAL APPLICATIONS



TRIPLE LINE RECIEVER

8T24

0°C TO +75°C

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8T24 is a Triple Line Receiver designed specifically to meet the IBM System/360 I/O Interface Specification (File No. S360-19). Each receiver incorporates hysteresis to provide high noise immunity and high input impedance to minimize loading on the driver circuit.

An input voltage of 1.7 volts or more is interpreted as a logical one; an input of 0.70 volts or less is interpreted as a logical zero as is an open circuited input.

The receiver input (R) of the 8T24 will not be damaged by a DC input of +7.0 volts with power on or by a DC input of +6.0 volts with power off in the receiver. The 8T24 will also withstand an input of -0.15V with power on or off.


The 8T24 is fully compatible with TTL and DTL systems and operates from a single 5 volt power supply.

FEATURES

- BUILT-IN INPUT THRESHOLD HYSTERESIS*
- HIGH SPEED: $T_{ON} = T_{OFF} = 20\text{ns}$ (TYPICAL)
- EACH CHANNEL CAN BE STROBED INDEPENDENTLY
- FANOUT OF TEN (10) WITH STANDARD TTL INTEGRATED CIRCUITS
- INPUT GATING IS INCLUDED WITH EACH LINE RECEIVER FOR INCREASED APPLICATION FLEXIBILITY
- OPERATION FROM A SINGLE +5V POWER SUPPLY

* Hysteresis is defined as the difference between the input thresholds for the "1" and "0" output states. Hysteresis is specified at 0.4V typically and 0.2V minimum over the operating temperature range.

LOGIC DIAGRAM WITH PIN LAYOUT



DIGITAL 8000 SERIES TTL/MSI – 8T24

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 5\%$, $T_A = 0^\circ C$ TO $+75^\circ C$)

CHARACTERISTICS	LIMITS				TEST CONDITIONS					NOTES
	MIN.	TYP.	MAX.	UNITS	R	S	A	B	OUTPUTS	
"1" Output Voltage	2.6 2.6	3.4 3.4		V V	1.70V 0V	4.5V 0.7V	OV OV	OV OV	-800μA -800μA	7 7
"0" Output Voltage		0.2 0.2	0.4 0.4	V V	0.70V 0V	1.7V 0V	OV 1.7V	OV 1.7V	16mA 16mA	8 8
"0" Input Current										
S_n	-0.1			-1.6	mA	0V	0.4V			
A_n	-0.1			-1.6	mA	0V	0.4V			
B_n	-0.1			-1.6	mA			0.4V		
"1" Input Current										
R_n				0.17	mA	3.11V				
R_n				5.0	mA	7.0V				
R_n				5.0	mA	6.0V				
S_n				40	μA	3.11V	4.5V			
A_n				40	μA		4.5V	OV		
B_n				40	μA	0V	4.5V			


ELECTRICAL CHARACTERISTICS (AT $V_{CC} = 5.0V$ AND $T_A = 25^\circ C$)

CHARACTERISTICS	LIMITS				TEST CONDITIONS					NOTES
	MIN.	TYP.	MAX.	UNITS	R	S	A	B	OUTPUTS	
Turn-on Propagation Delay		20	30	nS						13
Turn-off Propagation Delay		20	30	nS						13
Hysteresis	0.2	0.4		V		4.5V	0V	0V		11, 12
Power/Current Consumption		315 60	380 72	mW mA						14
Input Latch Voltage:										
S	5.5			V	3.11V	10mA	0V	0V		10
A	5.5			V	0V	0V	10mA	0V		10
B	5.5			V	0V	0V	0V	10mA		10
Output Short Circuit Current	-50		-100	mA	3.11V	0V	0V	0V		
Input Clamp Voltage										
S			-1.5	V		-12mA				
A			-1.5	V		-12mA				
B			-1.5	V		-12mA				


NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Manufacturer reserves the right to make design and process changes and improvements.
- Output source current is applied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- $V_{CC} = 0.00V$
- This test guarantees operation free of input latch up over the specified operating supply voltage range.
- Hysteresis is defined as the voltage difference between the R input level at which the output begins to go from "0" to "1" state and the level at which the output begins to go from "1" to "0".
- See Hysteresis test circuit.
- Refer to AC test circuits.
- $V_{CC} = 5.25V$


CIRCUIT SCHEMATIC



AC TEST CIRCUIT AND WAVEFORMS




3 Receivers in the package.
Test each Receiver using switch positions as shown in Table I.




Receiver no.	Position	
	Switch 1	Switch 2
Receiver 1	1	1
Receiver 2	2	2
Receiver 3	3	3

DIGITAL 8000 SERIES TTL/MSI – 8T24

HYSTeresis TEST CIRCUIT



TYPICAL APPLICATION



QUAD BUS DRIVER/RECEIVER

8T26

0°C TO +75°C

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8T26 bus driver/receiver contains four pair of inverting logic gates along with two buffered common enable lines.

Both the driver and receiver gates have tri-state outputs and PNP inputs. Tri-state outputs provide the high switching speeds of totem pole TTL circuits while offering the bus capability of open collector gates. PNP inputs reduce input loading to 200 μ A maximum.

A logic "1" on the bus enable (B/E) input allows input data to be transferred to the output of the driver, while a logic "0" will force the output to a high impedance state and will also disable the PNP resulting in negligible input load current. The driver gate will sink 50mA of current with a maximum V_{CE} of 0.45V.

The receiver gate is enabled by a logic “0” on the input enable (I/E) pin and provides 16mA current sink capability;


FEATURES

- SCHOTTKY-CLAMPED TTL
 - PROPAGATION DELAY = 17nS (MAX.)
 - TRI-STATE OUTPUTS
 - PNP INPUTS
 - 40mA CURRENT SINK CAPABILITY
 - SBD* INPUT CLAMPS

*SCHOTTKY-BARRIER-DIODE

APPLICATIONS

- HALF-DUPLEX DATA TRANSMISSION
 - ROUTING DATA IN BUS-ORIENTED SYSTEMS
 - HIGH CURRENT DRIVERS



V_{CC} = (16)
GND = (8)
 () = Denotes Pin Numbers

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8T26

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0V ±5%, T_A = 0°C to 75°C)


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITION
I(0) _{in}	Input "0" current (All Inputs)			-200	μA	V _{in} = 0.4
I(1) _{in}	Input "1" current Pins 1, 4, 7, 9, 12, 15			25	μA	V _{in} = 5.25
V(0) _{in}	Input (0) Threshold voltage	0.85		2	Volts	
V(1) _{in}	Input (1) Threshold voltage				Volts	
V(1) _{out}	Output (1) voltage Pins 3, 6, 10, 13	2.6	3.3		Volts	I _{out} = -10.0mA
V(1) _{out}	Output (1) voltage Pins 2, 5, 11, 14	2.6	3.3		Volts	I _{out} = -2.0mA
V(0) _{out}	Output (0) voltage Pins 3, 6, 10, 13		0.2	0.45	Volts	I _{out} = 50mA
V(0) _{out}	Output (0) voltage Pins 2, 5, 11, 14		0.2	0.45	Volts	I _{out} = 16mA
I(1) _{off}	Output (1) off/Leakage current			100	μA	V _{out} = 2.6V
I(0) _{off}	Output (0) off/Leakage current			-100	μA	V _{out} = 0.45V
V _{cin}	Input/Clamp/Voltage			-1.0	Volts	I _{in} = -5mA
I _{so}	Output (1) short circuit current -- Pins 3, 6, 10, 13	-50		-150	mA	V _o = 0 Volts*
I _{so}	Output (1) short circuit current -- Pins 2, 5, 11, 14	-30		-75	mA	V _o = 0 Volts*
I _{CC}	Power supply current			80	mA	V _{CC} = 5V

T_A = 25°C, V_{CC} = 5.00V

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITION
T _{on}	Turn on delay Pins 2, 5, 11, 14			10	nsec	30 pF, 300 ohm
T _{off}	Turn off delay Pins 2, 5, 11, 14			15	nsec	30 pF, 300 ohm
T _{on}	Turn on delay Pins 3, 6, 10, 13			17	nsec	150 pF, 100 ohm
T _{off}	Turn off delay Pins 3, 6, 10, 13			17	nsec	150 pF, 100 ohm

*Do not ground more than one output at a time.

TYPICAL APPLICATION



DESCRIPTION

Series 82S Schottky TTL circuits are implemented with Schottky-barrier-diode clamping to achieve ultra-high speeds previously obtainable only with emitter-coupled logic, yet they retain the desirable features of, and are completely compatible with, most of the popular saturated logic circuits. Schottky TTL circuits currently offer the best speed-power product of any high-speed logic family.

Schottky-barrier-diode clamping prevents transistors from achieving classic saturation and thereby effectively eliminates excess charge storage and subsequent recovery times. These recovery times contribute significantly to overall propagation delays experienced with saturated digital-logic circuits.

The Schottky-clamped transistors are formed by using Schottky-barrier-diodes in parallel with the base-collector junctions. This is realized physically by depositing metal over the base and N region of the collector forming a metal-silicon diode. The effect of this diode, which has a lower forward voltage than the collector-base function is to hold the transistor out of saturation by diverting most of the excess base current. The reduction in stored-charge plus the use of smaller geometries results in a major improvement of switching characteristics.

By eliminating gold-doping normally employed in conventional TTL processing to reduce storage time, PNP transistors can be used to advantage by the circuit designers.

In 82S MSI, PNP transistors are used to reduce input loading as illustrated in Fig. 1. Maximum low level input current is specified at 400 μ A which allows the systems designer to upgrade existing designs without encountering fanout limitations.

FEATURES

- 3ns TYPICAL GATE PROPAGATION DELAY
- 20mW PER-GATE TYPICAL POWER DISSIPATION
- LOW LEVEL INPUT CURRENT (PER UNIT LOAD) = .4mA (MAX.)

EASE OF SYSTEM DESIGN

- FULLY COMPATIBLE WITH SERIES 8000, 54/74 TTL, AND MOST DTL
- SCHOTTKY-DIODE-CLAMPED INPUTS SIMPLIFY SYSTEM DESIGN
- TERMINATED, CONTROLLED-IMPEDANCE LINES NOT NORMALLY REQUIRED
- LOW OUTPUT IMPEDANCE: PROVIDES LOW AC NOISE SUSCEPTABILITY AND DRIVES HIGHLY CAPACITIVE LOADS




Figure 1

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted)

SUPPLY VOLTAGE V _{CC}	+7V
INPUT VOLTAGE	+6V
OUTPUT VOLTAGE	+7V
OPERATING FREE-AIR TEMPERATURE RANGE	0°C to 75°C

/

8-INPUT DIGITAL MULTIPLEXER

82S30

DIGITAL 8000 SERIES SCHOTTKY TTL/MSI

DESCRIPTION

The 8-Input Digital Multiplexer is the logical equivalent of a single-pole, 8 position switch whose position is specified by a 3-bit input address.

The 82S30 incorporates an INHIBIT input which, when low, allows the one-of-eight inputs selected by the address to appear on the f output and, in complement, on the \bar{f} output. With the INHIBIT input high, the f output is unconditionally low and the \bar{f} output is unconditionally high.

TRUTH TABLE


ADDRESS			DATA INPUT								OUTPUT			
A ₂	A ₁	A ₀	I ₇	I ₆	I ₅	I ₄	I ₃	I ₂	I ₁	I ₀	INH	f	82S30 f	
0	0	0	x	x	x	x	x	x	x	1	0	1	0	
0	0	1	x	x	x	x	x	x	1	x	0	1	0	
0	1	0	x	x	x	x	x	x	1	x	x	0	1	0
0	1	1	x	x	x	x	x	1	x	x	x	0	1	0
1	0	0	x	x	x	1	x	x	x	x	x	0	1	0
1	0	1	x	x	1	x	x	x	x	x	x	0	1	0
1	1	0	x	1	x	x	x	x	x	x	x	0	1	0
1	1	1	1	x	x	x	x	x	x	x	x	0	1	0
0	0	0	x	x	x	x	x	x	x	0	0	0	1	
0	0	1	x	x	x	x	x	x	0	x	0	0	1	
0	1	0	x	x	x	x	x	x	0	x	x	0	0	1
0	1	1	x	x	x	x	x	0	x	x	x	0	0	1
1	0	0	x	x	x	0	x	x	x	x	x	0	0	1
1	0	1	x	x	0	x	x	x	x	x	x	0	0	1
1	1	0	x	0	x	x	x	x	x	x	x	0	0	1
1	1	1	0	x	x	x	x	x	x	x	x	0	0	1
x	x	x	x	x	x	x	x	x	x	x	x	1	0	1

x = don't care

FEATURES

- SCHOTTKY-CLAMPED TTL STRUCTURE
- PNP INPUTS
- DIRECT OUTPUT INHIBIT
- 82S30 CAN REPLACE 9312 FOR HIGHER SPEED

LOGIC DIAGRAM



SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 82S30

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature and Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN	TYP	MAX	UNITS	A1	A2	A3	INH	DATA INPUT I_n	OUTPUTS	
"1" Output Voltage, Output f	2.7			V	*	*	*	0.8V	2.0V	-1.0mA	6,11
Output f	2.7			V	*	*	*	2.0V	*	-1.0mA	6,11
"0" Output Voltage			0.5	V	0.8V	0.8V	0.8V	0.8V	0.8V	20mA	7,14
"1" Input Current											
Inputs A_n, I_n			10	μA	4.5V	4.5V	4.5V				
Input INH			10	μA				4.5V			
"0" Input Current											
A_n, I_n, INH			-400	μA	0.5V	0.5V	0.5V		0.5V		

$T_A = 25^\circ C$ and $V_{CC} = 5.0V$

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES	
	MIN	TYP	MAX	UNITS	A	A	A	INH	DATA INPUT I_n	OUTPUTS f	\bar{f}	
Propagation Delay												
A_n to f			20	ns								8
A_n to \bar{f}			17	ns								8
I_n to f			12	ns								8
INH to f			16	ns								11
Power Consumption/Supply Current			62	mA								
Output Short Circuit Current												
Output f	-40		-100	mA	4.5V	4.5V	4.5V	4.5V	0V			
Output \bar{f}	-40		-100	mA	0V	0V	0V	0V	4.5V	0V	0V	
Input Clamp Voltage	-1.2			V	-18	-18	-18	-18	0V	0V	0V	12
					mA	mA	mA	mA				


*See Truth Table for Logical Conditions

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.

- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} .
- Refer to AC Test Figures.
- Manufacturer reserves the right to make design and process changes and improvements.
- By DC tests per the truth table, all inputs have guaranteed thresholds at 0.8V for logical "0" and 2.0V for logical "1".
- All I_n data inputs are at 0V, $V_{CC} = 5.25V$.
- Connect an external 1K resistor from V_{CC} to the output terminal for this test.

AC TEST FIGURE AND WAVEFORMS



2-INPUT 4-BIT DIGITAL MULTIPLEXER

**82S33
82S34**

DIGITAL 8000 SERIES SCHOTTKY TTL/MSI

DESCRIPTION

These devices are 2-input, 4-Bit Digital Multiplexers designed for general purpose data-selection applications.

The 82S33 features non-inverting data paths; and, the 82S34 features inverting data paths.


The 82S34 has open collector outputs which permit direct wiring to other open collector outputs (collector logic) to yield "free" four-bit words. As many as forty four-bit words can be multiplexed by using twenty 82S34's in the WIRED-AND mode.

The inhibit state $S_0 = S_1 = 1$ can be used to facilitate transfer operations in an arithmetic section.

FEATURES

- SCHOTTKY-CLAMPED TTL STRUCTURE
- PNP INPUTS
- OPEN COLLECTOR OUTPUTS (82S34)
- INHIBIT STATE

LOGIC DIAGRAM



SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 82S33/34


ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature and Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES
					INPUTS					
	MIN	TYP	MAX	UNITS	A _n	B _n	S ₀	S ₁		
"1" Output Voltage (82S33)	2.7			V	2.0V	2.0V	0.8V	0.8V	-1mA	
"0" Output Voltage (82S33)			0.5	V	0.8V	2.0V	2.0V	0.8V	20mA	
"0" Output Voltage (82S34)			0.5	V	0V	2.0V	0.8V	0.8V	20mA	
"1" Output Leakage Current (82S34)			250	μA	2.0V	2.0V	2.0V	2.0V	5.5V	
"0" Input Current (ALL)			400	μA	0.5V	0.5V	0.5V	0.5V		
"1" Input Current (ALL)			-10	μA	4.5V	4.5V	4.5V	4.5V		
Output Short Circuit Current (82S33)	-40		-100	mA	5V	5V	0V	0V	0V	
Input Clamp Voltage (ALL)			-1.2V	V	-18mA	-18mA	-18mA	-18mA		

T_A = 25°C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES
					INPUTS					
	MIN	TYP	MAX	UNITS	A _n	B _n	S ₀	S ₁		
Power/Current Consumption:										
82S33			305/58	mW/mA			0V	0V		14
82S34			265/50	mW/mA			0V	0V		14
82S33/34 Turn-On/Turn-Off Times										
A _n , B _n to f _n			12	ns						8,13
S ₀ to f _n			20	ns						8,13
S ₁ to f _n			18	ns						8,13

AC TEST FIGURE AND WAVEFORMS



QUAD EXCLUSIVE-OR ELEMENT

82S41

DIGITAL 8000 SERIES SCHOTTKY TTL/MSI

DESCRIPTION


The 82S41 contains four independent gating structures to perform the Exclusive-OR function on two input variables. The output of the 82S41 employs the totem-pole structure characteristic of TTL devices.

FEATURES

- SCHOTTKY-CLAMPED TTL STRUCTURE
- PNP INPUTS

LOGIC DIAGRAMS

82S41 QUAD EXCLUSIVE-OR



A	B	f
0	0	0
1	0	1
0	1	1
1	1	0

V_{CC} = (14)
GND = (7)
() = Denotes Pin Numbers

NOTE: Pin-Out for Dual In-Line Package Only

SIGNETICS DIGITAL 8000 SERIES TTL/MSI — 82S41

ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	LIMITS				TEST CONDITIONS			NOTES
	MIN.	TYP	MAX	UNITS	A	B	OUTPUTS	
Output "1" Voltage	2.7			V	2.0V	0.8V	-1mA	11
Output "0" Voltage			0.5	V	2.0V	2.0V	20mA	12
Input "1" Current			10	μ A	4.5V	4.5V		13
Input "0" Current			-800	μ A	0.5V	0.5V		13
Power/Current Consumption			290/55	mW/mA				
Output Short Circuit Current	-40		-100	mA		-18mA	0V	13
Input Clamp Voltage	-1.2			V	-18mA			13


$T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$

CHARACTERISTICS	LIMITS				TEST CONDITIONS			NOTES
	MIN	TYP	MAX	UNITS	A	B	OUTPUTS	
Turn-On/Turn-Off Times			10	ns				9

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC} . Refer to AC Test Figure.
- Manufacturers reserves the right to make design and process changes and improvements.
- A and B are tested separately. When A is 4.5V, B is 0V, and vice versa.
- A and B are tested separately. When A is 0.4V, B is 5.25V, and vice versa.
- $V_{CC} = 5.25\text{V}$.

AC TEST FIGURE AND WAVEFORMS



BINARY-TO-OCTAL DECODER BCD-TO-DECIMAL DECODER

82S50
82S52

DIGITAL 8000 SERIES SCHOTTKY TTL/MSI

DESCRIPTION


The 82S50 and 82S52 are gate arrays for decoding and logic conversion applications.

The 82S50 converts 3 lines of input to a one-of-eight output. The fourth input line (D) is utilized as an inhibit to allow use in larger decoding networks.

The 82S52 converts a 4 line input code (with 1-2-4-8 weighting) to a one-of-ten output as shown in the Truth Table.

The 82S52 is a direct replacement for the 9301 with all outputs being forced high when a binary code greater than nine is applied to the inputs. The selected output is a logic "0".

LOGIC DIAGRAMS



TRUTH TABLE

INPUT STATE				OUTPUT STATES								82S52	
A	B	C	D	82S50								8	9
				0	1	2	3	4	5	6	7		
0	0	0	0	0	1	1	1	1	1	1	1	1	1
1	0	0	0	1	0	1	1	1	1	1	1	1	1
0	1	0	0	1	1	0	1	1	1	1	1	1	1
1	1	0	0	1	1	1	0	1	1	1	1	1	1
0	0	1	0	1	1	1	1	0	1	1	1	1	1
1	0	1	0	1	1	1	1	1	0	1	1	1	1
0	1	1	0	1	1	1	1	1	1	0	1	1	1
1	1	1	0	1	1	1	1	1	1	1	0	1	1
0	0	0	1	1	1	1	1	1	1	1	1	0	1
1	0	0	1	1	1	1	1	1	1	1	1	1	0
0	1	0	1	1	1	1	1	1	1	1	1	1	1
1	1	0	1	1	1	1	1	1	1	1	1	1	1
0	0	1	1	1	1	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1	1	1	1	1
0	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 82S50/82S52

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature and Voltage)

CHARACTERISTICS	LIMITS				A	B	C	D	OUTPUTS	NOTES
	MIN	TYP	MAX	UNITS						
"1" Output Voltage	2.7			V					-1mA	10
"0" Output Voltage			0.5	V					20mA	10
"1" Input Current A, B, C, D			10	μ A	4.5V	4.5V	4.5V	4.5V		
"0" Input Current (ALL)			-400 μ A	mA	0.5V	0.5V	0.5V	0.5V		

TA = 25°C and VCC = 5.0V


CHARACTERISTICS	LIMITS				A	B	C	D	OUTPUTS	NOTES
	MIN	TYP	MAX	UNITS						
Turn-on Delay t _{on}			16	ns						8
Turn-off Delay t _{off}			16	ns						8
Power/Current Consumption (82S50 Only)		380/72	mW/mA		5.25V	5.25V	5.25V	0V		11
(82S52 Only)		450/85	mW/mA							
Input Clamp Voltage		-1.2	V		-18mA	-18mA	-18mA	-18mA		
Output Short Circuit Current (ALL)	-40	-100	4.0V	4.0V	4.0V	4.0V	4.0V	0V		11

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition:
"UP" Level = "1". "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to V_{CC}.
- Output sink current is supplied through a resistor to V_{CC}. Refer to AC Test Figure.
- Manufacturer reserves the right to make design and process changes and improvements.
- Inputs for "1" and "0" output voltage test is per TRUTH table with threshold levels of 0.8V for logical "0" and 2.0V for logical "1".
- V_{CC} = 5.25V.

AC TEST FIGURE AND WAVEFORMS


82S50



TEST TABLE												
TEST	INPUTS				OUTPUTS							
NO.	A	B	C	D	0	1	2	3	4	5	6	7
1	1	1	1	PG	0							T
2	1	1	1	PG	0				T			T
3	PG	1	0	0			T	T				
4	0	PG	1	0				T	T			
5	0	0	0	PG	T							
6	1	0	PG	0		T				T		

"1" = 2.7V "0" = GROUND

82S52




TEST TABLE														
TEST	INPUTS				OUTPUTS									
NO.	A	B	C	D	0	1	2	3	4	5	6	7	8	9
1	0	0	PG	0					T					
2	PG	1	0	0			T	T						
3	0	0	0	PG	T							T		
4	1	0	PG	0		T			T					
5	1	PG	0	1										
6	PG	1	1	0										

"1" = 2.7V "0" = GROUND

NOTE:

- A.C. TEST JIGS MUST NOT HAVE ANY SWITCHES.
- A.C. TEST JIGS MUST HAVE LESS THAN 1/8 INCH LEAD LENGTH FROM PACKAGE PINS.



9-BIT PARITY GENERATOR AND CHECKER

82S62

DIGITAL 8000 SERIES SCHOTTKY TTL/MSI

DESCRIPTION

The 82S62 9-Input Parity Generator/Parity Checker is a versatile MSI device commonly used to detect errors in data transmission or in data retrieval. Two outputs (EVEN and ODD) are provided for versatility. An INHIBIT input is provided to disable both outputs of the 82S62. (A logic 1 on the INHIBIT input forces both outputs to a logic 0.)


When used as a Parity Generator, the 82S62 supplies a parity bit which is transmitted together with the data word.

At the receiving end, the 82S62 acts as a Parity Checker and indicates that data has been received correctly or that an error has been detected.

FEATURES

- SCHOTTKY-CLAMPED TTL STRUCTURE
- EVEN/ODD PARITY OUTPUTS
- INHIBIT INPUT
- PNP INPUTS

LOGIC DIAGRAM



SIGNETICS DIGITAL 8000 SERIES TTL/MSI — 82S62

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature and Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS DATA INPUT UNDER TEST	INHIBIT	OUTPUTS UNDER TEST	NOTES
	MIN	TYP	MAX	UNITS				
"1" Output Voltage Even	2.7			V	0V	.8V	-1mA	
Odd	2.7			V	2.0V	.8V	-1mA	
"0" Output Voltage Even		0.50		V	2.0V	.8V	20mA	
Odd		0.50		V	0V	.8V	20mA	
"0" Input Current Data Inputs P ₁ —P ₈		-800		μA	0.5V			
Data Input P ₉		-1.2		mA	0.5V			
Inhibit		-800		μA		0.5V		
"1" Input Current Data Inputs		10		μA	4.5V			
Inhibit		10		μA		4.5V		
Power/Current Consumption	355/67			mW/mA				11
Output Short Circuit Current Even	-40	-100		mA	0V	0V	0V	11
Odd	-40	-100		mA	4.0V	0V	0V	11


T_A = 25°C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS UNDER TEST	INHIBIT	OUTPUTS UNDER TEST	NOTES
	MIN	TYP	MAX	UNITS				
Turn-on/Turn-off Times P ₁ — P ₈ to Even			23	ns	Pulse			8
P ₁ — P ₈ to Odd			28	ns	Pulse			8
P ₉ to Even			12	ns	Pulse			8
P ₉ to Odd			18	ns	Pulse			8
Inhibit to Even			9	ns		Pulse		8
Inhibit to Odd			9	ns		Pulse		8

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}.
- Refer to AC Test Figure.
- Manufacturer reserves the right to make design and process changes and improvements.
- This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- V_{CC} = 5.25V.

AC TEST FIGURE AND WAVEFORMS



2-INPUT, 4-BIT DIGITAL MULTIPLEXER

82S66
82S67

DIGITAL 8000 SERIES SCHOTTKY TTL/MSI

DESCRIPTION

The 82S66/82S67 2-Input, 4-Bit Digital Multiplexer is a monolithic array utilizing Schottky TTL circuit structures. The 82S67 features a bare-collector output to allow expansion with other devices.

The multiplexer is intended for use at the inputs to adders, registers and in other parallel data handling applications.


The multiplexer is able to choose from two different input sources, each containing 4 bits: $A = (A_0, A_1, A_2, A_3)$, $B = (B_0, B_1, B_2, B_3)$. The selection is controlled by the input S_0 , while the second control input, S_1 , is held at zero.

For conditional complementing, the two inputs (A_n, B_n) are tied together to form the function TRUE/COMPLEMENT, which is needed in conjunction with adder elements to perform ADDITION/SUBTRACTION. Further, the inhibit state $S_0 = S_1 = 1$ can be used to facilitate transfer operations in an arithmetic section.

FEATURES

- SCHOTTKY-CLAMPED TTL STRUCTURE
- PNP INPUTS
- OPEN COLLECTOR OUTPUTS (82S67)
- INHIBIT STATE

LOGIC DIAGRAM AND TRUTH TABLE



SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 82S66/67

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature and Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES
	MIN	TYP	MAX	UNITS	A _n	B _n	S ₀	S ₁		
"1" Output Voltage (82S66)	2.7	3.5		V	0.8V	2.0V	0.8V	0.8V	-1mA	
"0" Output Voltage			0.5	V	2.0V	2.0V	2.0V	0.8V	20mA	
"1" Output Leakage Current (82S67)			250	μA	0.8V	2.0V	2.0V	0.8V	5.5V	
"0" Input Current										
A _n , B _n			-400	μA	0.5V	0.5V	0V	0V		
S ₀ , S ₁			-400	μA			0.5V	0.5V		
"1" Input Current										
A _n , B _n			10	μA	4.5V	4.5V		2.0V		
S ₀ , S ₁			10	μA			4.5V	4.5V		
Output Short Circuit Current (82S66)	-40		-100	mA						12


T_A = 25°C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES
	MIN	TYP	MAX	UNITS	A _n	B _n	S ₀	S ₁		
Turn-on/Turn-off Times (82S66)										
S ₁ to f _n			15	ns						9
S ₀ to f _n			18	ns						9
A _n to f _n			10	ns						9
B _n to f _n			12	ns						9
Propagation Delay (82S67)										
S ₁ to f _n			18	ns						9
S ₀ to f _n			20	ns						9
A _n to f _n			12	ns						9
B _n to f _n			15	ns						9
Power/Current Consumption			365/69	mW/mA	4.5V	0V	4.5V	0V		12

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}.
- Refer to AC Test Figure.
- This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- Manufacturer reserves the right to make design and process changes and improvements.
- V_{CC} = 5.25 V.

AC TEST FIGURE AND WAVEFORMS



8-INPUT DIGITAL MULTIPLEXER

82S31

82S32

ADVANCED INFORMATION

DIGITAL 8000 SERIES SCHOTTKY TTL/MSI

DESCRIPTION


The 8-Input Digital Multiplexer is the logical equivalent of a single-pole, 8 position switch whose position is specified by a 3-bit input address.

The 82S31 is a variation of the 82S30 that provides open collector output \bar{f} for expansion of input terms. The 82S32 is similar to the 82S30 except in the effect of the INHIBIT input on the \bar{f} output. With the INHIBIT low, the selected input appears at the f output and, in complement, on the \bar{f} output. With the INHIBIT input high, both the f and the \bar{f} output are unconditionally low.

FEATURES

- SCHOTTKY-CLAMPED TTL STRUCTURE
- PNP INPUTS
- OPEN COLLECTOR OUTPUT (82S31)
- DIRECT OUTPUT INHIBIT (82S32)

LOGIC DIAGRAMS



ELECTRICAL CHARACTERISTICS

Propagation Delay (Typ)

	82S32	82S31
A_n to \bar{f}	12ns	14ns
I_n to \bar{f}	7ns	9ns
Input Load Current (Max)		
$I_{In''0''}$		$400\mu A$
$I_{In''1''}$		$10\mu A$
Output Current		
$I_{out''0''}$		$20mA @ 0.5V$
$I_{out''1''}$		$1mA @ 2.7V (82S30/32)$

82S42 | 4-BIT QUAD EXCLUSIVE-NOR

ADVANCED INFORMATION DIGITAL 8000 SERIES SCHOTTKY TTL/MSI


DESCRIPTION

The 82S42 contains four independent Exclusive-NOR gates which may be used to implement digital comparison functions. The 82S42 outputs are bare collector to facilitate implementation of multiple-bit comparisons; a 4-bit comparison is made by connecting the outputs of the four independent gates together.

FEATURES

- SCHOTTKY-CLAMPED TTL STRUCTURE
- PNP INPUTS
- OPEN COLLECTOR OUTPUTS

LOGIC DIAGRAM



ADVANCED INFORMATION
DIGITAL 8000 SERIES SCHOTTKY TTL/MSI

DESCRIPTION

The 82S70 is a 4-bit Shift Register with both serial and parallel data entry capability.

The data input lines are single-ended true input data lines which condition their specific register bit location after an enabled clocking transition. Since data transfer is synchronous with clock, data may be transferred in any serial/parallel input/output relationship.

Mode control logic is available to determine three possible control states. These register states are serial shift right mode, parallel enter mode, and no change or hold mode. These states accomplish logical decoding for system control.

The 82S71 provides a direct reset (R_D), and a \overline{D}_{out} line in addition to the available outputs of the 82S70 element.


FEATURES

- SCHOTTKY-CLAMPED TTL STRUCTURE
- PNP INPUTS
- SYNCHRONOUS LOAD
- SHIFT RIGHT/LEFT CAPABILITY
- HOLD MODE

ELECTRICAL CHARACTERISTICS

Transfer Rate	60 MHz (Typ)
Input Load Current (Max)	
$I_{in}^{\prime\prime}0^{\prime\prime}$	400 μ A
$I_{in}^{\prime\prime}1^{\prime\prime}$	25 μ A
Output Current	
$I_{out}^{\prime\prime}0^{\prime\prime}$	20mA @ 0.5V
$I_{out}^{\prime\prime}1^{\prime\prime}$	1mA @ 2.7V

LOGIC DIAGRAM



82S90 PRESETTABLE HIGH SPEED **82S91** DECADE/BINARY COUNTER ADVANCED INFORMATION

ADVANCED INFORMATION

DIGITAL 8000 SERIES SCHOTTKY TTL/MSI

DESCRIPTION

The 82S90 Decade Counter and 82S91 Binary Counter are high speed devices providing a wide variety of counter/storage register applications with a minimum number of packages.

The 82S91 Binary Counter may be connected as a divide-by-two; four, eight, or sixteen counter.

Both devices have strobed parallel-entry capability so that the counter may be set to any desired output state. A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0" level. For additional flexibility, both units are provided with a reset input which is common to all four bits. A "0" on the reset lines produces "0" at all four outputs.


FEATURES

- SCHOTTKY-CLAMPED TTL STRUCTURE
 - PNP INPUTS
 - CLOCK FREQUENCY = 100 MHz (Typ)
 - PARALLEL LOAD CAPABILITY
 - ASYNCHRONOUS RESET

ELECTRICAL CHARACTERISTICS

Clock Frequency	100 MHz (Typ)
Strobe/Reset Hold Time	10ns (Typ)
Output Current (Min)	
$I_{out} = 0$	20mA @ 0.5V
$I_{out} = 1$	1mA @ 2.7V

LOGIC DIAGRAMS AND TRUTH TABLES



SECTION 8
BIPOLAR MEMORIES

2048 BIT BIPOLAR ROM (256x8 ROM) 4096 BIT BIPOLAR ROM (512x8 ROM)

THIS PRODUCT AVAILABLE IN 0°C TO 75°C TEMPERATURE RANGE ONLY


8204
8205

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8205 and 8204 are high performance bipolar ROM's incorporating the storage output or memory data register into the chip. Data is addressed by applying address information to the address lines. After valid data appears at the output of the memory array, (typically 35ns after the address is applied) and if the circuit is enabled, the strobe pulse will enter data into the 8 bit output latch register. A D-type latch (L) is used to enable the tri-state output drivers. If the circuit enable signals are valid, the strobe will set the latch. This turns on the output stage. The latch will remain set and keep the output enabled until the chip is disabled and the next strobe pulse occurs. If the strobe line is held high, the ROM will function in a conventional mode. The output will be controlled solely by the chip enable and the output latches will be bypassed.

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature and Voltage)

CHARACTERISTICS	LIMITS			UNIT	TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.			
Input "0" Current			-100	μA	$V_{in} = 0.5V$	
Input "1" Current			25	μA	$V_{in} = 5.25V$	
Input (0) Threshold Voltage	0.85			V		
Input (1) Threshold Voltage		2		V		
Input Clamp Voltage	-1.0			V		
Output (0) Current		0.2	0.5	V	$I_{in} = -5.0mA$	
Output (1) Current	2.7	3.3		V	$I_{out} = 9.6 mA$	
Output (1) Short Circuit Current	-20	-35	-70	mA	$I_{out} = -2.0mA$	
Input Capacitance		5		pF	$V_{out} = 0V, V_{CC} = 5.0V$	2
Output Capacitance		8		pF	$V_{IH} = 2.0V, V_{CC} = 5.0V$	
Power Supply Current		135	170	mA	$V_{out} = 2.0V; V_{CC} = 5.0V$	
Output (1) off Leakage Current (Chip Disabled)			100	μA	$V_{CC} = 5.0V$	5
Output (0) off Leakage Current (Chip Disabled)			-100	μA	$V_{in} = 2.7V$	
					$V_{in} = 0.5V$	

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8204/05

$T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$



CHARACTERISTICS	MIN.	LIMITS TYP.	MAX.	UNIT	TEST CONDITIONS	NOTES
Address Access Time T_A		35	60	ns	Read Mode I or Read Mode II	6
Address Hold Time T_{ADS}	0	-10		ns	Read Mode 2 Only	6
Chip Enable Access Time T_{CE}		20	45	ns	Read Mode I or Read Mode II	6
Chip Enable Hold Time T_{CDS}	12	5		ns	Read Mode II Only	6
Output Disable Time T_O		20	45	ns	Read Mode I or Read Mode II	6
Strobe Pulse Width T_{SW}	33	20		ns	Read Mode II Only	6
Strobe Set-Up Time T_S		30	60	ns	Read Mode II Only	6
Output Disable Time T_R		18	32	ns	Read Mode I Only	6

NOTES:

- Positive current is defined as into the terminal referenced.
- No more than one output should be grounded at the same time and strobe should be disabled. Strobe is in "1" state.
- Manufacturer reserves the right to make design and process changes and improvements.
- Applied voltages must not exceed 5.5V.
Input currents must not exceed ± 30 mA.
Output currents must not exceed ± 100 mA.
Storage temperature must be between -60°C to $+150^\circ\text{C}$.
- Chip disabled..
- Rise and fall times for tests must be less than 5ns. Input amplitudes are 2.8V and all measurements are made at 1.5V.



MEMORY TIMING

READ MODE I (OUTPUT LATCHES NOT USED)



If the strobe is high, the device functions in a manner identical to conventional bipolar ROM's. The timing diagram shows valid data will appear T_A nanoseconds after the address has changed and T_{CE} nanoseconds after the output circuit is enabled. T_O is the time required to disable the output and switch it to an 'off' or high impedance state after it has been enabled.

READ MODE II (OUTPUT LATCHES USED)



In Read Mode II, the address is applied to the memory element T_A ns before output details desired. Applying the chip enable does not directly enable the outputs. When the strobe is applied T_S nanoseconds before the output, data from the memory array is copied into the output latches and the chip enable signal is copied into the delay latch L. The latch L in turn enables the output. After the strobe reaches the strobe level, both the chip enable and address lines may be altered but the output data stored in the latches will remain unchanged and the output of the circuit will remain enabled. The output will stay enabled until another strobe copies a Not chip enable signal into the latch L. The switching of the output to the "off" or high impedance state occurs T_R nanoseconds after the strobe.

8-BIT CONTENT ADDRESSABLE MEMORY (4x2 CAM)

8220

PRODUCT AVAILABLE IN 0°C TO 75°C TEMPERATURE ONLY

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8220 CAM Element is a high speed monolithic array, incorporating the necessary addressing logic and eight identical memory cells organized as four words, each being two bits long. In reference to data-in/data-stored, the 8220 can be conditioned to perform the following functions: associate, write-in only, and read-out only.

When addressed into the "ASSOCIATE" mode, this element offers the novel capability of data association, where each cell (M_{nj}) will respond with a "Match" or "Mismatch" answer (Y_n) to each bit presented to the data inputs (I_j), depending on presence or absence of an alike bit stored within the cell.

Write-in can be simultaneously done to all bits, or one bit at a time. Read-out of stored information is performed on

one word at a time. Cell-selection for read and write is performed by proper addressing of Y_n and A_n lines.

The element's output structures (Y_n and D_j) are of the "bare collector" variety and can be mutually connected, thus allowing direct expansion when multiple packages are employed. Expansion of the CAM may be implemented in

both directions, i.e., in the word length and in the number of words.

The CAM circuit structure is the familiar TTL type (DCL Family) and fully compatible with TTL and DTL input/output structures.

FEATURES

- WRITE ENABLE CONTROL LINES
- ASSOCIATE CONTROL LINES
- ADDRESS SELECT CONTROL LINES
- ASSOCIATES IN 20nsec TYP.
- 16 PIN PACKAGE (1/3 SIZE OF 24 PIN PACKAGE)
- OPEN COLLECTOR OUTPUTS
- DIODE PROTECTED INPUTS

APPLICATIONS

DATA-TO-MEMORY COMPARISON

PATTERN RECOGNITION

HIGH SPEED INFORMATION RETRIEVAL


CACHE MEMORY

AUTO CORRELATION

VIRTUAL MEMORY

LEARNING MEMORY

LOGIC DIAGRAM



SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8220

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				\bar{W}_j	\bar{A}_j	I_j	Y_i	Y_k	D_j	NOTES
	MIN.	TYP.	MAX.	UNITS							
"0" Output Voltage Y_n			0.4 0.6	V V	2.0V 2.0V	0.8V 0.8V	2.0V 2.0V	30mA 60mA			8, 9
D_j			0.4 0.6	V V	2.0V 2.0V	2.0V 2.0V			0.8V 0.8V	20mA 40mA	8, 9
"1" Output Leakage Current Y_n			125	μA		2.0V					10
D_j			100	μA				0V	0V		10
"1" Input Current I_j and \bar{A}_j \bar{W}_j			40 80	μA	4.5V	4.5V					
"0" Input Current I_j , Y_n and \bar{A}_j	-0.1		-1.2	mA		0.4V	0.4V	0.4V			

$T_A = 25^\circ C$ and $V_{CC} = 5.0V$

CHARACTERISTICS	LIMITS				W_j	A_j	T_j	Y_i	Y_k	D_j	NOTES
	MIN.	TYP.	MAX.	UNITS							
Delay Time Associate (\bar{A}_j to Y_n)	20	30	ns								8, 11
Associate (I_j to Y_n)	35	45	ns								8, 11
Read-Out (Y_n to D_j)	30	40	ns								8, 11
Write-In to Read-Out (\bar{W}_j to D_j)	45	60	ns								
Write Pulse Width	20	35	ns								
Power Consumption		590/ 118	mW/mA								

NOTES:


- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive NAND logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings
- should the isolation diodes become forward biased.
- Measurements apply to each gate element independently.
- Manufacturer reserves the right to make design and process changes and improvements.
- Prior to this test write in a "0" in all or desired Memory cells as follows: $W_j = I_j = 0V$, $A_j = V_{CC}$.
- Output sink current is supplied through a resistor to V_{CC} .
- Connect an external 1K ohm + 1% resistor from V_{CC} to the output terminal for this test.
- See AC test Figures on the following pages.

MODE OF OPERATION


FUNCTION	$\bar{W}_0 \bar{W}_1 \bar{A}_0 \bar{A}_1 I_0 I_1$	REMARKS (Ref. Definitions & Glossary)	FUNCTION	$\bar{W}_0 \bar{W}_1 \bar{A}_0 \bar{A}_1 I_0 I_1$	REMARKS (Ref. Definitions & Glossary)
HOLD	1 1 1 1 x x	NO OPERATION	HOLD	1 1 1 1 x x	NO OPERATION
ASSOCIATE	1 1 1 0 x x	<p>Output Question Answer State</p> <p>? YES — $Y_i=1, Y_k=0$ $I_1=M_{i1}$</p> <p>? NO — $Y_i=Y_k=0$</p>	WRITE-IN		Forced
	1 1 0 1 x x	<p>? YES — $Y_i=1, Y_k=0$ $I_0=M_{i0}$</p> <p>? NO — $Y_i=Y_k=0$</p>		1 0 1 1 x x	$Y_i \quad Y_k$ 1 0 WRITE I_1 into M_{i1}
	1 1 0 0 x x	<p>? YES — $Y_i=1, Y_k=0$ $I_1=M_{i1}$ and ?</p> <p>? NO — $Y_i=Y_k=0$ $I_0=M_{i0}$</p>		0 1 1 1 x x	1 0 WRITE I_0 into M_{i0}
READ-OUT			READ-OUT	0 0 1 1 x x	1 0 WRITE I_1 and I_0 into M_{i1} and M_{i0}
				1 1 1 1 x x	1 0 $D_0 = 1$ - IF $M_{i0}=1$ 0 - IF $M_{i0}=0$
				1 1 1 1 x x	1 0 $D_1 = 1$ - IF $M_{i1}=1$ 0 - IF $M_{i1}=0$
				1 1 1 1 x x	0 0 $D_0=D_1 = 1$

AC TEST FIGURES AND WAVEFORMS


ASSOCIATE DELAY AND INPUT DELAY



ASSOCIATE DELAY



INPUT DELAY



NOTES:

- When checking \bar{A}_0 let $\bar{A}_1 = "1"$ and when checking \bar{A}_1 let $\bar{A}_0 = "1"$.
- $\bar{W}_0 = \bar{W}_1 = "1"$.


NOTES:

- When checking I_1 , $\bar{A}_1 = "0"$ and $\bar{A}_0 = "1"$ and when checking I_0 , $\bar{A}_0 = "0"$ and $\bar{A}_1 = "1"$.
- $W_0 = W_1 = "1"$.


SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8220

AC TEST FIGURES AND WAVEFORMS (Cont'd)

WRITE DELAY





t_{si} = "1" set-up time.
 t_{so} = "0" set-up time.
 t_{hi} = "1" hold time.
 t_{ho} = "0" hold time.
 PW = Pulse width



NOTES:
 1. $A_0 = \bar{A}_1 = "1"$.
 2. Let all non-selected Y's = "0".
 3. W's pulse width is 40ns @50% points.

READ DELAY



NOTES:
 1. A tested bit must store a "0".
 2. $\bar{W}_0 = \bar{W}_1 = "1"$.
 3. $A_0 = \bar{A}_1 = "1"$.
 4. All non-tested Y's = "0".

GENERAL NOTES FOR AC TESTING:

1. Use 5k Probes for all AC tests TEK 169 or equivalent.
2. The Pulse Generator signal should consist of the following
Frequency: $10\text{ MHz} \pm 5\text{ MHz}$
Amplitude: 0V to 3V
Rise & Fall Times: $5\text{ ns} \pm 2\text{ ns}$
3. i = bit number ($i = 0, 1$). j = word number ($j = 0, 1, 2, 3$).

data (logical "1" = Match, logical "0" = Mismatch).

In the read and write modes these terminals act as input controls and word-select lines Y lines (Y_1) associated with words desired to accept writing of data or read-out are to be kept in the logical "1" state and the remaining Y lines (Y_k) to be forced to a logical "0" state. (Note that $A = 1$ forces all $Y_n = 1$).

D_j – Data Output

These are "bare collector" output lines indicating the state of one or more selected cells. Cell-Selection is accomplished as defined under " Y_n " above.

INPUT/OUTPUT DEFINITIONS

- I_j – Data Inputs
Data entering these terminals are either compared with stored information at the cell(s) in the "associate" mode or stored in the cell(s) in the "write-in" mode.
- \bar{A}_j – Associate Controls
A logical "0" at this pin enables Data-Cell association to result into a defined logical level at the Y_n lines (e.g. $Y_n = "1"$ = Match, $Y_n = "0"$ = Mismatch). A logical "1" at this pin forces all Y_n to a "1".
- \bar{W}_j – Write Enable
A logical "0" at this control pin opens the gates of the selected word, allowing data-in to be stored. A logical "1" locks the gates such that data-in can no longer disturb the cell(s).
- Y_n – "Associate" Output and Address Selection Control
During "Associate" mode these "bare collector" lines provide output results of match or mismatch between input and stored

GLOSSARY OF TERMS – SUBSCRIPTS

- A.
 - n = Word number = 0, 1, 2 and 3
 - j = Bit number = 0 or 1
 - i = Input/Output number(s) associated with cell(s) upon which a "Write-in", "Read-out" or other function is being performed.
 - k = Input/Output number(s) other than "i" above.
 - M = Designation of Memory Cell (word) = eight identical cells in each package.
- B.
 - Examples
 1. I_j for bit "1" equals I_1 .
 2. $M_{nj} = M_{10}$ = word "1" bit "0".
 3. $Y_i = 0, Y_k = 1$: for $i = \text{words } 1 \text{ and } 3$; then $k = \text{words } 0 \text{ and } 2$: $Y_{1,3} = 0$ and $Y_{0,2} = 1$.

APPLICATION: LEARNING MEMORY

This system is a CAM array with peripheral IC circuitry designed to operate as a learning memory. It is organized in two sections of equal capacity, the total memory size (both sections) being 8 ten bit words. Either section can be selected through the section SELECT line, and the memory is easily expandable in the number of words and in word length.


By activating the COMPARE line, a new word is loaded into the buffer and is presented to the memory. Through the novel feature of data association, which is unique with CAM elements, the buffer's content is compared with the words stored in memory. If the input word, with which the memory was presented, is already contained in storage, no need for "learning" i.e. data acquisition, exists. This fact is indicated by a match from one of the Y_n lines ($Y_i = 1$) and thus

no write command is initiated.

Before a WRITE operation is initiated, a location select has to be made such that the word to be written into the memory will go to the proper place. For this reason, a tag CAM is employed to keep track of memory locations, both empty and full. When a word is written into memory, a "1" is simultaneously written into the tag CAM. Thus, it is possible to keep track of the filled memory locations.

By monitoring the Y_n lines of the tag CAM, a convenient way of decoding an available address exists. Here exclusive OR circuitry is used which ensures that memory locations are filled successively when the need for "learning" exists. The quad latch is enabled before the write command is available to the CAM array. Thus the Y lines of unavailable memory locations are forced low ($Y_k = 0$).

APPLICATION: LEARNING MEMORY



256 BIT-BIPOLAR FIELD-PROGRAMMABLE ROM (32x8 PROM)

8223

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8223 is a TTL 256-Bit Read Only Memory organized as 32 words with 8 bits per word. The words are selected by five binary address lines; full word decoding is incorporated on the chip. A chip enable input is provided for additional decoding flexibility, which causes all eight outputs to go to the high state when the chip enable input is high.

This device is fully TTL or DTL compatible. The outputs are uncommitted collectors, which permits wired AND operation with the outputs of other TTL or DTL devices. These outputs are capable of sinking twelve standard DCL loads. Propagation delay time is 50ns maximum. Power dissipation is 310 milliwatts with 400 milliwatts maximum. The 8223 may be programmed to any desired pattern by the user. (See fusing procedure.) This feature is ideal for prototype hardware and systems requiring proprietary codes.

A Truth Table/Order Blank is included on page 199 for ordering custom patterns.


FEATURES

- BUFFERED ADDRESS LINES
- ON THE CHIP DECODING
- CHIP ENABLE CONTROL LINE
- OPEN COLLECTOR OUTPUTS
- DIODE PROTECTED INPUTS
- NO SEPARATE FUSING PINS
- BOARD LEVEL PROGRAMMABLE

APPLICATIONS

PROTOTYPING
VOLUME PRODUCTION
MICROPROGRAMMING
HARDWIRED ALGORITHMS
CONTROL STORE

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				"0" A _n	"1" A _n	CHIP ENABLE	OUTPUTS	NOTES
	MIN.	TYP.	MAX.	UNITS					
"1" Output Leakage Current (N8223-) (S8223-)			100	μA			2.0V		13
			250	μA					
"0" Output Voltage (N8223-) (S8223-)			0.4	V	0.8V	2.0V	0.8V	9.6mA	6,10
			0.5	V	0.8V	2.0V	0.8V	16mA	6,10
"1" Input Current An, Address			40	μA		4.5V			
Chip Enable Input			80	μA			4.5V		
"0" Input Current An, Chip Enable	-0.1		-1.6	mA	0.4V		0.4V		

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8223


$T_A = 25^\circ C$ and $V_{CC} = 5.0V$

CHARACTERISTICS	LIMITS				"0" A_n	"1" A_n	CHIP ENABLE	OUTPUTS	NOTES
	MIN.	TYP.	MAX.	UNITS					
Propagation Delay									
An to Bn		35	50	ns				DC F.O.=12	7,12
Chip Enable to Bn		35	50	ns		4.5V		DC F.O.=12	7,12
Power Consumption		310/62	400/77	mW/mA		4.5V	4.5V		14
Input Latch Voltage	5.5			V			10mA		11

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1" "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output sink current is supplied through a resistor to V_{CC} .
- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50pF.
- Manufacturer reserves the right to make design and process changes and improvements.
- By DC tests per the truth table, all inputs have guaranteed thresholds of 0.8V for logical "0" and 2.0V for logical "1".
- This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- For detailed test conditions, see AC testing.
- Connect an external 1k resistor from V_{CC} to the output terminal for this test.
- $V_{CC} = 5.25V$.

AC TEST FIGURE AND WAVEFORMS



8223 PROGRAMMING PROCEDURE

The 8223 may be programmed by using Curtis Electro Devices PR 23 Series or Spectrum Dynamics 300, 400 or 500 Series Programmers. Each performs the procedure outlined.

The 8223 Standard part is shipped with all outputs at logical "0". To write a logical "1" proceed as follows:

Programming Procedure A

Simple Programming Procedure using "bench" Equipment

1. Start with pin 8 grounded and VCC removed from pin 16.
2. Remove any load from the outputs.
3. Ground the Chip Enable.
4. Address the desired location by applying ground (i.e., 0.4V maximum) for a "0", and +5.0V (i.e., +2.8V minimum) for a "1" at the address input lines.
5. Apply +12.5V to the output to be programmed through a 390 ohm $\pm 10\%$ resistor. Program one output at a time.
6. Apply +12.5V to VCC (pin 16) for up to 1.0 second. If 1.0 second is exceeded, the duty cycle should be limited to a maximum of 25%. The VCC overshoot should be limited to 1.0V maximum. If necessary, a clamping circuit should be used. The VCC current requirement is 400 mA maximum at +12.5V. Several fuses can be programmed in sequence until 1.0 sec of high VCC time is accumulated before imposing the duty cycle restriction.


NOTE: Normal practice in test fixture layout should be followed. Lead lengths, particularly to the power supply, should be as short as possible. A capacitor of 10 microfarads minimum, connected from the +12.5V to ground, should be located close to the unit being programmed.

7. Remove the programming voltage from pin 16.
8. Open the output.
9. Proceed to the next output and repeat, or change address and repeat procedure.
10. Continue until the entire bit pattern is programmed into your custom 8223.

Fast Programming Procedure – Programming Procedure B

1. Remove VCC (open or ground pin 16).
2. Remove any load from the output.
3. Ground CE (pin 15).
4. Address the word to be programmed by applying 5 volts of a "1" and ground for a "0" to the address lines. (Solid TTL logic levels are ok, but we suggest buffer drivers or Utilogic OR/NOR gates for the addressing).

MANUAL PROGRAMMER DIAGRAM




5. Apply 12.5V to the output to be programmed through 390 ohm $\pm 10\%$ resistor. Program one output at a time.
6. Apply +12.5V to VCC (pin 16) for 25-50mS. Limit the VCC overshoot to 1.0 volts max.
7. Reduce VCC to ground (or open) and remove the load from the output.
8. Immediately repeat steps 5 and 6 for other outputs of the same word, or repeat 4 through 6 for a different word. Continue programming for a max of 1 second. Then remove power for 4 seconds and continue until the entire bit pattern is programmed.

After programming the 8223, the unit should be checked to insure the code is correct. If additional fuses must be opened, they may be programmed during verification.

Fast Programming Procedure – Programming Procedure C

Steps 1 through 5 are the same as in Procedure B.

6. Apply a 5mS pulse to VCC (pin 16). Limit the VCC overshoot.
7. Reduce VCC to 5 volts for 10-15 μ s and verify the fuse opened (output is now a "1"). If the bit programmed goes on to the next bit to be programmed. If the bit did not program, then reduce VCC to ground (or open) for 1-5 μ s and repeat step 6 and 7 until the fuse programs (1 second total time max).
8. Continue programming at this rate for 1 second. Remove all power from the device for 4 seconds then continue programming procedure.



BOARD LEVEL PROGRAMMING PROCEDURE FOR THE 8223

The chip select controls which 8223 is being programmed when several PROMS are collector OR'd. To program in this manner, the only changes required are:

1. The 390 ohm resistor is reduced to 200 ohm where N is the number of outputs tied together ($2 \leq N \leq 12$).
2. Reduce max fuse pulse width from 1 second max to 0.92 sec max.

256-BIT BIPOLAR ROM (32x8 ROM) | 8224

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8224 is a TTL 256 Bit Read Only Memory organized as 32 words with 8 bits per word. The words are selected by five binary address lines with full word decoding incorporated on the chip. A Chip Enable input is provided for additional decoding flexibility, which will cause all eight outputs to go to the high state when the Chip Enable input is taken high.

This device is fully TTL or DTL compatible. The outputs are uncommitted collectors, which allows wired-AND operation with the outputs of other TTL or DTL devices. These outputs are capable of sinking twelve standard DCL loads. Propagation delay time is 50ns maximum. Power dissipation is 310 milliwatts with 400 milliwatts maximum.

The 8224-CB180 has been programmed to convert the seven bit ASC II alphabet code to the 8 bit EBCDIC Alphabet code. The conversion includes the letters A through Z. With the addition of gating circuitry, the 8224-CB180 will convert both upper case and lower case letters.

Customer specified patterns are also available as custom products. Refer to page 250 for Truth Table/Order Blank.


FEATURES

- BUFFERED ADDRESS LINES
- ON THE CHIP DECODING
- CHIP ENABLE CONTROL LINE
- OPEN COLLECTOR OUTPUTS
- DIODE PROTECTED INPUTS

APPLICATIONS

MICROPROGRAMMING
HARDWIRED ALGORITHMS
CHARACTER RECOGNITION
CHARACTER GENERATOR
CONTROL STORE

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS			TEST CONDITIONS				OUTPUTS	NOTES
	MIN.	MAX.	UNITS	V _{CC}	A _n "0"	A _n "1"	CHIP ENABLE		
"1" Output Leakage Current		100	μA	5.00			2.0V		13
"0" Output Voltage		0.4	V	4.75	0.8V	2.0V	0.8V	9.6mA	6,10
		0.4	V	5.00	0.8V	2.0V	0.8V	9.6mA	6,10
		0.4	V	4.75	0.8V	2.0V	0.8V	9.6mA	6,10
"1" Input Current									
An, Address		40	μA	5.25			4.5V	4.5V	
Chip Enable Input		80	μA	5.25			4.5V	4.5V	
"0" Input Current									
An, Chip Enable	-0.1	-1.6	mA	5.25	0.4V		0.4V		

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8224


$T_A = 25^\circ C$ and $V_{CC} = 5.0V$

CHARACTERISTICS	LIMITS			TEST CONDITIONS				OUTPUTS	NOTES
	MIN.	MAX.	UNITS	V_{CC}	$A_n "0"$	$A_n "1"$	CHIP ENABLE		
Propagation Delay									
An to Bn		50	ns	5.00				DC F.O.=12	7,12
Chip Enable to Bn		50	ns	5.00		4.5V		DC F.O.=12	7,12
Power Consumption		400	mW	5.25		4.5V	4.5V		
Input Latch Voltage	5.5		V	5.00	10mA		10mA		11

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output sink current is supplied through a resistor to V_{CC} .
- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50pF.
- Manufacturer reserves the right to make design and process changes and improvements.
- By DC tests per the truth table, all inputs have guaranteed thresholds of 0.8V for logical "0" and 2.0V for logical "1".
- This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- For detailed test conditions, see AC testing.
- Connect an external 1k resistor from V_{CC} to the output terminal for this test.

SCHEMATIC DIAGRAM



**CODE CONVERSION ASCII TO EBCDIC
(UPPER & LOWER CASE LETTERS ONLY) 8224-CB180**

ASC II CODE	CHARACTER	EBCDIC CODE												
B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	0	1	2	3	4	5	6	7
0 0 0 X X X X	--	Not Decoded												
0 0 1 X X X X	--	Not Decoded												
0 1 0 X X X X	--	Not Decoded												
0 1 1 X X X X	--	Not Decoded												
1 0 0 0 0 0 0 0	--	Not Decoded												
1 0 0 0 0 0 0 1	A	1 1 0 0 0 0 1												
1 0 0 0 0 0 1 0	B	1 1 0 0 0 0 1 0												
1 0 0 0 0 0 1 1	C	1 1 0 0 0 0 1 1												
1 0 0 0 0 1 0 0	D	1 1 0 0 0 1 0 0												
1 0 0 0 0 1 0 1	E	1 1 0 0 0 1 0 1												
1 0 0 0 0 1 1 0	F	1 1 0 0 0 1 1 0												
1 0 0 0 0 1 1 1	G	1 1 0 0 0 1 1 1												
1 0 0 0 1 0 0 0	H	1 1 0 0 1 0 0 0												
1 0 0 0 1 0 0 1	I	1 1 0 0 1 0 0 1												
1 0 0 0 1 0 1 0	J	1 1 0 1 0 0 0 1												
1 0 0 0 1 0 1 1	K	1 1 0 1 0 0 1 0												
1 0 0 0 1 1 0 0	L	1 1 0 1 0 0 1 1												
1 0 0 0 1 1 0 1	M	1 1 0 1 0 1 0 0												
1 0 0 0 1 1 1 0	N	1 1 0 1 0 1 0 1												
1 0 0 0 1 1 1 1	O	1 1 0 1 0 1 1 0												
1 0 0 1 0 0 0 0	P	1 1 0 1 0 1 1 1												
1 0 0 1 0 0 0 1	Q	1 1 0 1 1 0 0 0												
1 0 0 1 0 0 1 0	R	1 1 0 1 1 0 0 1												
1 0 0 1 0 0 1 1	S	1 1 1 0 0 0 1 0												
1 0 0 1 0 1 0 0	T	1 1 1 0 0 0 1 1												
1 0 0 1 0 1 0 1	U	1 1 1 0 0 1 0 0												
1 0 0 1 0 1 1 0	V	1 1 1 0 0 1 0 1												
1 0 0 1 0 1 1 1	W	1 1 1 0 0 1 1 0												
1 0 0 1 1 0 0 0	X	1 1 1 0 0 1 1 1												
1 0 0 1 1 0 0 1	Y	1 1 1 0 1 0 0 0												
1 0 0 1 1 0 1 0	Z	1 1 1 0 1 0 0 1												
1 0 0 1 1 0 1 1	--	1 Not Decoded												
1 0 0 1 1 1 0 0	--	1 Not Decoded												
1 0 0 1 1 1 0 1	--	1 Not Decoded												
1 0 0 1 1 1 1 0	--	1 Not Decoded												
1 0 0 1 1 1 1 1	--	1 Not Decoded												
1 0 0 0 0 0 0 0	--	1 Not Decoded												
1 1 0 0 0 0 0 1	a	1 0 0 0 0 0 0 1												
1 1 0 0 0 0 1 0	b	1 0 0 0 0 0 1 0												
1 1 0 0 0 0 1 1	c	1 0 0 0 0 0 1 1												
1 1 0 0 0 1 0 0	d	1 0 0 0 0 1 0 0												
1 1 0 0 0 1 0 1	e	1 0 0 0 0 1 0 1												
1 1 0 0 0 1 1 0	f	1 0 0 0 0 1 1 0												
1 1 0 0 0 1 1 1	g	1 0 0 0 0 1 1 1												
1 1 0 0 1 0 0 0	h	1 0 0 0 1 0 0 0												
1 1 0 0 1 0 0 1	i	1 0 0 0 1 0 0 1												
1 1 0 0 1 0 1 0	j	1 0 0 1 0 0 0 1												
1 1 0 0 1 0 1 1	k	1 0 0 1 0 0 1 0												
1 1 0 0 1 1 0 0	l	1 0 0 1 0 0 1 1												
1 1 0 0 1 1 0 1	m	1 0 0 1 0 1 0 0												
1 1 0 0 1 1 1 0	n	1 0 0 1 0 1 0 1												
1 1 0 0 1 1 1 1	o	1 0 0 1 0 1 1 0												
1 1 0 0 1 0 0 0	p	1 0 0 1 0 1 1 1												
1 1 0 0 1 0 0 1	q	1 0 0 1 1 0 0 0												
1 1 0 0 1 0 1 0	r	1 0 0 1 1 0 0 1												
1 1 0 0 1 0 1 1	s	1 0 1 0 0 0 1 0												
1 1 0 0 1 0 0 0	t	1 0 1 0 0 0 1 1												
1 1 0 0 1 0 0 1	u	1 0 1 0 0 0 1 0												
1 1 0 0 1 0 1 0	v	1 0 1 0 0 0 1 0 1												
1 1 0 0 1 0 1 1	w	1 0 1 0 0 0 1 1 0												
1 1 0 0 1 1 0 0	x	1 0 1 0 0 1 1 1												
1 1 0 0 1 1 0 1	y	1 0 1 0 1 0 0 0												
1 1 0 0 1 1 1 0	z	1 0 1 0 1 0 0 1												
1 1 0 0 1 1 1 1	--	Not Decoded												
1 1 0 0 1 1 0 0	--	Not Decoded												
1 1 0 0 1 1 0 1	--	Not Decoded												
1 1 0 0 1 1 1 0	--	Not Decoded												
1 1 0 0 1 1 1 1	--	Not Decoded												

TRUTH TABLES FOR 8224-CB180

INPUT PINS						OUTPUT PINS							
15	14	13	12	11	10	9	7	6	5	4	3	2	1
CE	A ₄	A ₃	A ₂	A ₁	A ₀	B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀
0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	1	1	0	0	0	0	1
0	0	0	0	1	1	1	1	1	0	0	0	0	1
0	0	0	1	1	1	1	1	1	1	0	0	0	1
0	0	1	0	0	0	0	0	1	0	0	0	0	1
0	0	1	0	0	1	1	0	1	0	0	0	0	1
0	0	1	0	1	0	1	0	1	0	0	0	0	1
0	0	1	0	1	1	0	1	1	0	0	0	0	1
0	0	1	1	0	0	1	0	0	1	0	0	0	1
0	0	1	1	0	1	0	1	0	1	0	0	0	1
0	0	1	1	1	0	0	1	1	0	0	0	0	1
0	0	1	1	1	1	0	0	1	1	0	0	0	1
0	1	0	0	0	0	0	1	0	0	1	0	0	1
0	1	0	0	0	1	1	0	1	0	0	1	0	1
0	1	0	0	1	0	0	1	1	0	0	1	0	1
0	1	0	0	1	1	0	0	1	1	0	0	1	1
0	1	0	1	0	0	0	1	0	1	0	0	0	1
0	1	0	1	0	1	0	1	0	1	0	0	0	1
0	1	0	1	1	0	0	0	1	1	0	0	0	1
0	1	0	1	1	1	0	0	1	1	0	0	0	1
0	1	1	0	0	0	0	1	0	0	1	0	0	0
0	1	1	0	0	1	1	0	0	1	0	0	0	0
0	1	1	0	1	0	0	1	1	0	0	0	0	0
0	1	1	0	1	1	0	0	1	1	0	0	0	0
0	1	1	1	0	0	0	1	0	1	0	0	0	0
0	1	1	1	0	1	0	0	1	1	0	0	0	0
0	1	1	1	1	0	0	0	1	1	0	0	0	0
0	1	1	1	1	1	0	0	1	1	0	0	0	0
1	x	x	x	x	x	1	1	1	1	1	1	1	1

TYPICAL APPLICATIONS


To select the ROM only when addressed by an upper or lower case alphabet character, the following truth table applies:

ASCII	Upper Case
ASCII	Lower Case
CHIP ENABLE = B ₇	1 1 0 0 0 0 0
EBCDIC #1 OUTPUT = B ₆ · B ₇	1 1 1 1 0 0 0


Thus, the ASCII to EBCDIC ROM standard product plus gating as shown performs the complete conversion.

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8224

TYPICAL APPLICATIONS (Cont'd)



AC TEST FIGURE AND WAVEFORMS



64-BIT BIPOLAR SCRATCH PAD MEMORY (16x4 RAM)

8225

THIS PRODUCT AVAILABLE IN 0°C TO 75°C TEMP RANGE ONLY.

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8225 is a TTL 64-bit Read-Write Random Access Memory organized as 16-words of 4 bits each. The 8225 is ideally suited for application in scratch pads and high-speed buffer memories.

Words are selected through a 4-input binary decoder when the chip enable input (\overline{CE}) is at logic "0". Data is written into the memory when Read Enable (RE) is at logic "0" and read from the memory when RE is at logic "1".

The outputs of the 8225 are logical "1" during write operation, therefore, inputs and outputs can be commoned in busses to reduce the number of I/O leads. Output collectors are uncommitted.

FEATURES

- CHIP ENABLE LINE FOR EXPANSION
- OPEN COLLECTOR OUTPUTS FOR EXPANSION
- ON THE CHIP DECODING
- ALL OUTPUTS "1" DURING WRITING
- DIODE PROTECTED INPUTS

APPLICATIONS

SCRATCH PAD MEMORY

BUFFER MEMORY

PUSH DOWN STACKS (First in-first out)

CONTROL STORE

TRUTH TABLE


RE	\overline{CE} (Chip Enable)	MODE	OUTPUTS
0	0	Write	"1"
1	0	Read	Information
X	1	Chip Disable	"1"

X = Either State

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				CHIP ENABLE	INPUTS		DATA INPUTS	OUTPUTS	NOTES
	MIN.	TYP.	MAX.	UNITS		WRITE	ADDRESS			
"0" Output Voltage			.4	V	.8V	Pulse			16mA	8, 11, 12
"1" Output Leakage Current			100	μ A	.8V	Pulse		.8V	5.25V	11, 12
"0" Input Current	-.1		-1.6	mA	.4V	.4V	.4V	.4V		16
"1" Input Current					4.5V					
Chip Enable			80	μ A	4.5V					
Write, Address, Data			40	μ A	4.5V	4.5V	4.5V	4.5V		16

BLOCK DIAGRAM



SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8225


$T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$

CHARACTERISTICS	LIMITS				CHIP ENABLE	INPUTS		DATA INPUTS	OUTPUTS	NOTES
	MIN.	TYP.	MAX.	UNITS		WRITE	ADDRESS			
Minimum Write Pulse Width (W_{PW})		18	30	ns						
Input Setup Time (I_{SU})		18	20	ns						
Input Hold Time (I_{HO})	0	5	ns							
Address Setup Time (A_{SU})		5	ns							
Address Hold Time (A_{HO})		5	ns							
Access Time (T_A)	20	35	50	ns						17
Read Recovery Time (T_{RR})	20	35	50	ns						17
Data Pulse Width (D_{PW})	20			ns						
Write Recovery Time (T_{WR})		25	40	ns						
Write Access Time (T_{WA})		25	40	ns						
Chip Enable Recovery Time (T_{CR})	20	30	ns							
Chip Enable Access Time (T_{CA})	20	30	ns							
Input Clamp Voltage		-1.5	V		-12mA	-12mA	-12mA	-12mA		16
Input Latch Voltage – except Data		5.5	V		10mA	10mA	10mA	10mA		16
Data		5.5	V		5V	5V	10mA	10mA		16
Power Consumption	400	552	mW		0V	5V	0V	0V		14



NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Capacitance is measured on Boonton Electronic Corporation Model 75A-53 Capacitance Bridge or equivalent. $f = 1\text{ MHz}$, $V_{ac} = 25\text{m V}_{rms}$
- All pins not specifically referenced are tied to ground for capacitance tests. Output pins are left open.
- Output sink current is supplied through a resistor to V_{CC} .
- One DC fan-out is defined as 0.8mA.
- Manufacturer reserves the right to make design and process changes and improvements.
- By DC tests per the truth table, all inputs have guaranteed thresholds of 0.8V for logical "0" and 2.0V for logical "1".
- For any given binary code on the Address Inputs the Write input must be momentarily brought to a logical "0" level. See AC test circuits on following pages.
- All sense outputs in "0" state.
- This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- Test each input one at a time.
- Address Pulse Width (A_{PW}) is 40ns for this test.

FUNCTIONAL DIAGRAM



AC TEST FIGURES AND WAVEFORMS



224

4096 BIT BIPOLAR ROM (1024x4 ROM)

8228

THIS PRODUCT AVAILABLE IN 0°C TO 75°C TEMPERATURE RANGE ONLY

DIGITAL 8000 SERIES TTL/MSI


DESCRIPTION

The 8228 is a 4096 Bit Bipolar Read Only Memory organized as 1024 words by 4 bits per word. Available in a 16 pin dual in-line package, the 8228 can provide very high bit packing density by replacing four standard 256X4 ROMS.

The 8228 is fully TTL compatible and includes on-the-chip decoding. Typical access time is 50ns with a power consumption of only .125mW per bit.

The standard 8228 ROM pattern is the USASCII Row Character Generator code; however, custom patterns are also available. The standard pattern is specified as the N8228I - CD162, while custom circuits are identified as N8228I - CXXX. A truth table/order blank is included on page 254 for ordering custom patterns.

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.	UNITS		
"0" Output Voltage						
"1" Output Voltage						
"0" Input Current						
"1" Input Current						
Input Threshold Voltage						
"0" Level						
"1" Level						
Propagation Delay						

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8228

ELECTRICAL CHARACTERISTICS (Cont'd)

CHARACTERISTICS	LIMITS				TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.	UNITS		
Input Clamp Voltage	-1.0			V		
Power Consumption	100			mA		
Output Short Circuit Current	-20	140	-70	mA	$I_{in} = 5.0\text{mA}$ $O_1 \text{ to } O_3 = "0"$	


ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$)

CHARACTERISTICS	LIMITS				TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.	UNITS		
Access Time—Address to Output		50	75	ns		5

NOTES:

- Positive current is defined as into the terminal referenced.
- No more than one output should be grounded at the same time.
- Manufacturer reserves the right to make design and process changes and improvements.
- Applied voltages must not exceed 5.5V
Input currents must not exceed $\pm 30\text{mA}$
Output currents must not exceed $\pm 100\text{mA}$
Storage temperature must be between -60°C to $+150^\circ\text{C}$
- Rise and fall time for this test must be less than 5ns. Input amplitudes are 2.8V and all measurements are made at 1.5V.

AC TEST FIGURE AND WAVEFORM



256 BIT BIPOLAR RAM (256x1 RAM) (82S06 TRI-STATE) (82S07 OPEN COLLECTOR)

THESE PRODUCTS ARE AVAILABLE IN 0°C to 70°C TEMPERATURE RANGE ONLY
OBJECTIVE SPECIFICATION

AVAILABLE SOON

82S06
82S07

DIGITAL INTEGRATED CIRCUITS

DESCRIPTION


The 82S06 and 82S07 are ideal devices for use in Control Stores, small buffers, scratch pads, "cache" type buffer stores, memory maps, etc. The typical read time (the time between applying an address and obtaining valid output data) is 30ns. The typical write time (the time between applying one address and storing data) is 30ns. The circuit has 3 chip enable inputs which greatly simplifies the circuit configuration when used in large memories. The 82S06 and 82S07 also feature very low input loadings, 25 microamperes for a "1" state and -100 microamperes for "0".

The memories are TTL compatible and operate from single 5 volt supply.

FEATURES

- 256 X 1 ORGANIZATION
- 30 NANOSECOND ACCESS TIME TYPICAL
- LOW 1.5 mw/BIT POWER DISSIPATION TYPICAL
- LOW 100 μ A INPUT LOADING
- TRI-STATE (82S06) OR OPEN COLLECTOR (82S07) OUTPUT
- ON CHIP DECODING

BLOCK DIAGRAM



OBJECTIVE ELECTRICAL CHARACTERISTICS (T_A = 0 to 75°C, V_{CC} = 5.0V ±5) Note 1, 2, 3

CHARACTERISTICS	LIMITS				TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.	UNITS		
"0" Input Current		-10	-100	μ A	$V_{in} = 0.5V$	
"1" Input Current		<1.0	25	μ A	$V_{in} = 5.25V$	
"0" Output Voltage		.25	.5	V	$I_{out} = 16mA$	
Output Leakage Current (82S07)		<1.0	100	μ A	$\overline{CE}_1, \overline{CE}_2, \overline{CE}_3 = "1"$, $V_{out} = 2.7V$	
Output "off" Current (82S06)		<1.0	±100	μ A	$\overline{CE}_1, \overline{CE}_2, \overline{CE}_3 = "1"$, $0.5 \leq V_{out} \leq 2.7V$	
"0" Input Threshold	.85			V		
"1" Input Threshold			2.0	V		
Power Supply Drain		75	100	mA	$V_{CC} = 5.00V$	
Input Clamp Voltage	-1.0	-.5		V	$I_{in} = -5.0mA$	
Input Capacitance		5		pF		
Output Capacitance		8		pF		

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 82S06/07

OBJECTIVE ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$)


CHARACTERISTICS	LIMITS				TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.	UNITS		
Access Time—Address to Output		30		ns		4
Address Set-Up Time (read)	t_1		10	ns		4
Propagation Delay		20		ns		4
Chip Enable to Output Enable	t_2		20	ns		4
Propagation Delay		15		ns		4
Chip Enable to Output Disable	t_3		15	ns		4
Address to Write Enable		5		ns		4
Set-Up Time	t_4		5	ns		4
Chip Enable to Write Enable		0		ns		4
Set-Up Time	t_5		0	ns		4
Data Input to Write Enable		0		ns		4
Set-Up Time	t_6		0	ns		4
Write Enable Plus Width	t_7		15	ns		4
Address Hold Time	t_8		0	ns		4
Chip Enable Hold Time	t_9		0	ns		4
Data Input Hold Time	t_{10}		0	ns		4
Write Enable Propagation Delay	t_{11}		30	ns		4
Output Short Circuit Current (82S06)	-20		-100	mA	$V_{out} = 0\text{V}$	4

NOTES:

- Positive current is defined as into the terminal referenced.
- Manufacturer reserves the right to make design and process changes and improvements.
- Applied voltages must not exceed 6.0V,

Input currents must not exceed $\pm 30\text{mA}$,
 Output currents must not exceed $\pm 100\text{mA}$,
 Storage temperature must be between -60°C to $+150^\circ\text{C}$.
 4. Refer to Timing Diagram for definition of terms and test load.

TIMING DIAGRAM



HIGH SPEED WRITE-WHILE-READ 64-BIT BIPOLAR RAM (32x2 RAM)

82S21

THIS PRODUCT AVAILABLE IN 0°C TO 75°C TEMPERATURE RANGE ONLY

AVAILABLE SOON

OBJECTIVE SPECIFICATION

DESCRIPTION

The 82S21 is a TTL 64 bit Write-While-Read Random Access Memory organized in 32 words of 2 bits each. The 82S21 is ideally suited for high speed buffers and as the memory element in high speed accumulators.

Words are selected through a 5 input decoder when the Read-Write enable input, CE is at logic "1". \overline{W}_0 and \overline{W}_1 are the write inputs for bit 0 and bit 1 of the word selected. C is the write control input. When \overline{W}_X and C are both at logic "0" data on the I_0 and I_1 data lines are written into the addressed word. The read function is enabled when either \overline{W}_X or C is at logic "1".

An internal latch is on the chip to provide the Write-While-Read capability. When the latch control line, \overline{L} , is logic "1" and data is being read from the 82S21, the latch is effectively bypassed. The data at the output will be that of the addressed word. When \overline{L} goes from a logic "1" to logic "0" the outputs are latched and will remain latched regardless of the state of any other address or control line. When \overline{L} goes from "0" to "1" the outputs unlatch and the outputs will be that of the present address word.


FEATURES

- BUFFERED ADDRESS LINES
- ON CHIP LATCHES
- ON CHIP DECODING
- BIT MASKING CONTROL LINES
- ENABLE CONTROL LINE
- OPEN COLLECTOR OUTPUTS WITH 48 mA CAPABILITY
- PROTECTED INPUTS
- VERY HIGH SPEEDS (25ns TYP)

APPLICATIONS

SCRATCH PAD MEMORY
BUFFER MEMORY
ACCUMULATOR REGISTER
CONTROL STORE

LOGIC DIAGRAM



TRUTH TABLE

CE	\overline{C}	\overline{W}_0	\overline{W}_1	\overline{L}	Mode	Outputs
X	X	X	X	0	Output Hold	Data from last addressed word when CE = "1"
0	X	X	X	1	Read & Write Disabled	Disabled logic "1"
1	1	X	X	X	Read	Data stored in addressed word
1	0	1	1	X	Read	Data stored in addressed word
1	0	0	0	0	Write Data	Data from last word address when L went from "1" to "0"
1	0	0	0	1	Write Data	Data being written into memory
1	0	1	0	X	Write Data into Bit 0 Only	If $\overline{L} = 0$: Data from last word address when L went from "1" to "0"
1	0	0	1	X	Write Data into Bit 1 Only	If $\overline{L} = 1$: Data being written into the selected bit location and stored in other addressed location

SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 82S21

OBJECTIVE ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ C$ and $V_{CC} = 5.0V$)

CHARACTERISTICS	LIMITS				TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.	UNITS		
"0" Output Voltage			.5	V	$V_{out} = 40mA$ $V_{out} = 5.5V$ $V_{in} = 0.5V$ $V_{in} = 2.4V$	
"1" Output Leakage Current			250	μA		
"0" Input Current (All Inputs)			-1.6	mA		
"1" Input Current (All Inputs)			40	μA		
Input "0" Threshold Voltage			0.85	V		
Input "1" Threshold Voltage				V		
Power Supply Current			150	mA		
Read Access Time Address to Output	t_1		25	ns		
Address Set-Up Time						5
Address to Latest C(–) or W(–)	t_2		8	ns		
Data Set-Up Time to Latest						5
C(–) or W(–)	t_3		8	ns		
Address Hold Time Earliest						5
C(+) or W(+) to Address	t_4		0	ns		
Control or Write Pulse Width	t_5		20	ns		
Write Access Time Latest I_x or W(–)						5
or C(–) to Output	t_6		25	ns		
Latch Output Set-Up Time Output to L(–)	t_7		0	ns		5
Latch Address Hold Time L(–)						5
to Address	t_8		10	ns		
Delatch Access Time L(+) to Output	t_9		15	ns		5
Data Hold Time Earliest C(+) or W(+) to I_x	t_{10}		5	ns		5

NOTES:

- Positive current is defined as into the Terminal.
- No more than one output should be grounded at the same time.
- Applied voltages must not exceed 5.5V.
Input current must not exceed ± 12 mA.
- Output current must not exceed ± 100 mA.
Storage temperature must be within the $-60^\circ C$ to $+150^\circ C$ range.
- Manufacturer reserves the right to make design and process changes and improvements.
- (+) means positive going transition of the voltage signal.
(–) means negative going transition of the voltage signal.

AC WAVEFORMS




Fig. 1 Read Access Time






Fig. 2 Address Setup and Hold Time

AC WAVEFORMS



TYPICAL APPLICATION



1024 BIT BIPOLAR PROGRAMMABLE ROM (256x4 PROM) (82S26 OPEN COLLECTOR) (82S29 TRI-STATE)

AVAILABLE IN 0°C TO 75°C TEMPERATURE RANGE ONLY

**82S26
82S29**

AVAILABLE SOON

OBJECTIVE SPECIFICATION

DESCRIPTION

The 82S26 (open Collector Outputs) and the 82S29 (tri State Outputs) are Bipolar 1024 Bit Read Only Memories organized as 256 words by 4 bits per word. They are Field-Programmable, which means that custom patterns are immediately available by following the simple fusing procedure given in this data sheet. Two chip enable lines are provided and the outputs are bussable to allow for memory expansion capability.

The 82S26 and 82S29 are fully TTL compatible and include on-the-chip decoding. Typical access time is 35ns.

The standard 82S26 and 82S29 are supplied with all outputs at a logical "0". If a programmed unit is required the Truth Table/Order Blank on page 252/253 can be used.


FEATURES

- BUFFERED ADDRESS LINES
- ON THE CHIP DECODING
- TWO CHIP ENABLE LINES
- OPEN COLLECTOR OR TRI STATE OUTPUTS
- DIODE PROTECTED INPUTS
- NO SEPARATE "FUSING" PINS
- UNPROGRAMMED OUTPUTS ARE "0" LEVEL
- BOARD LEVEL PROGRAMMABLE


APPLICATIONS

PROTOTYPING
VOLUME PRODUCTION
MICROPROGRAMMING
HARDWIRE ALGORITHMS
CONTROL STORE

BLOCK DIAGRAM



INPUT/OUTPUT SCHEMATIC DIAGRAMS



OBJECTIVE ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature and Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS
	MIN.	TYP.	MAX.	UNITS	
"0" Output Voltage			0.5	V	
"1" Output Leakage (82S26) (82S29) (82S29)			40 100 +40	μ A μ A μ A	$I_{out} = 16mA$ \overline{CE}_1 or $\overline{CE}_2 = "1"$, $V_{out} = 2.6V$ $\overline{CE}_1 = \overline{CE}_2 = "0"$, $V_{out} = 2.6V$ \overline{CE}_1 or $\overline{CE}_2 = "1"$, $V_{out} = 0.5$ to 2.4V $\overline{CE}_1 = \overline{CE}_2 = "0"$, $V_{out} = 2.4V$
"1" Output Current (82S29)	-40				
"0" Input Current	-2.0				
"1" Input Current					
Input Threshold Voltage "0" Level			-250	μ A	
"1" Level	.85		50	μ A	
				V	
			2.0	V	

(TA = 25°C and VCC = 5.0V)

CHARACTERISTICS	LIMITS				TEST CONDITIONS
	MIN	TYP.	MAX	UNITS	
Input Clamp Voltage	-1.0			V	
Power Consumption		105/525		mA/mW	$I_{in} = 5.0mA$
Propagation Delay					$V_{CC} = 5.00V$
Address to Output			60	ns	
Chip Enable to Output			50	ns	

- Positive current is defined as into the terminal referenced.
- Manufacturer reserves the right to make design and process changes and improvements.

- Applied voltage must not exceed 6.0V except while programming.
Input currents must not exceed ± 30 mA.
Output currents must not exceed ± 50 mA except while programming.
- Specifications are tentative. Final specifications will be available by May 1972.

PROGRAMMING PROCEDURE

The 82S26 and 82S29 may be programmed by using the Curtis Electro Devices or Spectrum Dynamics Programmers. Each perform the procedures outlined.


The 82S26 and 82S29 standard parts, are shipped with all outputs at Logical "0". To write a logical "1" proceed as follows:

- Simple Programming Procedure using "bench" equipment.
 - Connect pin 8 (Gnd) to ground. Enable the device by connecting \overline{CE}_1 , (pin 13) and \overline{CE}_2 (pin 14) to a logical "0".
 - Raise V_{CC} (pin 16) to 12.5V $\pm 0.5V$. (Note: I_{CC} will be approximately 300mA during the programming procedure.)
 - Address the word to be programmed through A_0 through A_6 using 0V to 0.5V as logical "0" and 2.4V to 5.0V as logical "1".
 - Force 64 ± 3 mA into the output to be programmed to a "1". (Note: LIMIT THE OUTPUT VOLTAGE TO 20.0V MAX. PROGRAM ONE OUTPUT AT A TIME.)

NOTE: V_{CC} and output programming pulse width should be 50ms (1.0 sec max.).
- Remove the programming current from the output and remove V_{CC} . (Do not exceed a 25% power on

- duty cycle during programming.)
- Repeat steps 2 through 5 until the addressed word is completely programmed.
- Repeat steps 2 through 6 until the device is completely programmed.
- Fast Programming Procedure
 - Steps 1 through 3 same as above in slow procedures.
 - Force 64 ± 3 mA into the output, limited to 20.0V max, to be programmed to a "1" and monitor the voltage at the output pin. When the output voltage rises above 19.5V the bit is programmed. (Note: Unprogrammed outputs will be 18.7V or less. Typical Programming time is 10 millisec/bit.)
 - Remove the current source and apply it to the next output, in the same word, to be programmed. (Note: Full power may be applied to the device for 1.0 sec continuously. Therefore, bits may be programmed until 1.0 sec has been accumulated. At that time, remove all power for 4.0 seconds, then continue programming.)
 - Repeat steps 4 and 5 until the entire word is programmed.
 - Repeat steps 2 through 6 until the device is fully programmed. The typical 82S26 or 82S29 can be programmed in less than one-half minute using the above procedure.

AC TEST FIGURE AND WAVEFORM



SECTION SIGNETICS SURE 883 PROGRAM

9

FOR DIGITAL DEVICES

BULLETIN 5001A

The Signetics SURE*/883 Program consists of a combination of 100 percent and statistical sample tests designed to assure specified performance, continuing uniformity, and long term reliability of Signetics products. These tests are made regularly at no extra cost to the user and are performed in addition to the 40 quality assurance inspections and tests to which every circuit is subjected before final seal. The tests, tabulated below for the specifier's convenience, are performed in accordance with the following conditions, sequence, and schedules on equipment calibrated to meet all requirements of MIL-Q-9858A and MIL-C-45662A.

Every circuit of every lot is processed to the environmental screens shown in Table I. These screens are performed in production and include 100% final production electrical tests. Any unit failing either the environmental screens or the final production electrical tests is rejected and removed from the lot.

After completion of Table I tests, each manufacturing lot is sampled and tested by Quality Assurance for conformance to the requirements of Table II. The unsampled portion of the lot is held pending acceptance of the lot sample. Detailed electrical test limits and conditions applicable to each subgroup are shown in the Electrical Characteristics table of the individual part type data sheets.

Tables IIIA, IIIB, and IIIC provide a complete process qualification and verification program in accordance with the conditions of MIL-STD-883, Group A, B and C tests. These tests are performed once in every 90 day manufacturing period, on representative devices from each standard production die process family and on each production package family. The representative circuits and packages selected are changed routinely, and the tests performed monitor and qualify all structurally similar devices produced by the same process and production during that period. A summary of these test results is available on request at the time of order placement.

* Systematic Uniformity and Reliability Evaluation

All of the applicable Electrical Parameters of Table IIIA are performed at pretest on the Table IIIC samples. This provides the MIL-STD-883 electrical parameter and design verification Group A tests. These tests are performed on representative circuit types from every die process family type in manufacturing during this period.

Table IIIB consists of the package oriented qualification environmental stress tests of MIL-STD-883, Groups B and C. Representative samples from each package product family type are monitored and qualified every 90 day period by these tests. A common device is used as the die type for these package and assembly qualification tests.

Table IIIC consists of the die process oriented qualification electrical stress or operational tests at high temperature per MIL-STD-883, Groups B and C. Representative devices from each die process family are monitored and qualified every 90 day period by these tests. The package type is randomly selected as applicable.

An additional screening series is available at extra cost. Details are given in Table V, MIL-STD-883, method 5004, high reliability screening.

Table I — 100% Production Screen Tests

TEST	CONDITIONS
Preseal Visual	High Power — Low Power
Thermal Shock	Liquid to Liquid, 5 Cycles, 60 Seconds at 0°C, 60 Seconds at 100°C, transfer time 5 Seconds. (See Note 1.)
Centrifuge	Y ₁ Axis; 30,000 g minimum, 1 minute. (See Note 1.)
Hermeticity	Gross leak test (Bubble Test). (See Note 1.)
Production Electrical Tests	

Table II — Signetics Acceptance Tests (See Notes 2 and 3)

SIGNETICS SUBGROUP	TEST	CONDITIONS	AQL	MIL-STD-105 INSPECTION LEVEL
A-1	Visual and Mechanical Inspection	MIL-STD-883 Method 2009	1.0%	II
A-2	DC Parameters	T _A = +25°C	1.0%	II
A-3	DC Parameters	T _A = +25°C	1.0%	II
A-4	DC Parameters	T _A = +125°C	1.0%	II
A-5	DC Parameters	T _A = -55°C	1.0%	II
A-6	AC Parameters	T _A = +25°C	1.0%	II

TABLE IIIA. MIL-STD-883 GROUP A ELECTRICAL TESTS

MIL-STD-883 GROUP A SUBGROUP	SIGNETICS SUBGROUP	TEST DESCRIPTION
A1	A-2, A-3	Static tests at 25°C
A2	A-4	Static tests at maximum rated operating temperature.
A3	A-5	Static tests at minimum rated operating temperature.
A4	A 6	Dynamic tests at 25°C,
A5	C 2, when applicable	Dynamic tests at maximum rated operating temperature.
A6	C 2, when applicable	Dynamic tests at minimum rated operating temperature.
A7	*	Functional tests at 25°C.
A8	A-4, A-5	Functional tests at maximum and minimum rated operating temperatures.
A9	A 6	Switching tests at 25°C.
A10	C 2, when applicable	Switching tests at maximum rated operating temperature.
A11	C 2, when applicable	Switching tests at minimum rated operating temperature.

TABLE IIIB. MIL-STD-883 GROUPS B AND C ENVIRONMENTAL TESTS

MIL-STD-883 GROUP B & C SUBGROUP	TEST DESCRIPTION	MIL-STD-883 METHOD	CONDITIONS	LTPD
B ₁	Physical Dimensions	2008	Test Condition A	15
B ₂	Marking Permanency Visual and Mechanical Bond Strength	2008 2008 2011	Test Condition B, Para. 3.2,1 Test Condition B Test Condition D	4 devices/no failure 1 device/no failure 15
B ₃	Solderability	2003	Solder Temperature 260°C ±10°C	15
B ₄	Lead Fatigue Hermeticity a. Fine b. Gross	2004 1014	Test Condition B ₂ See Note 4 Test Condition A or B Test Condition C	15
C ₁	Pre-Test Electrical Parameters Thermal Shock Temperature Cycle Moisture Resistance End Point Electrical Parameters FAILURE CRITERIA	1011 1010 1004	Signetics Subgroup A-3 15 Cycles. Test Condition C, +150°C to -65°C 10 Cycles. Test Condition C, 150°C to -65°C Omit initial conditioning. Signetics Subgroup A-3 Refer to Table IV.	15
C ₂	Pre-Test Electrical Parameters Mechanical Shock Vibration Variable Frequency Constant Acceleration End Point Electrical Parameters FAILURE CRITERIA	2002 2007 2001	Signetics Subgroup A-3 Test Condition B Test Condition A Test Condition E Signetics Subgroup A-3 Refer to Table IV.	15
C ₃	Salt Atmosphere	1009	Test Condition A. Omit initial conditioning.	15
C ₄	Pre-Test Electrical Parameters High Temperature Storage End Point Electrical Parameters FAILURE CRITERIA	1008	Signetics Subgroup A-3 $T_A = +150^\circ\text{C}$, $t = 1000$ hours Signetics Subgroup A-3 Refer to Table IV.	$\lambda = 15$

TABLE IIIC. MIL-STD-883 GROUPS B AND C HIGH TEMPERATURE OPERATING LIFE TESTS

MIL-STD-883 GROUP B & C SUBGROUP	TEST DESCRIPTION	MIL-STD-883 METHOD	CONDITIONS	LTPD
	Pre-Test and Design Verification Electrical Parameters		Table IIIA as applicable, data sheet groups A & C.	
B ₅ & C ₅	High Temperature Operating Life End Point Electrical Parameters FAILURE CRITERIA	1005	Test Condition D or E as applicable. $T_A = +125^\circ\text{C}$ or $+85^\circ\text{C}$, per Part Data Sheet. $t = 1000$ hours. Signetics Subgroup A-3 Refer to Table IV.	$\lambda = 10$

* Signetics performs a truth table test.

Table IV — Signetics Failure Criteria

TEST	"1" Input Current	"1" Output Voltage	"0" Input Current	"0" Output Voltage	Expansion Node Current
LIMITS	Data Sheet Limits and: 10X Initial Value for DTL 5X Initial Value for TTL	Data Sheet Limits and: ±20% Initial Value	Data Sheet Limits ±20% Initial Value	Data Sheet Limits and: ±0.1V	Data Sheet Limits and: ±20% Initial Value

Optional High Reliability Screening

To maximize reliability in critical application, the Optional High Reliability Screening of Table V provides for three levels of 100% screening per MIL-STD-883, Method 5004 at extra cost. This series eliminates the necessity for special specification, minimizes cost and provides the shortest possible delivery time. This series is applied after the normal Group A acceptance test. Circuits subjected to this Preconditioning Series are clearly distinguishable from standard products in the following ways:

1. Individual serial number on each circuit (Class A only).
 2. The first letters of a part number are either RA, RB, or RC.
- RA = Class A
RB = Class B
RC = Class C
i.e., RA8880J = 100% screening of Table V, Class A.
3. Individual device variables parametric test data is supplied with each shipment (Class A only).

Consult your local representative for price information. Device types should be specified with the appropriate letter prefixes.

Notes:

1. Not applicable to solid molded packaged devices.
2. All test equipment calibrated to meet requirements of MIL-Q-9858A and MIL-C-45662A.
3. Detailed tests, conditions, and limits applicable to each subgroup are given in the Signetics data sheet ELECTRICAL CHARACTERISTICS table. See Table IIIA for the corresponding Group A tests of MIL-STD-883.
4. The Hermeticity tests are not employed for solid molded packages.
5. Class B and Class C may be subjected to thermal shock as an alternate.
6. The test sequence of fine and gross leak may be reversed when fluorocarbons are utilized for gross leak.
7. The individual MIL-STD-883 Test Methods are, in many cases designed to "stand alone" as a sole screen or sole Group B environmental sampling test. But since 5004 specifies a screening series or flow, some of the measurements, etc., specified in an individual Test Method are not intended to be applicable in the screening series.

TABLE V — MIL-STD-883 METHOD 5004, HIGH RELIABILITY SCREENING

TEST	MIL-STD-883 METHOD	CLASS A	CLASS B	CLASS C	CLARIFICATIONS (See Note 7)
Internal Visual (preseal)	2010.1	Cond. A	Cond. B	Cond. B	Test Condition A, Paragraph 3.1.1.7, a, delete the words "and parameter".
Stabilization Bake	1008 (24 hours)	Cond. C	Cond. C	Cond. C	Condition C (150°C) max. for Au/Al metallization system. Cond. D (200°C) max. for Al/Al metallization system. No electrical measurements at this point.
Thermal Shock	1011	Cond. C	Not required. NOTE 5	Not required. NOTE 5	Cond. C (150°C) max. for Au/Al metallization system. Cond. D (200°C) max. for Al/Al metallization system. No electrical measurements, no external visual inspection at this point.
Temperature Cycling	1010	Cond. C	Cond. C NOTE 5	Cond. C NOTE 5	(150°C) max. for Au/Al metallization system. Cond. D (200°C) max. for Al/Al metallization system. No electrical measurements, no external visual inspection, no hermeticity tests at this point.
Mechanical Shock	2002, Y1 plane only	Cond. B	Not Required	Not Required	No electrical measurements at this point.
Centrifuge	2001	Cond. E Y2 then Y1 plane	Cond. E Y1 plane	Cond. E Y1 plane	
Hermeticity A. Fine Leak B. Gross Leak	1014, Note 6 (Hermetic devices only)	Cond. A or B Cond. C	Cond. A or B Cond. C	Cond. A or B Cond. C	
Critical Electrical Parameters	Signetics Subgroup A-3	Read and Record	Not Required	Not Required	
Burn In Test	1015, TA = +125°C	240 hours Cond. D or E (as applicable)	168 hours Cond. D or E (as applicable)	Not Required	
Critical Electrical Parameters	Signetics Subgroup A-3	Read and Record	Not Required	Not Required	
Signetics FAILURE CRITERIA		Table IV	Not Required	Not Required	
Reverse Bias Burn In	1015, TA = +150°C t = 72 hours	Cond. A or C	Not Required	Not Required	Required only when specified in the applicable procurement document. Signetics standard burn-in (above) includes reverse bias of unused junctions.
Final Electrical Test	Perform go/no-go measurements of Signetics Subgroup A Parameters	Signetics Subgroups A-2, A-4, A-5, A-6, Functional tests, truth table when applicable	Signetics Subgroups A-2, A-3, A-6, Functional tests, truth table when applicable	Signetics Subgroups A-2, A-3 Functional tests, truth table when applicable	
Radiographic Inspection	2012	Yes	Not Required	Not Required	
External Visual	2009	Yes	Yes	Yes	

SECTION 10

CUSTOMER ORDERING INFORMATION

N8205Y - CB175 ASCII-TO-EBCDIC, EBCDIC-TO-ASCII
 N8204Y - CB504 ASCII-TO-EBCDIC CODE CONVERTER
 N8204Y - CB505 EBCDIC-TO-ASCII CODE CONVERTER

ASCII (ADDRESS) TO EBCDIC (DATA)

8205 — CB175 FIRST HALF

8204 — CB504

0 00000000	1 00000001	2 00000010	3 00000011	128 00100000	129 00100001	130 00100010	131 00100011
4 000110111	5 00101101	6 00101110	7 00101111	132 00100100	133 00010101	134 00000110	135 00010111
8 00010110	9 00000101	10 00100101	11 00001011	136 00101000	137 00101001	138 00101010	139 00101011
12 00001100	13 00001101	14 00001110	15 00001111	140 00101100	141 00001001	142 00001010	143 00011011
16 00010000	17 00010001	18 00010010	19 00010011	144 00110000	145 00110001	146 00011010	147 00110011
20 00011100	21 00111101	22 00110010	23 00100110	148 00110100	149 00110101	150 00110110	151 00001000
24 00011000	25 00011001	26 00111111	27 00100111	152 00111000	153 00111001	154 00111010	155 00111011
28 00011100	29 00011101	30 00011110	31 00011111	156 00000100	157 00010100	158 00111110	159 11100001
32 01000000	33 01001111	34 01111111	35 01111011	160 01000001	161 01000010	162 01000011	163 01000100
36 01011011	37 01101100	38 01010000	39 01111101	164 01000101	165 01000110	166 01000111	167 01001000
40 01001101	41 01011101	42 01011100	43 01001110	168 01001001	169 01010001	170 01010010	171 01010011
44 01101011	45 01100000	46 01001011	47 01100001	172 01010100	173 01010101	174 01010110	175 01010111
48 11110000	49 11110001	50 11110010	51 11110011	176 01011000	177 01011001	178 01000010	179 01100011
52 11110100	53 11110101	54 11110110	55 11110111	180 01100100	181 01100101	182 01100110	183 01100111
56 11111000	57 11111001	58 01111010	59 01011110	184 01101000	185 01101001	186 01110000	187 01110001
60 01001100	61 01111100	62 01101110	63 01101111	188 01110010	189 01110011	190 01110100	191 01110101
64 01111100	65 11000001	66 11000010	67 11000011	192 01110110	193 01110111	194 01111000	195 10000000
68 11000100	69 11000101	70 11000110	71 11000111	196 10001010	197 10001011	198 10001100	199 10001101
72 11001000	73 11001001	74 11010001	75 11010010	200 10001110	201 10001111	202 10010000	203 10011010
76 11010011	77 11010100	78 11010101	79 11010110	204 01011011	205 10011100	206 10011101	207 10011110
80 11010111	81 11011000	82 11011001	83 11010000	208 10011111	209 10100000	210 10101010	211 10101011
84 11100011	85 11100100	86 11100101	87 11100110	212 10101100	213 10101101	214 10101110	215 10101111
88 11100111	89 11101000	90 11101001	91 01001010	216 10110000	217 10110001	218 10110010	219 10110011
92 11100000	93 01011010	94 01011111	95 01011011	220 10111000	221 10111010	222 10111010	223 10111011
96 01111001	97 10000001	98 10000010	99 10000011	224 10111000	225 10111001	226 10111010	227 10111011
100 10000100	101 10000101	102 10000110	103 10000111	228 10111100	229 10111101	230 10111110	231 10111111
104 10001000	105 10001001	106 10010001	107 10010010	232 11001010	233 11001011	234 11001100	235 11001101
108 10010011	109 10010100	110 10010101	111 10010110	236 11001110	237 11001111	238 11011010	239 11011011
112 10010111	113 10011000	114 10011001	115 10100010	240 11011100	241 11011101	242 11011110	243 11011111
116 10100011	117 10100100	118 10100101	119 10100110	244 11101010	245 11101011	246 11101100	247 11101101
120 10010011	121 10101000	122 10101001	123 11000000	248 11101110	249 11101111	250 11111010	251 11111011
124 01101010	125 11010000	126 10100001	127 00000111	252 11111100	253 11111101	254 11111110	255 11111111

EBCDIC (ADDRESS) TO ASCII (DATA)

8205 — CB175 SECOND HALF

8204 — CB505

256 00000000	257 00000001	258 00000010	259 00000011	384 11000011	385 01100001	386 01100010	387 01100011
260 10011100	261 00001001	262 10000110	263 01111111	388 01100000	389 01100010	390 01100011	391 01100011
264 10010111	265 10001101	266 10001110	267 00001011	392 01010000	393 01101001	394 11000100	395 11000101
268 00001100	269 00001101	270 00001110	271 00001111	396 11000110	397 11000111	398 11001000	399 11001001
272 00010000	273 00010001	274 00010010	275 00010011	400 11001010	401 11001010	402 01101011	403 01101100
276 10011101	277 10000101	278 00001000	279 10000111	404 01101101	405 01101110	406 01101111	407 01100000
280 00011000	281 00011001	282 10001010	283 00001111	408 01100001	409 01100010	410 11001011	411 11001100
284 00011100	285 00011101	286 00011110	287 00011111	412 11001101	413 11001110	414 11001111	415 11010000
288 10000000	289 10000001	290 10000010	291 10000011	416 11010001	417 01111110	418 01110001	419 01110100
292 10000010	293 00001010	294 00010111	295 00011011	420 01110101	421 01101010	422 01110111	423 01110000
296 10001000	297 10001001	298 10001010	299 00010111	424 01111001	425 01111010	426 11010010	427 11010011
300 10001100	301 00000010	302 00000011	303 00000011	428 11010100	429 11010101	430 11010110	431 11010111
304 10010000	305 10010001	306 00010110	307 10010011	432 11011000	433 11011001	434 11011010	435 11011011
308 10010100	309 10010101	310 10010110	311 00000000	436 11011100	437 11011101	438 11011110	439 11011111
312 10011000	313 10011001	314 10011010	315 10011011	440 11100000	441 11100001	442 11100010	443 11100011
316 00010100	317 00010101	318 10011100	319 00011010	444 11100100	445 11100101	446 11100110	447 11100111
320 00010000	321 10100000	322 10100001	323 10100010	448 01111011	449 01000001	450 01000010	451 01000011
324 10100011	325 10100100	326 10100101	327 10100110	452 00000000	453 00000001	454 01000010	455 01000011
328 10100111	329 10101000	330 01011011	331 00101110	456 01001000	457 01001001	458 11101000	459 11101001
332 00111100	333 00101000	334 00101011	335 00100001	460 11101010	461 11101011	462 11101100	463 11101101
336 00010010	337 10101001	338 10101010	339 10101011	464 01111101	465 01001010	466 01001011	467 01001100
340 10101100	341 10101101	342 10101110	343 10101111	468 01001101	469 01001110	470 01001111	471 01010000
344 10110000	345 10110001	346 01011001	347 00100010	472 01010001	473 01010010	474 11101110	475 11101111
348 00101010	349 00101001	350 00111011	351 01011100	476 11110000	477 11110001	478 11110010	479 11110011
352 00101011	353 00101111	354 10110010	355 10110011	480 01011100	481 10011111	482 01010011	483 01010100
356 10110100	357 10110101	358 10110110	359 10110111	484 01010101	485 01010110	486 01010111	487 01011000
360 10111000	361 10111001	362 01111000	363 00101100	488 01011001	489 01011010	490 11110100	491 11110101
364 00100101	365 01011111	366 00111110	367 00111111	492 11110110	493 11110111	494 11111000	495 11111001
368 10111010	369 10111011	370 10111000	371 10111001	496 00110000	497 00110001	498 00110010	499 00110011
372 10111110	373 10111111	374 11000000	375 11000001	500 00110100	501 00110101	502 00110110	503 00110111
376 11000010	377 01100000	378 00111010	379 00100001	504 00111000	505 00111001	506 11111010	507 11111011
380 01000000	381 00100111	382 00111101	383 00100010	508 11111100	509 11111101	510 11111110	511 11111111

N8228I - CD162 PATTERN
USASC II ROW CHARACTER GENERATOR

$A_0 A_1 A_2$		$A_3 A_4 A_5$		0 0		0 1		0 0		0 1		0 0		0 1		0 0		0 1		0 0		
				0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	
				0 4 0 3 2 0 1	0 4 0 3 2 0 1	0 4 0 3 2 0 1	0 4 0 3 2 0 1	0 4 0 3 2 0 0	0 4 0 3 2 0 1	0 4 0 3 2 0 1	0 4 0 3 2 0 1	0 4 0 3 2 0 1	0 4 0 3 2 0 1	0 4 0 3 2 0 1	0 4 0 3 2 0 1	0 4 0 3 2 0 1	0 4 0 3 2 0 1	0 4 0 3 2 0 1	0 4 0 3 2 0 1	0 4 0 3 2 0 1	0 4 0 3 2 0 1	0 4 0 3 2 0 1
0 0 0				0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	
0 0 1				0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	
0 1 0				0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	
0 1 1				0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	
1 0 0				0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	
1 0 1				0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	
1 1 0				0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	
1 1 1				0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	0 0 0	0 0 1	

PUNCHED CARD PROGRAM INPUT FOR 8204 & 8205

The customer may specify the content of the ROM either by filling out the accompanying form or by using punched cards. He should note that:

1. "Zero" levels on data out lines are defined as low.
2. Address bit A_0 is the least significant address bit.
(See 8204 and 8205 data sheet)

Punched Card Data Input - Data to program the 8205 and the 8204 can be supplied in punched card-format. The format for the data is shown in Figure 1. Each data word is preceded by an address word which identifies its

position in memory. Figure 2 shows the deck format for the 8204 256 x 8 bit ROM. For the 8204 the first card in the deck contains the part number and it is immediately followed by up to 40 alphanumeric characters of customer supplied information used to identify the part. The 64 customer data cards follow immediately. Figure 3 shows the deck format for the 8205 512 x 8 ROM. For the 8205 the first card in the deck contains the part number and it is immediately followed by up to 40 alphanumeric characters of customer supplied information used to identify the part. 128 data cards follow immediately. The left-most digit in the data word corresponds to output O_8 and the right-most digit to output O_1 .




FIGURE 1. CARD DATA FORMAT




FIGURE 2. DECK FORMAT FOR 8204 ROM (256x8)




FIGURE 3. DECK FORMAT FOR 8205 ROM (512x8)

PUNCHED CARD PROGRAM INPUT FOR 8228

Punched card data to program can be transmitted directly to Signetics. Data information to program the ROM requires 128 80-column IBM punched cards per 4096 bit device and 64 punched cards per 256 bit device.

Input Deck Format

For each 4096 bit ROM, the customer should prepare an input card deck as shown in Figure 1. The first two cards should be punched as shown and placed at the start of the deck. The third card should contain "8228" in the first four columns. In the next 40 positions, the customer should fill in his

INPUT CARD

own part identification. These first three cards are then followed by 128 data cards. Immediately following are two cards to terminate the computer run. These should be punched by the customer.

Data Cards

Figure 2 shows the layout used in the data cards. Each data card specifies eight addresses and the four bits of data associated with these addresses. Address (i) tells the computer what position to assign Data (i) to etc. Immediately under this, a typical layout for the first two and the last data cards is shown.

DATA CARDS

FIGURE 2. DATA DECK LAYOUT

(8204,8205)
2048/4096 BIT READ ONLY MEMORY TRUTH TABLE/ORDERING BLANK

CUSTOMER: _____

THIS PORTION TO BE COMPLETED BY SIGNETICS

P.O. NO.: _____

PART NO.: _____

YOUR PART NO.: _____

S.D. NO.: _____

DATE: _____

DATE RECEIVED: _____

Note: For 256 x 8 Use This Page Only

246

Word	OUTPUT								Word	OUTPUT								Word	OUTPUT								Word	OUTPUT							
	O ₈	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁		O ₈	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁		O ₈	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁		O ₈	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁
0									64									128									192								
1									65									129									193								
2									66									130									194								
3									67									131									195								
4									68									132									196								
5									69									133									197								
6									70									134									198								
7									71									135									199								
8									72									136									200								
9									73									137									201								
10									74									138									202								
11									75									139									203								
12									76									140									204								
13									77									141									205								
14									78									142									206								
15									79									143									207								
16									80									144									208								
17									81									145									209								
18									82									146									210								
19									83									147									211								
20									84									148									212								
21									85									149									213								
22									86									150									214								
23									87									151									215								
24									88									152									216								

25		89		153		217	
26		90		154		218	
27		91		155		219	
28		92		156		220	
29		93		157		221	
30		94		158		222	
31		95		159		223	
32		96		160		224	
33		97		161		225	
34		98		162		226	
35		99		163		227	
36		100		164		228	
37		101		165		229	
38		102		166		230	
39		103		167		231	
40		104		168		232	
41		105		169		233	
42		106		170		234	
43		107		171		235	
44		108		172		236	
45		109		173		237	
46		110		174		238	
47		111		175		239	
48		112		176		240	
49		113		177		241	
50		114		178		242	
51		115		179		243	
52		116		180		244	
53		117		181		245	
54		118		182		246	
55		119		183		247	
56		120		184		248	
57		121		185		249	
58		122		186		250	
59		123		187		251	
60		124		188		252	
61		125		189		253	
62		126		190		254	
63		127		191		255	

(8204,8205)
2048/4096 BIT READ ONLY MEMORY TRUTH TABLE/ORDERING BLANK

CUSTOMER: _____

THIS PORTION TO BE COMPLETED BY SIGNETICS

P.O. NO.: _____

PART NO.: _____

YOUR PART NO.: _____

S.D. NO.: _____

DATE: _____

DATE RECEIVED: _____

Note: For 256 x 8 Use Previous Page Only

248

Word	OUTPUT								Word	OUTPUT								Word	OUTPUT								Word	OUTPUT							
	O ₈	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁		O ₈	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁		O ₈	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁		O ₈	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁
256									320									384									448								
257									321									385									449								
258									322									386									450								
259									323									387									451								
260									324									388									452								
261									325									389									453								
262									326									390									454								
263									327									391									455								
264									328									392									456								
265									329									393									457								
266									330									394									458								
267									331									395									459								
268									332									396									460								
269									333									397									461								
270									334									398									462								
271									335									399									463								
272									336									400									464								
273									337									401									465								
274									338									402									466								
275									339									403									467								
276									340									404									468								
277									341									405									469								
278									342									406									470								
279									343									407									471								
280									344									408									472								

281					345					409					473				
282					346					410					474				
283					347					411					475				
284					348					412					476				
285					349					413					477				
286					350					414					478				
287					351					415					479				
288					352					416					480				
289					353					417					481				
290					354					418					482				
291					355					419					483				
292					356					420					484				
293					357					421					485				
294					358					422					486				
295					359					423					487				
296					360					424					488				
297					361					425					489				
298					362					426					490				
299					363					427					491				
300					364					428					492				
301					365					429					493				
302					366					430					494				
303					367					431					495				
304					368					432					496				
305					369					433					497				
306					370					434					498				
307					371					435					499				
308					372					436					500				
309					373					437					501				
310					374					438					502				
311					375					439					503				
312					376					440					504				
313					377					441					505				
314					378					442					506				
315					379					443					507				
316					380					444					508				
317					381					445					509				
318					382					446					510				
319					383					447					511				

(8223,8224)

CB (XXX) 256 BIT READ ONLY MEMORIES TRUTH TABLE/ORDER BLANK

CUSTOMER: _____							THIS PORTION TO BE COMPLETED BY SIGNETICS							
P.O. NO.: _____							PART NO.: _____							
YOUR PART NO.: _____							S.D. NO.: _____							
DATE: _____							DATE RECEIVED: _____							
WORD	INPUTS						OUTPUTS							
	A ₄	A ₃	A ₂	A ₁	A ₀	ENABLE	B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀
0	0	0	0	0	0	0								
1	0	0	0	0	1	0								
2	0	0	0	1	0	0								
3	0	0	0	1	1	0								
4	0	0	1	0	0	0								
5	0	0	1	0	1	0								
6	0	0	1	1	0	0								
7	0	0	1	1	1	0								
8	0	1	0	0	0	0								
9	0	1	0	0	1	0								
10	0	1	0	1	0	0								
11	0	1	0	1	1	0								
12	0	1	1	0	0	0								
13	0	1	1	0	1	0								
14	0	1	1	1	0	0								
15	0	1	1	1	1	0								
16	1	0	0	0	0	0								
17	1	0	0	0	1	0								
18	1	0	0	1	0	0								
19	1	0	0	1	1	0								
20	1	0	1	0	0	0								
21	1	0	1	0	1	0								
22	1	0	1	1	0	0								
23	1	0	1	1	1	0								
24	1	1	0	0	0	0								
25	1	1	0	0	1	0								
26	1	1	0	1	0	0								
27	1	1	0	1	1	0								
28	1	1	1	0	0	0								
29	1	1	1	0	1	0								
30	1	1	1	1	0	0								
31	1	1	1	1	1	0								
ALL	X	X	X	X	X	1	1	1	1	1	1	1	1	1

(82S26) (82S29)
CB (XXXX) 1024 BIT READ ONLY MEMORY TRUTH TABLE/ORDER BLANK

CUSTOMER: _____				THIS PORTION TO BE COMPLETED BY SIGNETICS															
P.O. NO.: _____				PART NO.: _____															
YOUR PART NO.: _____				S.D. NO.: _____															
DATE: _____				DATE RECEIVED: _____															
Word	OUTPUT				Word	OUTPUT				Word	OUTPUT				Word	OUTPUT			
	O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁
0				64				128					192						
1				65				129					193						
2				66				130					194						
3				67				131					195						
4				68				132					196						
5				69				133					197						
6				70				134					198						
7				71				135					199						
8				72				136					200						
9				73				137					201						
10				74				138					202						
11				75				139					203						
12				76				140					204						
13				77				141					205						
14				78				142					206						
15				79				143					207						
16				80				144					208						
17				81				145					209						
18				82				146					210						
19				83				147					211						
20				84				148					212						
21				85				149					213						
22				86				150					214						
23				87				151					215						
24				88				152					216						
25				89				153					217						

26				90				154				218			
27				91				155				219			
28				92				156				220			
29				93				157				221			
30				94				158				222			
31				95				159				223			
32				96				160				224			
33				97				161				225			
34				98				162				226			
35				99				163				227			
36				100				164				228			
37				101				165				229			
38				102				166				230			
39				103				167				231			
40				104				168				232			
41				105				169				233			
42				106				170				234			
43				107				171				235			
44				108				172				236			
45				109				173				237			
46				110				174				238			
47				111				175				239			
48				112				176				240			
49				113				177				241			
50				114				178				242			
51				115				179				243			
52				116				180				244			
53				117				181				245			
54				118				182				246			
55				119				183				247			
56				120				184				248			
57				121				185				249			
58				122				186				250			
59				123				187				251			
60				124				188				252			
61				125				189				253			
62				126				190				254			
63				127				191				255			

(8228)

4096 BIT READ ONLY MEMORY TRUTH TABLE/ORDER BLANK

CUSTOMER: _____

THIS PORTION TO BE COMPLETED BY SIGNETICS

P.O. NO.: _____

PART NO.: _____

YOUR PART NO.: _____

S.D. NO.: _____

DATE: _____

DATE RECEIVED: _____

Word	OUTPUT																		
	O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁
0					70					140					210				
1					71					141					211				
2					72					142					212				
3					73					143					213				
4					74					144					214				
5					75					145					215				
6					76					146					216				
7					77					147					217				
8					78					148					218				
9					79					149					219				
10					80					150					220				
11					81					151					221				
12					82					152					222				
13					83					153					223				
14					84					154					224				
15					85					155					225				
16					86					156					226				
17					87					157					227				
18					88					158					228				
19					89					159					229				
20					90					160					230				
21					91					161					231				
22					92					162					232				
23					93					163					233				
24					94					164					234				
25					95					165					235				
26					96					166					236				
27					97					167					237				
28					98					168					238				

29				99				169				239			
30				100				170				240			
31				101				171				241			
32				102				172				242			
33				103				173				243			
34				104				174				244			
35				105				175				245			
36				106				176				246			
37				107				177				247			
38				108				178				248			
39				109				179				249			
40				110				180				250			
41				111				181				251			
42				112				182				252			
43				113				183				253			
44				114				184				254			
45				115				185				255			
46				116				186				256			
47				117				187				257			
48				118				188				258			
49				119				189				259			
50				120				190				260			
51				121				191				261			
52				122				192				262			
53				123				193				263			
54				124				194				264			
55				125				195				265			
56				126				196				266			
57				127				197				267			
58				128				198				268			
59				129				199				269			
60				130				200				270			
61				131				201				271			
62				132				202				272			
63				133				203				273			
64				134				204				274			
65				135				205				275			
66				136				206				276			
67				137				207				277			
68				138				208				278			
69				139				209				279			

(8228)

4096 BIT READ ONLY MEMORIES TRUTH TABLE/ORDER BLANK

CUSTOMER: _____
 P.O. NO.: _____
 YOUR PART NO.: _____
 DATE: _____

THIS PORTION TO BE COMPLETED BY SIGNETICS

PART NO.: _____
 S.D. NO.: _____
 DATE RECEIVED: _____

Word	OUTPUT																		
	O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁
280					350					420					490				
281					351					421					491				
282					352					422					492				
283					353					423					493				
284					354					424					494				
285					355					425					495				
286					356					426					496				
287					357					427					497				
288					358					428					498				
289					359					429					499				
290					360					430					500				
291					361					431					501				
292					362					432					502				
293					363					433					503				
294					364					434					504				
295					365					435					505				
296					366					436					506				
297					367					437					507				
298					368					438					508				
299					369					439					509				
300					370					440					510				
301					371					441					511				
302					372					442					512				
303					373					443					513				
304					374					444					514				
305					375					445					515				
306					376					446					516				
307					377					447					517				
308					378					448					518				

309				379				449				519			
310				380				450				520			
311				381				451				521			
312				382				452				522			
313				383				453				523			
314				384				454				524			
315				385				455				525			
316				386				456				526			
317				387				457				527			
318				388				458				528			
319				389				459				529			
320				390				460				530			
321				391				461				531			
322				392				462				532			
323				393				463				533			
324				394				464				534			
325				395				465				535			
326				396				466				536			
327				397				467				537			
328				398				468				538			
329				399				469				539			
330				400				470				540			
331				401				471				541			
332				402				472				542			
333				403				473				543			
334				404				474				544			
335				405				475				545			
336				406				476				546			
337				407				477				547			
338				408				478				548			
339				409				479				549			
340				410				480				550			
341				411				481				551			
342				412				482				552			
343				413				483				553			
344				414				484				554			
345				415				485				555			
346				416				486				556			
347				417				487				557			
348				418				488				558			
349				419				489				559			

(8228)
4096 BIT READ ONLY MEMORIES TRUTH TABLE/ORDER BLANK

CUSTOMER: _____				THIS PORTION TO BE COMPLETED BY SIGNETICS															
P.O. NO.: _____				PART NO.: _____															
YOUR PART NO.: _____				S.D. NO.: _____															
DATE: _____				DATE RECEIVED: _____															
Word	OUTPUT				Word	OUTPUT				Word	OUTPUT				Word	OUTPUT			
	O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁
560				630				700					770						
561				631				701					771						
562				632				702					772						
563				633				703					773						
564				634				704					774						
565				635				705					775						
566				636				706					776						
567				637				707					777						
568				638				708					778						
569				639				709					779						
570				640				710					780						
571				641				711					781						
572				642				712					782						
573				643				713					783						
574				644				714					784						
575				645				715					785						
576				646				716					786						
577				647				717					787						
578				648				718					788						
579				649				719					789						
580				650				720					790						
581				651				721					791						
582				652				722					792						
583				653				723					793						
584				654				724					794						
585				655				725					795						
586				656				726					796						
587				657				727					797						
588				658				728					798						

589				659				729				799				
590				660				730				800				
591				661				731				801				
592				662				732				802				
593				663				733				803				
594				664				734				804				
595				665				735				805				
596				666				736				806				
597				667				737				807				
598				668				738				808				
599				669				739				809				
600				670				740				810				
601				671				741				811				
602				672				742				812				
603				673				743				813				
604				674				744				814				
605				675				745				815				
606				676				746				816				
607				677				747				817				
608				678				748				818				
609				679				749				819				
610				680				750				820				
611				681				751				821				
612				682				752				822				
613				683				753				823				
614				684				754				824				
615				685				755				825				
616				686				756				826				
617				687				757				827				
618				688				758				828				
619				689				759				829				
620				690				760				830				
621				691				761				831				
622				692				762				832				
623				693				763				833				
624				694				764				834				
625				695				765				835				
626				696				766				836				
627				697				767				837				
628				698				768				838				
629				699				769				839				

(8228)

4096 BIT READ ONLY MEMORIES TRUTH TABLE/ORDER BLANK

CUSTOMER: _____				THIS PORTION TO BE COMPLETED BY SIGNETICS															
P.O. NO.: _____				PART NO.: _____															
YOUR PART NO.: _____				S.D. NO.: _____															
DATE: _____				DATE RECEIVED: _____															
Word	OUTPUT				Word	OUTPUT				Word	OUTPUT				Word	OUTPUT			
	O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁		O ₄	O ₃	O ₂	O ₁
840				910				980											
841				911				981											
842				912				982											
843				913				983											
844				914				984											
845				915				985											
846				916				986											
847				917				987											
848				918				988											
849				919				989											
850				920				990											
851				921				991											
852				922				992											
853				923				993											
854				924				994											
855				925				995											
856				926				996											
857				927				997											
858				928				998											
859				929				999											
860				930				1000											
861				931				1001											
862				932				1002											
863				933				1003											
864				934				1004											
865				935				1005											
866				936				1006											
867				937				1007											
868				938				1008											

SALES OFFICES

- **New England Regional Sales Office:** Miller Building, Suite 11
594 Marrett Road, Lexington, Massachusetts 02173
Phone (617) 861-0840 TWX: (710) 326-6711
- **Atlantic States Regional Sales Office:** 2460 Lemoine Ave., Fort Lee, New Jersey 07024
Phone: (201) 947-9870 TWX: (710) 991-9794
- Florida:** 3267 San Mateo, Clearwater 33515
Phone: (813) 726-3469 TWX: (810) 866-0437
- Florida:** 4347 Northwest 2nd Court
Boca Raton, Florida 33432
Phone: (305) 391-8318 TWX: (510) 953-7538
- Maryland:** Silver Springs
Phone: (301) 946-6030
- Pennsylvania and Southern New Jersey:** P. O. Box 431
Oakwood Drive, Medford, New Jersey 08055
Phone: (609) 665-5071
- Virginia:** 12001 Whip Road, Reston 22070
Phone: (301) 946-6030
- **Central Regional Sales Office:** 5105 Tollview Drive, Suite 209
Rolling Meadows, Illinois 60008
Phone: (312) 259-8300 TWX: (910) 687-0765
- Minnesota:** 7710 Computer Ave., Suite 132, Minneapolis 55435
Phone: (612) 922-2801 TWX: (910) 576-2740
- Ohio:** 3300 So. Dixie Drive, Suite 220, Dayton 45439
Phone: (513) 294-8722
- **Northwest Regional Sales Office:** 811 E. Arques,
Sunnyvale, CA 94086
Phone (408) 739-7700 TWX: (910) 339-9220 (910) 339-9283
- **Southwest Regional Sales Office:** 2061 Business Center Dr.
Suite 214, Irvine, CA 92664
Phone: (714) 833-8980, (213) 924-1668 TWX: (910) 595-1506
- Arizona:** 4747 No. 16th St., Suite D-102, Phoenix
Phone: (602) 265-3153
- California:** P. O. Box 788, Del Mar 92014
Phone: (714) 453-7570

REPRESENTATIVES

- ALABAMA**
Huntsville 35801: Compar Corp., 904 Bob Wallace Ave., Suite A
Phone: (205) 539-8476
- ARIZONA**
Scottsdale 85252: Compar Corp., Box 1607
Phone: (602) 947-4336 TWX: (910) 950-1293
- CALIFORNIA**
San Diego 92123: Celtec Company, Inc., 8799 Balboa Avenue
Phone: (714) 279-7961 TWX: (910) 335-1512
- CANADA**
Toronto 17, Ontario: Corning Glass Works of Canada, Ltd.,
135 Vanderhoff Ave.
Phone: (416) 421-1500 TWX: (610) 491-2155
- Montreal 265, Quebec:** Corning Glass Works of Canada,
7065 Chester Ave.
- COLORADO**
Denver 80237: Parker Webster Company, 8213 E. Kenyon Dr.
Phone: (303) 770-1972

CONNECTICUT

Hamden 06518: Compar Corp., P. O. Box 5204
Phone: (203) 288-9276 TWX: (710) 465-1540

FLORIDA

Altamonte Springs 32701: WMM Associates, Inc., 515 Tivoli Ct.
Phone: (305) 831-4645

Clearwater 33516: WMM Associates, Inc., 1260A S. Highland Ave.
Phone: (813) 446-0075

Pompano Beach 33060: WMM Associates, Inc.,
721 South East 6th Terrace
Phone: (305) 943-3091

INDIANA

Indianapolis 46250: R. H. Newsom Associates, 6320 Woburn Dr.
Phone: (317) 849-4442

MARYLAND

Silver Springs 20904: Mechtronics Sales, Inc., 11700 Old Columbia Pike, Suite L-6 Phone: (301) 622-2420

MASSACHUSETTS

Newton Highlands 02161: Compar Corp., 88 Needham Street
Phone: (617) 969-7140 TWX: (710) 335-1686

MICHIGAN

Grosse Pointe Park 48230: Greiner Associates, Inc.,
15324 E. Jefferson
Phone: (313) 499-0188, (313) 499-0189 TWX: (801) 221-5157

MINNESOTA

Minneapolis 55416: Compar Corp., P. O. Box 16183
Phone: (612) 922-7011

MISSOURI

St. Louis 63141: Compar Corp., 11734 Lackland Industrial Drive
Phone: (314) 567-3399 TWX: (910) 764-0839

UPSTATE NEW YORK

Dewitt 13214: TriTech Electronics, Inc.,
P. O. Box C Phone: (315) 446-2881

NORTH CAROLINA

Winston-Salem 27101: Compar Corp., 1106 Burke Street
Phone: (919) 723-1002 TWX: (510) 931-3101

OHIO

Dayton 45405: Compar Corp., P. O. Box 57, Forest Park Branch
Phone: (415) 435-1301

Fairview Park 44126: Compar Corp., P. O. Box 4791
Phone: (216) 333-4120 TWX: (810) 421-8396

TEXAS

Richardson 75080: Semiconductor Sales Associates,
312 North Central Expressway, Suite 213
Phone: (214) 231-6181

WASHINGTON

Bellevue 98009: Western Technical Sales, P. O. Box 902
Phone: (206) 454-3906 TWX: (910) 443-2309

DISTRIBUTORS

ARIZONA

Phoenix 85009: Hamilton/Avnet Electronics, 1739 N. 28th Ave.
Phone: (602) 269-1391 TELEX: 667-450

CALIFORNIA

Burbank 91504: Compar Corp., 2908 Naomi Avenue
Phone: (213) 843-1772 TWX: (910) 498-2203
Burlingame 94010: Compar Corp., 820 Airport Blvd.
Phone: (415) 347-5411 TWX: (910) 374-2366

Culver City 90230: Hamilton Electro Sales, 10912 W. Washington
Phone: (213) 559-3311 TELEX: 677-100, 674-381, 674-354

El Monte 91731: G. S. Marshall, 9674 Telstar Avenue
Phone: (213) 686-1500 TWX: (910) 587-1565

Los Angeles 90022: KT/Wesco Electronics, 5650 Jillson Street
Phone: (213) 685-9525 TWX: (910) 580-1980

Mountain View 94041: Hamilton/Avnet Electronics,
340 East Middlefield Road
Phone: (415) 961-7000 TELEX: 348-201

Palo Alto 94303: Wesco Electronics, 3973 East Bayshore Road
Phone: (415) 968-3475 TWX: (910) 379-6488

San Diego 92111: G. S. Marshall, 7990 Engineer Road, Suite 1
Phone: (714) 278-6350 TWX: (910) 587-1565

San Diego 92123: Hamilton/Avnet Electronics,
5567 Keeny Villa Rd.
Phone: (714) 279-2421

San Diego 92123: Kierulff Electronics, 8797 Balboa Avenue
Phone: (714) 278-2112 TWX: (910) 335-1182

CANADA

Toronto, Ontario: Cesco Electronics, Ltd., 24 Martin Ross Avenue
Phone: (416) 638-5250

Montreal, Quebec: Cesco Electronics, Ltd., 4050 Jean Talon West
Phone: (514) 735-5511 TWX: (610) 421-3445

Ottawa, Ontario: Cesco Electronics, Ltd., 1300 Carling Avenue
Phone: (613) 729-5118

Quebec: Cesco Electronics, Ltd., 98 St. Vallier Street
Phone: (418) 524-3518

COLORADO

Denver 80216: Hamilton/Avnet Electronics, 1400 W. 46th Avenue
Phone: (303) 433-8551 TELEX: 45872

FLORIDA

Hollywood 33021: Hamilton/Avnet Electronics, 4020 No. 29th Ave.
Phone: (305) 925-5401 TELEX: 51-4328

Orlando 32805: Hammond Electronics, 911 West Central Blvd.
Phone: (305) 241-6601 TWX: (810) 850-4121

ILLINOIS

Elmhurst 60126: Semiconductor Specialists, Inc.,
195 Spangler Avenue, Elmhurst Industrial Park
Phone: (312) 279-1000 TWX: 254-0169

Schiller Park 60176: Hamilton/Avnet Electronics, 3901 Pace Court
Phone: (312) 678-6310 TELEX: 728-330

KANSAS

Prairie Village 66208: Hamilton/Avnet Electronics,
3500 West 75th Street
Phone: (913) 362-3250

MARYLAND

Hanover 21076: Hamilton/Avnet Electronics, 7255 Standard Drive,
P. O. Box 8647
Phone: (301) 796-5000 TELEX: 879-68

Rockville 20850: Pioneer Washington Electronics, Inc.,
1037 Taft Street Phone: (301) 424-3300

MASSACHUSETTS

Burlington 01803: Hamilton/Avnet Electronics
207 Cambridge Street
Phone: (617) 272-3060 TELEX: 9494-61

Needham Heights 02194: Kierulff/Schley, 14 Charles Street
Phone: (617) 449-3600 TWX: (710) 325-1179

MICHIGAN

Livonia 48150: Hamilton/Avnet Electronics, 13150 Wayne Rd.
Phone: (313) 522-4700

Detroit 48240: Semiconductor Specialists, Inc.,
25127 W. Six Mile Road
Phone: (313) 255-0300 TWX: (910) 254-0169

MINNESOTA

Minneapolis 55420: Semiconductor Specialists, Inc.,
8030 Cedar Avenue, South
Phone: (612) 854-8841

MISSOURI

Hazelwood 63042: Hamilton/Avnet Electronics, 400 Brookes Lane
Phone: (314) 731-1144 TELEX: 442348

NORTHERN NEW JERSEY

Cedar Grove 07009: Hamilton/Avnet Electronics,
220 Little Falls Road
Phone: (201) 239-0800 TELEX: 138313

SOUTHERN NEW JERSEY AND PENNSYLVANIA

Cherry Hill, N. J. 08034: Hamilton/Avnet Electronics,
1608-10 W. Marlton Pike
Phone: (609) 662-9337 TELEX: 834737

Cherry Hill, N. J. 08034: Milgray-Delaware Valley,
1165 Marlkress Road
Phone: N.J. (609) 424-1300 Phila. (215) 228-2000
TWX: (710) 896-0405

NEW YORK

Buffalo 14202: Summit Distributors, Inc., 916 Main Street
Phone: (716) 884-3450 TWX: (710) 522-1692

Farmingdale, L. I., 11735: Arrow Electronics,
900 Broad Hollow Rd.
Phone: (516) 995-2100

Hauppauge, L.I. 11787: Semiconductor Concepts, Inc.,
Engineer Road
Phone: (516) 273-1234 TWX: (510) 227-6232

Syracuse 13211: Hamilton/Avnet Electronics, 222 Boss Rd.
Phone: (315) 437-2642

Woodbury, L.I. 11797: Harvey Radio, 60 Crossways Park West
Phone: (516) 921-8700 TWX: (510) 221-2184

OHIO

Cleveland 44105: Pioneer Standard Electronics,
5403 Prospect Ave., P. O. Box 05100
Phone: (216) 587-3600 TWX: (810) 421-8238

Kettering 45429: Arrow Electronics, 3100 Plainfield Road
Phone: (513) 253-9176 TWX: (810) 459-1611

TEXAS

Dallas 75207: Hamilton/Avnet Electronics, 2403 Farrington Ave.
Phone: (214) 638-2850 TELEX: 732359

Dallas 75220: Solid State Electronics Company,
2643 Manana Dr., P. O. Box 20299
Phone: (214) 352-2601

Houston 77019: Hamilton/Avnet Electronics,
1216 West Clay Street
Phone: (713) 526-4661 TELEX: 762589

WASHINGTON

Seattle 98121: Hamilton/Avnet Electronics, 2320 Sixth Avenue
Phone: (206) 624-5930 TELEX: 32249

INTERNATIONAL SALES

EUROPEAN HEADQUARTERS

Signetics International Corp., Yeoman House, 63 Croydon Road, Penge, London, S.E. 20, England
Phone: (01) 6592111 TELEX: 946619

FRANCE

Signetics S.A.R.L., 90 Rue Baudin, F 92 Levallois-Perret, France
Phone: 739-85-80/739-96-40 TELEX: 62014

WEST GERMANY

Signetics GmbH, Ernst-Hahn-Strasse 17,
D 7 Stuttgart 80, West Germany
Phone: (0711) 73-50-61 TELEX: 7255798

STOCKING DISTRIBUTORS

AUSTRALIA

Pye Industries, Ltd., Technico Electronics Division,
53 Carrington Rd., Marrickville, Sydney, N.S.W.
Phone: 55-0411 TELEX: 790-21490

Pye Industries, Ltd., Technico Electronics Division,
2-18 Normanby Road, South Melbourne, Vic.
Phone 69-60-61 TELEX: 31240

BELGIUM

Klaasing Benelux S.A., 30 Rue Leon Frederic, 1040 Brussels
Phone: (02) 33-62-63, 34-20-30 TELEX: 25003

WEST GERMANY

EBV Elektronik GmbH, Augustenstrasse 79, D-8 Muenchen 2
Phone: (0811) 52-53-40/48 TELEX: 524535

EBV Elektronik GmbH, Myliusstrasse 54 D-6 Frankfurt/Main 1
Phone: (0611) 72-04-16/18 TELEX: 413590

EBV Elektronik GmbH, Scheurenstrasse 1, D-4 Duesseldorf
Phone: (0211) 8-48-46/47 TELEX: 8587267

"Mueteron" Muller & Co. KG, Postfach 164, Bornstrasse 65,
D-28 Bremen 1
Phone: (0421) 31-04-85 TELEX: 245-325

Dima-Elektronik Karl Manger KG, Postfach 80 0744
Robert-Leichtstrasse 43, D-7 Stuttgart-Vaihingen 80
Phone (0711) 73-40-50/9 TELEX: 255-642

Distrion GmbH, D-1 Berlin 31, Wilhelmstraße 39-41
Phone: 0311/870144 TELEX: 18-27-58

Signetics GmbH, Eulenkrugstr. 81 E, D-2 Hamburg 67
Phone: (411) 60-35-242

AUSTRIA

Ing. Ernst Steiner, Beckgasse 30, A-1130 Wien
Phone: (222) 82-10-605

SWITZERLAND

Dewald AG, Seestrasse 561, CH 8038, Zuerich
Phone: (051) 45-13-00 TELEX: 52012

FRANCE

S. A. Gallec Electronique, 78, Avenue des Champs-Elysees,
Paris 8e Phone: 359-58-38/255-67-10/255-67-11

R.T.F., 73, Av. de Neuilly, 92 - Neuilly sur Seine, Paris
Phone: 722.70.40 TELEX: 65.933

Elic 38, le Bureau Barisien S.A.R.L.,
8-10 Avenue du Grand Sablon, 38 La Tronche
Phone: (76) 87-67-71 TELEX: 32-739

ITALY

Metroelettronica S.A.S., Viale Cirene 18, I-20135 Milano
Phone: 546-26-41 TELEX: 33-168 Metronic

ISRAEL

Rapac Electronics Ltd., P. O. Box 18053, 15 Karl Herbst St.,
Tel-Baruch, Tel-Aviv Phone: 77 71 15,6,7 TELEX: TV 528

UNITED KINGDOM

Quarndon Electronics Ltd., Slack Lane, Derby, Derbyshire
Phone: (0332) 3 26 51 TELEX: 37163

S.D.S. (Portsmouth) Ltd., Hilsea Industrial Estate
Portsmouth, Hampshire
Phone: 6 53 11 TELEX: 86114

Semicomps Ltd., 5 Northfield Industrial Estate,
Beresford Ave., Wembley, Middlesex
Phone: (01) 903-3161 TELEX: 935243

A. M. Lock & Co. Ltd., 79 Union St., Oldham, Lancs, England
Phone: 061-624-6832

SCOTLAND

Semicomps Northern Ltd., 44, The Square, Kelso, Roxburghshire
Phone: 2366 TELEX: 72692

SWEDEN, NORWAY, FINLAND

A. B. Kuno Kallman, Jarntorget 7, S-413 04 Goteborg SV,
Phone: 17-01-20 TELEX: 21072

DENMARK

E. Friis-Mikkelsen A/S, Krogshojvej 51, DK-2880 Bagsvaerd
Phone: (01) 986333 TELEX: 2350

THE NETHERLANDS

Mulder-Hardenberg, P. O. Box 5059, Westerhoutpark 1-A, Haarlem
Phone: (023) 3191 84 TELEX: 41431

JAPAN

Asahi Glass Co., Ltd., 1-2 Marunouchi, 2 Chome Chiyoda-ku, Tokyo
Phone: 218-5536 TELEX: 4616

REPRESENTATIVES

SWEDEN, NORWAY, FINLAND

A. B. Kuno Kallman, Jarntorget 7, S-413 04 Goteborg SV, Sweden
Phone 17-01-20 TELEX: 21072

ISRAEL

Rapac Electronics Ltd., P. O. Box 18053, 15 Karl Herbst St.,
Tel-Baruch, Tel-Aviv Phone: 77 71 15,6,7 TELEX: TV 528

JAPAN

Asahi Glass Co., Ltd., 1-2 Marunouchi, 2 Chome,
Chiyoda-ku, Tokyo Phone 218-5536 TELEX: 4616

SWITZERLAND

Dewald AG, Seestrasse 561, CH 8038 Zuerich
Phone: (051) 45-13-00 TELEX: 52012

INDIA

Semiconductors Limited, Radia House, 6, Rampart Row,
Fort, Bombay - 1
Phone: 293667 TELEX: Transducer, Bombay



signetics

**811 EAST ARQUES AVENUE
SUNNYVALE, CALIFORNIA 94086
TEL: (408) 739-7700
TWX: (910) 339-9283**