







THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DATA GENERAL CORPORATION.
NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR
IN PART AS THE BASIS FOR MANUFACTURE OR SALE OF
ITEMS WITHOUT WRITTEN PERMISSION.









THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DATA GENERAL CORPORATION AND SHALL NOT BE COPIED OR DISCLOSED IN WHOLE OR IN PART AS THE BASIS FOR MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.



Checking for
has 20-33

First 2 nibbles
(the first 16 bits)
and 15 after nibble xfer

see if you got has 20-33



REVISIONS				
REV.	DESCRIPTION	DRFTG.	APP. BY	DATE
O1	REVISED PER MDO PRINT	RHS		11/19/70
O2	REVISED PER ECO 117	RHS		12/14/70
O3	REV PER ECO 138 SHEET 1	RHS		12/21/70
O4	REV PER ECO 148	RHS		1/1/71
O5	REV PER ECO # 199,209	RHS		2/19/71
O6	ADD REF. DESIG. PER ECO # 366	RHS		6/19/71
O7	REV PER ECO # 992	RHS		6/19/71




QTY.	DESCRIPTION	PART NO.
DRAWN		
CHECKED	K French 1/19/70	
ENGINEER	K Green 12/18/70	
APPROVED		
FIRST USED ON	107-000083	
FINISH		
SIZE		
CODE		
DRAWING NUMBER	000088	REV 15

DATA GENERAL CORPORATION
SOUTHBORO, MASSACHUSETTS 01772

TITLE

CPU NOVA 1200

SHEET 3 OF 4



REVISIONS				
REV.	DESCRIPTION	DRFTG.	APP. BY	DATE
01	REVISED PER MDK PRINT	RHS		11/17/70
02	REV PER ECO 17 SHEET 3	RHS		12/4/70
03	REV PER ECO 138 SHEET 1	RHS		12/20/70
04	REV PER ECO 148	RHS		1/4/71
05	REV PER ECO #194, 209	RHS		2/1/71
06	ADD REF. DESIGN PER ECO #366	RHS		6/13/71
14	PER ECO #992	RHS		6/29/72


U40, 39, 38, 37 = MBO

0	4	8	12
1	5	9	13
2	6	10	14
3	7	11	15

**105, 106, 107, 108
Accumulator Buffer
Nibble Buffer**

QTY.	DESCRIPTION	PART NO.
DRAWN		
CHECKED	R French	12/8/70
ENGINEER	K. Green	12/8/70
APPROVED		
FIRST USED ON	107-000083	
FINISH		
SIZE	CODE	DRAWING NUMBER
D	001	000088
REV		15

THIS DRAWING AND SPECIFICATIONS HEREIN, ARE THE PROPERTY OF DATA GENERAL CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.






Figure C-2 Timing For The Processor Timing Generator During Fetch or Key

Betwens TS0 + TS3
have an extra 150 Ns
allows time to decode
Instruction and set up
controls for ~~both~~ that are necessary
for instruction 1





Figure C-3 Timing For The Accumulator Timing Generator

Process Time
Accumulator Timing
Memory Timing Gen

ACCUMULATOR TRUTH TABLE (88-4-B6 & B7 U124 & U123)

ACTG0	ACTG1	
0	0	BITS 12-15
1	0	BITS 8-11
1	1	BITS 4-7
0	1	BITS 0-3

10/10 Current rating of power supply
10/20 17 April



NOTE - IF LOOPING TS0, CLOCK FREEZES WITH ALL ONES UNTIL FIRST CLOCK IN TS3.

DG-00047

Figure C-4 Timing For The Memory Timing Generator