# SN54194, SN54LS194A, SN54S194, SN74194, SN74LS194A, SN74S194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

MARCH 1974-REVISED MARCH 1988

- Parallel Inputs and Outputs
- Four Operating Modes:

Synchronous Parallel Load Right Shift Left Shift Do Nothing

- Positive Edge-Triggered Clocking
- Direct Overriding Clear

TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION				
<b>194</b>	36 MHz	195 mW				
'LS194A	36 MHz	75 mW				
<b>'</b> \$194	105 MHz	425 mW				

### description

These bidirectional shift registers are designed to incorporate virtually all of the features a system designer may want in a shift register. The circuit contains 46 equivalent gates and features parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Inhibit clock (do nothing)
Shift right (in the direction Q<sub>A</sub> toward Q<sub>D</sub>)
Shift left (in the direction Q<sub>D</sub> toward Q<sub>A</sub>)
Parallel (broadside) load

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, SO and S1, high. The data are loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.


Shift right is accomplished synchronously with the rising edge of the clock pulse when SO is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When SO is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the shift register is inhibited when both mode control inputs are low. The mode controls of the SN54194/SN74194 should be changed only while the clock input is high.

SN54194, SN54LS194A, SN54S194 . . . J OR W PACKAGE SN74194 . . . N PACKAGE SN74LS194A, SN74S194 . . . D OR N PACKAGE (TOP VIEW)


CLR	Πī	U16	D∨cc
SR SER	<b>]</b> 2	15	
Α	□ 3	14	□ ав
В	□4	13	Ωc
С	□ 5	12	_ σ <sub>D</sub>
D	□6	11	CLK
SL SER	<b>□</b> 7	10	_ S1
GND	Œ	9	_ so

SN54LS194A, SN54S194 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

# logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D. J. N. and W packages.


#### **FUNCTION TABLE**

INPUTS						OUTPUTS							
	MC	DE	01 001	SE	RIAL	PARALLEL						Λ-	
CLEAR	S1	SO	CLOCK	LEFT	RIGHT	Α	В	С	٥	QA	σB	αc	αD
L	Х	Х	х	Х	Х	х	Х	Х	X	L,	L	L	L
H	Х	×	L	×	X	×	Х	Х	Х	Q <sub>A0</sub>	$\sigma_{B0}$	$a_{co}$	$a_{D0}$
н	Н	Н	↑ Ì	х	х	а	b	c	d	a	b	c	d
Н Н	L	н	<b>†</b>	Х	H.	×	×	×	×	н	$\alpha_{An}$	$Q_{Bn}$	$\alpha_{Cn}$
н	L	Н	<b>†</b>	х	L	х	Х	Х	X	Ł	$Q_{An}$	$o_{Bn}$	$Q_{C\Pi}$
Н	Н	L	†	Н	×	×	×	X	×	QBn	$\alpha_{\text{Cn}}$	$\alpha_{Dn}$	н
н	Н	L	1	L	х	×	Х	Х	Х	Ω <sub>Bn</sub>	$\alpha_{Cn}$	$\sigma_{D^{\mathbf{n}}}$	L
н	L	L.	×	X	X	х	Х	Х	X	$\alpha_{A0}$		$\sigma_{\text{CO}}$	Q <sub>D0</sub>


- H = high level (steady state)
- L = low level (steady state)
- X = irrelevant (any input, including transitions)
- 1 = transition from low to high level
- a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively.
- $\Omega_{A0}$ ,  $\Omega_{B0}$ ,  $\Omega_{C0}$ ,  $\Omega_{D0} =$  the level of  $\Omega_{A}$ ,  $\Omega_{B}$ ,  $\Omega_{C}$ , or  $\Omega_{D}$ , respectively, before the indicated steady-state input conditions were established.
- $\Omega_{An}$ ,  $\Omega_{Bn}$ ,  $\Omega_{Cn}$ ,  $\Omega_{Dn}$  = the level of  $Q_A$ ,  $\Omega_B$ ,  $Q_C$ , respectively, before the most-recent  $\uparrow$  transition of the clock.

#### schematics of inputs and outputs


#### 194





### 'LS194A



#### 'S194







typical clear, load, right-shift, left-shift, inhibit, and clear sequences

