

2-INPUT, 4-BIT DIGITAL MULTIPLEXER 8267

DESCRIPTION


The 8266/8267 2-Input, 4-Bit Digital Multiplexer is a monolithic array utilizing familiar TTL circuit structures. The 8267 features a bare-collector output to allow expansion with other devices.

The multiplexer is intended for use at the inputs to adders, registers and in other parallel data handling applications.

The multiplexer is able to choose from two different input sources, each containing 4 bits: A = (A₀, A₁, A₂, A₃), B = (B0, B1, B2, B3). The selection is controlled by the input So, while the second control input, S1, is held at zero.

For conditional complementing, the two inputs (An, Bn) are tied together to form the function TRUE/COMPLE-MENT, which is needed in conjunction with added elements to perform ADDITION/SUBTRACTION. Further, the inhibit state $S_0 = S_1 = 1$ can be used to facilitate transfer operations in an arithmetic section.

LOGIC DIAGRAM




TRUTH TABLE

SELECT	LINES	OUTPUTS		
S ₀	S ₁	f _n (0, 1, 2, 3)		
0	0	B _n		
0	1	B _n		
1]	0	A _n		
1	1	1		

DIGITAL 8000 SERIES TTL/MSI

SCHEMATIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS			TEST CONDITIONS					NOTES	
	MIN. T	TYP.	TYP. MAX.	UNITS	An	B _n	s _o	s ₁	OUTPUTS	
"1" Output Voltage (8266)	2.6	3.5		v	V8.0	2.0V	0.8∨	0.8V	-800μA	7
"0" Output Voltage			0.40	V	2.0V	2.0V	2.0V	0.8∨	16mA	8
"1" Output Leakage Current (8267)			25	μА	0.6V	2.0V	2.0V	∨8.0		10
"0" Input Current										
A _n , B _n	-0.1		-1.6	mA	0.4V	0.4V	0∨	0∨		
s ₀ , s ₁	-0.1		-1.6	mA			0.4V	0.4∨		
"1" Input Current		}					ļ			
A _n , B _n			40	μΑ	4.5V	4.5V		2.0V		
s ₀ , s ₁			40	μА			4.5V	4.5V		
Input Voltage Rating										
S ₀ , A _n , B _n	5.5			V	10mA	10mA	10mA	2.0∨		
s ₁	5.5			V			2.0∨	10mA		
Output Short Circuit			1			Į		ļ	,	
Current (8266)	-20		-70	mA					0V	11, 12


$T_A = 25^{\circ} C$ and $V_{CC} = 5.0 V$

CHARACTERISTICS		LIMITS			TEST CONDITIONS					
	MIN.	TYP.	MAX.	UNITS	A _n	B _n	s _o	s ₁	OUTPUTS	NOTES
Propagation Delay (8266)			ĺ							
S ₀ to f _n (short path)		18	28	ns						9
S ₀ to f _n (long path)		20	30	ns	,					9
A _n to f _n		13	20	ns						9
B _n , S ₁ to f _n		14	25	ns						9
Propagation Delay (8267)									1	
S_0 to f_n		27	36	ns						9
A _n to f _n	:	15	20	ns						9
B _n , S ₁ to f _n		21	28	ns						9
S ₀ to f _n (short path)		18	28	ns						9
Power/Current Consumption		200/ 38.1	275/ 52.4	mW/ mA	4.5V	ov	4.5V	ov		12

NOTES:


- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically
- All measurements are taken with ground pin tied to zero voits.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND logic definition:
 "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each gate element independently. Output source current is supplied through a resistor to
- 7.
- 8.
- Output sink current is supplied through a resistor to V_{CC} . Refer to AC Test Figure. Connect an external 1k \pm 1% resistor from V_{CC} to the output 10. for this test.
- 11. Not more than one output should be shorted at a time.
- $V_{CC} = 5.26$ volts.

AC TEST FIGURE AND WAVEFORMS




	8266	8267
R ₁	8	330Ω
R ₂	84.5Ω	470Ω

NON-INVERTING PATHS









INVERTING PATHS



TYPICAL APPLICATIONS

