

This synchronous decade counter features an internal carry lookahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode is operation eliminates the output counting spikes that are normally associated with asynchronous (rippie clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform. This counter is fully programmable; that is, the output may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. Lovi-to-high transitions at the load input of this device should be avoided when the clock is low if the enable inputs are high at or before the transition. The clear function is asynchronous and a low level at the clear input sets all four of the flipflop outputs low regardless of the levels of clock, load, or enable inputs. The carry look-shead circuitry provides for cascading counters for n-bit synchronous applications without additional gatting. Instrumental in accomplishing this function is two count-enable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the QA output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low-level transitions at the enable P or T inputs should occur only when the clock input is high.


PIN ARRANGEMENT



BBLOCK DIAGRAM



TYPICAL CLEAR, PRESET, AND INHIBIT SEQUENCE



■ RECOMMENDED OPERATING CONDITIONS

It	em	Symbol	min	typ	max	Unit	
Clock fre	quency	felock	0	_	25	MHz	
Clock pul	se width	tw(clock)	25	_	_	ns	
Clear pul	se width	tu(clear)	20	_	_	ns	
	A, B, C, D	fou	20	-	-	ļ	
Setup time	Enable P, T		20	_	_	ns	
	Load	1	20	_	_	1	
Hold time		th	3	_	_	ns	

HD74LS160A

ELECTRICAL CHARACTERISTICS ($Ta = -20 \sim +75$ °C)

Item Sym		Symbol	Test Condition	ons	min	typ*	max	Unit
	. 1.	VIH			2.0	_	-	V
ın	put voltage	VIL			_	_	0.8	V
		Voн	$V_{CC} = 4.75 \text{V}, V_{IH} = 2 \text{V}, V_{IL} = 0.8$	$V, I_{OH} = -400 \mu A$	2.7	-		V
O	itput voltage		$V_{CC} = 4.75 \text{V}, V_{IH} = 2 \text{V},$	IoL = 4mA	_	_	0.4	
		Vol	$V_{IL}=0.8V$	$I_{OL} = 8 \text{mA}$	_	_	0.5	V
T	Data, Enable P						20	μА
Input current	Load, Clock, Enable T	III	$V_{CC} = 5.25 \text{V}, V_I = 2.7 \text{V}$	_		40		
	Clear	1		_	-	20		
	Data, Enable P				<u> </u>	-0.4	-	
	Load, Clock, Enable T	In	$V_{CC} = 5.25 \text{V}, V_I = 0.4 \text{V}$	_	-	-0.8	mA mA	
	Clear	7		_	-	-0.4		
-	Data, Enable P					0.1		
Ī	Load, Clock, Enable T	I_{I}	$V_{CC} = 5.25 \text{ V}, V_I = 7 \text{ V}$		-	0.2		
	Clear	7	: 		-	-	0.1	
SI	nort-circuit output current	Ios	$V_{CC} = 5.25 \text{V}$		- 20	_	- 100	mA
		Іссн	$V_{CC} = 5.25 \text{V}$			18	31	mA
Supply current **		Icci	$V_{CC} = 5.25 \text{V}$		_	19	32	mA
In	put clamp voltage	Vik	$V_{CC} = 4.75 \text{V}, I_{IN} = -18 \text{m}$	A	_	_	-1.5	v

^{*} V_{CC}=5V, Ta=25°C


ESWITCHING CHARACTERISTICS ($V_{CC} = 5V$, $T_a = 25^{\circ}C$)

Item	Symbol	Inputs	Outputs	Test Conditions	min	typ	max	Unit
Maximum clock frequency	fmax	Clock	QA~QD		25	32	_	MHz
	tplh	Cl1	Ripple		_	20	35	ns
	tphl	Clock	Carry		_	18	35	ns
	tplH	Clock (Load="H")		$C_L = 15 \text{pF}.$ $R_L = 2 \text{k}\Omega$		13	24	ns
	tрнL		QA~QD		_	18	27	ns
Propagation delay time	iplh	Clock (Load="L")			_	13	24	ns
	tph1.		$Q_A \sim Q_D$			18	27	ns
	tplH	D 11 D	Ripple		_	9	14	ns
	tрнL	Enable T	Carry			9	14	ns
	tPHL.	Clear	QA-QD		_	20	28	ns


^{**} I_{CCH} is measured with the load input high, then again with the load input low, with all other inputs high and all outputs open.
I_{CCL} is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

TESTING METHOD

1) Test Circuit



TIMING METHOD



Notes) 1. C_L includes probe and jig capacitance.


2 All diodes are 1S2074 (H).

2) Testing Table


			Inputs								Outputs				
Item	From input to output	Clear 1		En	Enable Clock		Data							Ripple	
			Load	.b	T	Clock	Α	В	С	D	Qλ	Qis	Qc	Qυ	Carry
fmus	ii ii	4.5V	4.5V	4.5V	4.5V	IN	GND	GND	GND	GND	OUT	OUT	OUT	OUT	OUT
	CK-→Ripply Carry	4.5V	4.5V	4,5V	4.5V	IN	GND	GND	GND	GND	_		_	-	OUT
	CK→Q	4.5V	4.5V	4.5V	4.5V	IN	GND	GND	GND	GND	OUT	OUT	OUT	OUT	
tri.n	CK→Q	4.5V	GND	GND	GND	IN	IN*	IN*	IN.	IN*	OUT	OUT	OUT	OUT	
trнi.	Enable T→Ripple Carry	4.5V	GND	4.5V	IN	IN	4.5V	GND	GND	4.5V	-	_	-		оит
	CLR⊶Q	IN	GND	GND	GND	IN**	4.5V	4.5V	4.5V	4.5V	OUT	OUT	OUT	OUT	_

Measuring outputs correspond to this condition, each outputs (QA, QB, QC, and QD) must not be over the following rate, "H", "L", "L", and "H".


Waveform-1 fmax, tPLH, tPHL (Clock→Q, Ripple Carry) Waveform-2 tPLH, tPHL (Clock→Q)




Notes) Ctock input pulse; $t_{TLH \le 1}$ 15ns, $t_{THL} \le 6$ ns, PRR = 1MHz, duty cycle=50% and: for f_{max} , $t_{TLH} = t_{THL} \le 2$.5ns. t_n is reference bit time when all outputs are low.



Notes) Input pulse: t_{TLH}≤15ns, t_{THL}≤6ns, Clock input: PRR=
1MHz, duty cycle 50%, Data input: PRR=500kHz, duty cycle 50%
Waveform-3 t_{PLH}, t_{PHL} (Enable T→Ripple Carry)



Note) Input pulse: $t_{TLH} \le 15$ ns, $t_{THL} \le 6$ ns, PRR = 1MHz





Note) Input pulse: $t_{TLH} \le 15 \text{ ns}$, $t_{THL} \le 6 \text{ ns}$

^{**} For initialized


Unit: mm 19.20 20.00 Max 16 7.40 Max 6.30 1.3 1.11 Max 7.62 5.06 Max 2.54 Min 0.51 Min $0.25^{+0.13}_{-0.05}$ 0.48 ± 0.10 2.54 ± 0.25 $0^{\circ} - 15^{\circ}$ Hitachi Code DP-16 **JEDEC** Conforms EIAJ Conforms Weight (reference value) 1.07 g

Unit: mm











Hitachi Code	FP-16DA
JEDEC	_
EIAJ	Conforms
Weight (reference value)	0.24 g

*Dimension including the plating thickness
Base material dimension

Unit: mm





*Dimension including the plating thickness
Base material dimension

Hitachi Code	FP-16DN
JEDEC	Conforms
EIAJ	Conforms
Weight (reference value)	0.15 g

Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HTACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

NorthAmerica URL Europe

http://www.hitachi-eu.com/hel/ecg http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD_Frame.htm Asia (Singapore) Asia (Taiwan) Asia (HongKong) http://www.hitachi.com.hk/eng/bo/grp3/index.htm

http:semiconductor.hitachi.com/

http://www.hitachi.co.jp/Sicd/indx.htm Japan

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose,CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Dornacher Stra§e 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0

Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road

Maidenhead Berkshire SL6 8YA, United Kingdom

Tel: <44> (1628) 585000 Fax: <44> (1628) 778322 Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666

Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852> (2) 735 9218

Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.

This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.