

SUPERBRAIN GENERAL ARCHITECTURE





SUPERBRAIN KEYBOARD/CPU MODULE BLOCK DIAGRAM

CRT SCREEN ALIGNMENT PROCEDURES

- 1. ADJUST EXTERNAL BRIGHTNESS CONTROL FULLY CLOCKWISE.
- 2. ADJUST BRIGHTNESS POT. (R109) FOR A BACKGROUND RASTER.
- 3. ADJUST EXTERNAL CONTRAST COUNTER-CLOCKWISE UNTIL RASTER DISAPPEARS.
- 4. ADJUST CONTRAST POT. (R101) UNTIL THE DOT MATRIX OF CHARACTERS IS AS BRIGHT AS POSSIBLE WITHOUT DISTORTION.
- 5. ADJUST VERTICAL HEIGHT (R303) FOR ROUGHLY 1/2 INCH CLEARANCE TOP AND BOTTOM.
- 6. ADJUST VERTICAL LINIARITY (R307) UNTIL THE TOP, MIDDLE, AND BOTTOM ROW OF CHARACTERS ARE EQUAL IN HEIGHT.
- 7. ADJUST FOCUS POT. (R477) FOR A CLEAR, DISTINCT CHARACTER SET.
- 8. ADJUST HORIZONTAL WIDTH COIL (L403) FOR ROUGHLY 1/2 INCH CLEARANCE ON BOTH SIDES OF THE PICTURE.
- 9. ADJUST CENTERING RINGS LOCATED ON THE CRT YOKE TO ADJUST OVERALL PICTURE POSITION.
- 10. ADJUST HORIZONTAL CENTERING POT. (R410) FOR FINE ADJUSTMENT OF LEFT OR RIGHT POSITION.



orporate Headquarters: 2300 Broad River Road, Columbia, South Carolina 29210 • 803/798-9100 • TWX: 810-666-2115

LI
~,

	DATE OF THIS RELEASE May, 1981	PAGE _1_	OF 15 BULLETIN	W #B051031
			CompuSta	ar 20,30 (Stand-Alone) perBrain,SuperBrain QD
1 4	ASSEMBLY NAME/NUMBER DIAGNOSTIC	DISKETTE DAI	PRODUCT SU	perurain, Superurain Qu
F	REFERENCE ECO#	DISTRIBUTED TO	B,C,D,F,G,I	APPROVED 7710

DIAGNOSTIC DISKETTE

The Diagnostic Diskette is designed to aid in determining service problems with Intertec microcomputer systems. The diskette contains several programs which test various aspects of the computer's operation. These programs do not completely test everything on the computer, but allow quicker diagnosis of module failures. The programs contained on this diskette will test the following:

- Main Memory RAM
- MAIN and AUXILIARY Serial Ports
- Both Diskette Drives A and B
- Video Alignment

The testing procedures should be performed in conjunction with the flowchart included in this technical bulletin. This will insure that the modules are tested in the proper sequence and will eliminate unnecessary test time. Also included in this documentation are descriptions of the test programs and procedures. These should be read before attempting to use the test diskette.

You should test each module in the order given. After each module checks out satisfactorily, then proceed to the next module. If the test programs do not detect the malfunctioning module, then contact the Product Services Department at Intertec's Corporate Headquarters.

RAM TEST PROGRAM (Item #5 in the flowchart)

The purpose of the RAM test program is to insure that the random access memory is fully operational. The test will write and read binary patterns throughout the memory banks to verify the read/write operation. Failure by the test indicates that the RAM is defective and must be replaced by a factory-trained service technician.

There are four banks of memory on the processor board (only two banks for 32K systems). The lowest bank is addressed from 0000H to 3FFFH, the second bank from 4000H to 7FFFH, the third bank from 8000H to BFFFH, and the fourth bank from C000H to FFFFH. Upon failure, the test will display the address of the failure, the hexadecimal representation of the binary pattern that was written, and the pattern that was read back. The pattern must be converted to binary to locate the actual RAM chip that was defective. For example, the test indicates the following failure message: TESTING RAM BANKS 8000 0005 0004. 8000 is the failure address, so it is in the third bank from the bottom. The binary representation for 0005H is 0000 0101, and for 0004H it is 0000 0100. Therefore, the least significant bit was lost upon read back, and the chip corresponding to D0 is defective, and must be replaced.

1	1 ! !	<i>i</i>		!	}	1	f 	;	† 	† []	! !	 	 	!	
Thi	ird ba	ank f	rom	 botto	m								-		
	07	D	6	 	5	Di		D	3	D2		D1		D	0
:	! ! !				 	;		 	!						

PORT TEST PROGRAM (Item #6 in the flowchart)

This program is designed to test the send and receive functions of the MAIN and AUXILIARY ports. The program will perform a test of the ports by sending data from one port to the other. An error occcurs when the data sent does not match the data received.

To use the port test program, you must have the port test loop cable interconnecting the MAIN and AUX ports (see next sheet). After you have properly attached the loop cable, the port test is initiated by the following command:

PORTTEST (cr)

The following is a sample run of the port test program. Note that reference to switches means the small five-position dip switch on the upper right corner of the processor board.

A>PORTTEST (cr)

RS232 PORT TEST VER 3.0 FOR CP/M 2.2
TURN SWITCH POSITIONS 3,4 OFF
TURN SWITCH POSITIONS 1,2,5 ON (test of synchronous communication)
RETURN TO CONTINUE (cr)
RI OK
DSR OK
TESTING MAIN PORT TO AUX PORT
TESTING AUX PORT TO MAIN PORT

TURN SWITCH POSITIONS 1,2,5 OFF
TURN SWITCH POSITIONS 3,4 ON (test of asynchronous communication)
RETURN TO CONTINUE (cr)
TESTING MAIN PORT TO AUX PORT
TESTING AUX PORT TO MAIN PORT
PORT TEST COMPLETE
RETURN TO CONTINUE (cr)

E			_																																																														
•		•	•	•	•		•	•	•	•	٠	٠	٠	•	•	•	٠	•	٠	•	•	•	•	•	•	٠	•	•	٠	•	•	•	• •	• •		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	• •	•	•	•	•	•	•	•	٠	•	•	•	•	•	•
٠	• •	•	•	•	٠	•	• •	٠	٠	•	•	•	٠	٠	•	•	٠	٠	٠	•	•	•	٠																																										
																																								_				_		_	_						_												
																									٠	•	•	•	•	•	•	•	• •	• •	•	•	•			•	•		•	•	•	•	•	•	•	•	•	•	•	•	·	٠	Ť	•	Ī	•	•				
•	• •	•	٠	٠	•	•	• •	٠	٠	٠	•	•	٠	•	•	٠	٠	٠	•	•	٠	•	•																																										

If an error occurs, the program will either lock up or will display an error indicator in the place of the dots. Refer to the flowchart for proper action.

PORT TEST INTERCONNECT CABLE FOR SUPERBRAIN DOS 3.0 WITH CP/M 2.2

MAIN PORT			AU	XILIARY PORT
	 !	- 1 1		- 1 1
GŇD	1	*	. 1	GND
SDO	2	 >>+>>	2	SDI
SDI	3	<<	3	SDO
RTS	4	>>-*	1	; ! !
CTS	5	<< -*	j 1 1	Ĭ ! !
DSR	6	<<-+*	1	! ! !
GND	7	*	- 7	GND
TXCLK	15			[
RXCLK DTR	17		20	DTR
RI	22			
MAINCLK	24	 >>#		! ! !
		- -		<u>-</u>
C	RS 23 ONNECT		RS 23 CONNECT	2 OR

Note - * means lines are connected + means lines are not connected

DISK TEST PROGRAM (Item #7 in the flowchart)

The purpose of this program is to test the ability of each disk drive to read and write track and sector information. The program will test both drives and present a summary of test activity upon completion. The program will permit both double density and quad density disk drives to be tested. Requirements for the test are two diskettes of good quality that have been previously formatted. An error occurs when the disk drives are unable to write and verify any step of the test process. Error messages might be the following:

*** crc error ***

Bdos Err on A: (or B:)

*** disk not ready ***

Should excessive numbers of these errors occur and you are certain that the media is of good quality, replace the disk drive that indicates the error. Please note that some errors may occur because of minute media flaws. Therefore, if more than ten errors are detected, then drive replacement is necessary. A sample run of the disk format program follows.

A>DISKTEST (cr)

SuperBrain Disk Exerciser Program (C) Copyright Intertec Data Systems 1981

Checking Single or Double Sided System ? (S/D): \underline{D} Double Sided Disk Exerciser

Start-of-test. Place formatted disks in drives A and B. Hit RETURN when ready: (cr)

Testing drive A.
Track number: 0034
Testing drive B.
Track number: 0034

. = rporate Headquarters. 2300 Broad River Road, Columbia, South Carolina 29210 = 803/798-9100 = TWX. 810-666-2115

17/

SUBJECT	Addition of	Data Termina	1_Ready_(DTR)	RS-232-C Signal	to Pin 20 on
Aux	Port				
PRODUCT	SuperBrain	DATE	02/22/80	ECO # E02008	PAGE 1OF 1
ASSEMBLY	NAME/NUMBER	Keyboard/CPU	Module Rev.	1	,

BACKGROUND AND IMPLEMENTATION INFORMATION:

In order to implement the Data Terminal Ready (DTR) input signal on the Auxiliary RS232C Port of the SuperBrain, the following modification should be implemented with all production effective February 25, 1980.

PRODUCTION:

- 1. Cut Z60-22 (8251)
- 2. Add wire (track side) Z60-22 (on IC) to Z67-11 (1489).
- 3. Add wire (track side) Z67-13 to J2-12.

PRODUCTION TEST:

Final QA:

Use updated port test to electrically verify this change (contact Engineering).

☐MATERIAL(S)/COMPONENTS(S) USED ☐PACKAGING/SHIPPING

DOTHER


DPRODUCTION PROCEDURES

SERVICING/PROCEDURES




THIS CHANGE KKENEKKE: Allows use of Pin 20 on Aux. Port (DTR) to control data transmission from Aux. Port.

CHANGE FROM:



CHANGE TO:



INITIATED BY: ZAP

DEPARTMENT: Engineering

APPROVED BY:

TH	15	EC	0 [SIST	'R!	BU	3 T (Ð	TO	:

- XX ENGINEERING
- ☐ OPERATIONS
- XX QUALITY ASSURANCE
- ☐ SHIPPING & RECEIVING
- XX CUSTOMER SERVICE
- XX MARKETING
- XX FIELD SERVICE
- XX CUSTOMER LIST
- ☐ CUSTOMER AS REQUESTED

KIT AND ORDERING INFORMATION

KIT AVAILABLE? TYES XX NO

KIT NUMBER

PRICING:

CONTACT THE CUSTOMER SERVICE DEPARTMENT AT THE NUMBER AND ADDRESS ON REVERSE SIDE TO OBTAIN FURTHER INFORMATION AND/OR TO ORDER THIS KIT.

Ful-Vu Pul.Pruf Protector R3-11 Heavyweight

EARLIER SuppliES

ENGINEERING CHANGE ORDER


eduquarters. 2300 Broad River Road, Columbia, South Carolina 29210 • 803/798-9100 • TWX: 810-666-2115

21

SUBJECT Resistor Removal
PRODUCT SuperBrainDATE 2/27/80ECO # E02009 PAGE 1 OF 1
ASSEMBLY NAME/NUMBER Power Supply Rev. 4
BACKGROUND AND IMPLEMENTATION INFORMATION: RE: ECO E02008

PRODUCTION:

Implement on all SuperBrain assemblies using DOS Version 2.2 and up. ⅓w resistor from J4-20 (AUX PORT) as shown below. Remove 220



- IMATERIAL(S)/COMPONENTS(S) USED

□PACKAGING/SHIPPING


COTHER

□PRODUCTION PROCEDURES


☐SERVICING/PROCEDURES

THIS CHANGEXPREXXXXX: Allows DSR signal to function properly

CHANGE FROM:



CHANGE TO:



INITIATED BY:

DEPARTMENT: Engineering

APPROVED BY

THIS	ECO	DISTRIBUTED TO:	

ZAP

- M ENGINEERING
- M OPERATIONS
- M QUALITY ASSURANCE
- ☐ SHIPPING & RECEIVING
- CUSTOMER SERVICE
- MARKETING
- IN FIELD SERVICE
- ☐ CUSTOMER LIST
- **TO CUSTOMER AS REQUESTED**

KIT AND ORDERING INFORMATION

KIT AVAILABLE? | YES | NO

KIT NUMBER

PRICING:


CONTACT THE CUSTOMER SERVICE DEPARTMENT AT THE NUMBER AND ADDRESS ON REVERSE SIDE TO OBTAIN FURTHER INFORMATION AND/OR TO ORDER THIS KIT. Ful-Vu Pul-Pruf Protector RF3-11 Lightweight

Corporate Headquarters: 2300 Broa	ed River Road, Columbia,	South Carolina 29210	• 803/798-9100 • TW	X: 810-666-2115
			•	

SUBJECT Resistor Remo	val		
PRODUCT SuperBrain	DATE 1/17/80 E	SCO # SB011780 PAGE 1 OF 1	_
ASSEMBLY NAME/NUMBER	Davis 7/0 D 1 1404000 04		

BACKGROUND AND IMPLEMENTATION INFORMATION:

Remove 220 \upLambda resistor from DTR signal (J3-20). This resistor should only be removed from power I/O boards used in SuperBrain assemblies.



On/Off Switch

Eul-Vy Pul-Pruf Protector RF3-11 Lightweight

Corporate Headquarters, 2300 Broad River Road, Columbia, South Carolina 29210 • 803/798-9100 • TWX: 810-666-2115

SUBJECT INTERMITTENT	RANSMISSION AND LOSS OF POWER AT THE AUXILIARY PORT	
PRODUCT_SUPERBRAIN	DATEAPRIL_25, 1980 ECO #_E040010PAGE_1OF	2
ASSEMBLY NAME/NUMBER	KEYBOARD/CPU MODULE #1532ØØØ .	

BACKGROUND AND IMPLEMENTATION INFORMATION:

On early models of the SuperBrain, lockout of data and intermittent transmission on the auxiliary port may occur. This problem can be corrected by grounding Z60, Pin 17 (clear-to-send on the USART).

PRODUCTION: Incorporate on Revisions -00 and -01.

- 1) On the back of the Keyboard/CPU Module, locate Z60, Pin 17 (see diagram).
- 2) Carefully remove the solder mask from the track immediately to the right of Pin 17.
- 3) Bend Pin 17 over to contact the track and solder.

PRODUCTION TEST:

With an ohmmeter, check the connection to ensure grounding of Pin 17.

Ful-Vy Pul-Prof Protector REJ-11 Lightweight

☐MATERIAL(S)/COMPONENTS(S) USED MPRODUCTION PROCEDURES	DPACKAGING/SHIPPING DSERVICING/PROCEDURES	□OTHER	
	tent transmission on	the Auxiliary Po	rt
y			
CHANGE FROM:			
	Z60		
	8251		
	CTS 17		
•.			
CHANGE TO:			
OTATOL TO	· · · · · · · · · · · · · · · · · · ·		
,	Z60 8251		
·			
	1 1		
	CTS 0 1-7		
	CTS p 17		
INITIATED BY. ZAP			APPROVED BY:
INITIATED BY: ZAP			APPROVED BY: +C
INITIATED BY: ZAP THIS ECO DISTRIBUTED TO: B, C	DEPARTMENT: ENG.	AND ORDERING INFO	APPROVED BY:
	DEPARTMENT: ENG.	·	RMATION
THIS ECO DISTRIBUTED TO: B, C	DEPARTMENT: ENG. , D, F, G, I. KIT KIT	AND ORDERING INFO	RMATION INO
THIS ECO DISTRIBUTED TO: B, C	DEPARTMENT: ENG. , D, F, G, I. KIT KIT	AND ORDERING INFO	RMATION NO
THIS ECO DISTRIBUTED TO: B, C D ENGINEERING DOPERATIONS	DEPARTMENT: ENG. , D, F, G, I. KIT KIT	AND ORDERING INFO	RMATION S □ NO
THIS ECO DISTRIBUTED TO: B, C □ ENGINEERING □ OPERATIONS □ QUALITY ASSURANCE	DEPARTMENT: ENG. , D, F, G, I. KIT KIT	AND ORDERING INFO	RMATION NO
THIS ECO DISTRIBUTED TO: B, C □ ENGINEERING □ OPERATIONS □ QUALITY ASSURANCE □ SHIPPING & RECEIVING	DEPARTMENT: ENG. , D, F, G, I. KIT KIT	AND ORDERING INFO	APPROVED BY:
THIS ECO DISTRIBUTED TO: B, C ENGINEERING OPERATIONS QUALITY ASSURANCE SHIPPING & RECEIVING CUSTOMER SERVICE	DEPARTMENT: ENG. , D, F, G, I. KIT KIT	AND ORDERING INFO	RMATION NO
THIS ECO DISTRIBUTED TO: B, C ENGINEERING OPERATIONS QUALITY ASSURANCE SHIPPING & RECEIVING CUSTOMER SERVICE MARKETING	DEPARTMENT: ENG. , D, F, G, I. KIT KIT PRIO	AND ORDERING INFO	RMATION S NO

業

PROGRAMMING SUPERBRAIN HARDWARE

A. Programmable Peripheral Interface (IC8255)

Port A - Output - 68H
Port B - Input - 69H
Port C - Output - 6AH
Control Port - Output - 6BH
Mode - Ø

1. Control Port (PPICW)

Hex Address - 6BH
Control Word - 82H (1000\$0011B)

8 Bit Breakdown

 $1 = Set; \emptyset = No Change$

PCW Ø - Port C, Lower 4 bits

1 = Input; Ø = Output

PCW 1 - Port B

1 = Input; Ø = Output

PCW 2 - Mode Select

1 = Mode 1; Ø = Mode Ø

PCW 3 - Port C, Higher 4 bits

1 = Input; Ø = Output

PCW 4 - Port A

1 = Input; Ø = Output

PCW 5 & PCW 6 - Mode Select

ØØ = Mode Ø; Øl = Mode 1; lX = Mode 2

PCW 7 - Mode Set

PROGRAMMING SUPERBRAIN HARDWARE Page Two

2. Port A (PPIA)

Hex Address - 68H Program Word - 43H (0100\$0011B)

8 Bit Breakdown

PAØ & PA1 + Mode Select $\emptyset\emptyset$ & $\emptyset1$ = Graphics; $1\emptyset$ = External; 11 = Alphanumeric

PA2 - Underline 1 = Set; Ø = Normal

PA3 & PA4 - Not used

IAS a IA4 - Not asea

PA5 - Strike through $1 = Set; \emptyset = Normal$

PA6 - Operating Line Frequency

 $1 = 6\emptyset HZ; \emptyset = 5\emptyset HZ$

PA7 - Reverse Video

 $1 = Reverse; \emptyset = Normal$

PROGRAMMING SUPERBRAIN HARDWARE Page Three

3. Port B (PPIB)

Hex Address - 69H

8 Bit Breakdown

PBØ - Keyboard Encoder (Data Ready) 1 = Data Ready; Ø = No Character Present

PB1 - Keyboard Encoder (Any Key Out) 1 = AKO; $\emptyset = No$ Key Hit

PB2 - CRT Controller (CRTC)

l = Vertical Blank; \emptyset = Not Vertical Blank

PB3 - Not Used

PB4 - Capital Lock $1 = Normal; \emptyset = Set$

PB5 - Disk Status

 $1 = Busy; \emptyset = Ready$

PB6 - Main R. I. $1 = Normal; \emptyset = Set$

PB7 - CPU2 BUSAK

1 = Normal; ∅ = Acknowledge

4. Port C (PPIC)

Hex Address - 6AH Program Word - BØH (1011\$0000)

8 Bit Breakdown

PCØ - Set CRT Controller

1 = Disable RAS for Bank Ø and Program CRTC

 \emptyset = Normal RAM Addressing

PC1 - Character Blanking

 $1 = Set; \emptyset = Normal$

PC2 - Tri-State Buffer Control (Address O-8000H)

1 = Disable RAS for Bank Ø and Read EPROM

 \emptyset = Disable EPROM and Enable RAM Bank \emptyset

PC3 - CPU2 Reset

 $1 = Reset; \emptyset = Normal$

PC4 - Tri-State Buffer Control (Address 8000-FFFFH) \emptyset = Enable Disk Buffer and Disable RAS for RAM Bank 2

(8000 TO BFFFH)

1 = Disable Disk Buffer and Enable RAS for Bank 2 (8000 TO BFFFH)

PC5 - CPU2 Bus Request

 $1 = Normal; \emptyset = Request$

PC6 - Bell

 $1 = On; \emptyset = Off$

PC7 - Keyboard Encoder (Data Ready)

 $1 = Normal; \emptyset = Reset$

PROGRAMMING SUPERBRAIN HARDWARE Page Five

B. Other Ports of Interest

1. RS-232 Ports

Main In/Out Data - 58H Main Status - 59H

Aux. In/Out Data - 40A Aux. Status - 41A

- 2. BAUD Rate Port -
 - 60H
 - a. Data Byte Example

EEH

Least Significant Four Bits = Aux. BAUD Rate Most Significant Four Bits = Main BAUD Rate

b. Four Bit Assignment versus BAUD Rate

 ØH
 =
 50

 5H
 =
 300


 8H
 =
 1800

 AH
 =
 2400


 EH
 =
 9600

3. Character Ports

Character Interrupt Latch - 48H Keyboard Character - 50H



- 1. ALL RESISTORS ARE 1/4 WATT UNLESS OTHERWISE SPECIFIED
- 2. LOAD RESISTORS ARE CALCULATED FOR MAXIMUM SUPERBRAIN LOAD (THE STANDARD INTERTUBE LOAD IS A LESSER VALUE)




The revising -01 and -01A CPU/Keyboard for the Superbrain contains a ROM socket which can be used in a variety of ways. Many customers that want to protect their software can program the ROM with specific serial numbers to be checked by the application software. The pin-out of the ROM is listed below:

	pin of ROM	corresponding signal connection on the CPU	
	1	D4 of the Z-80	-
	2	D5 of the Z-80	
	3	D6 of the Z-80	
	4	ground	
	5	D7 of the Z-80	
	б	AO of the Z-80	
	7	Al of the Z-80	
	8	A2 of the Z+80	
_	9	A3 of the Z-80	
	10	A4 of the Z-80	
	11	chip select (I=0 port 78 hex)	
	12	+ 5 volts	
	13	DO of the Z-80	
	14	D1 of the Z-80	
	15	D2 of the Z-80	
	16	D3 of the Z-80	

the organization of the ROM most likely is 32 x 8 .

VPU GENERAL ARCHITECTURE



WESTERN DIGITAL

BR1941 Dual Baud Rate Clock

FEATURES


- 16 SELECTABLE BAUD RATE CLOCK FREQUENCIES
- DUAL SELECTABLE 16 X CLOCK OUTPUTS FOR FULL DUPLEX OPERATIONS
- OPERATES WITH CRYSTAL OSCILLATOR OR EXTERNALLY GENERATED PREQUENCY INPUT
- ROM MASKABLE FOR NON-STANDARD FRE-QUENCY SELECTIONS
- INTERFACES EASILY WITH MICRO-COMPUTERS
- OUTPUTS A 50% DUTY CYCLE CLOCK WITH 0.01% ACCURACY
- 18 PIN CERAMIC DIP PACKAGE
- 3 DIFFERENT FREQUENCY/DIVISOR PAIRS AVAILABLE

GENERAL DESCRIPTION


The BR1941 is a combination Baud Rate Clock Generator and Programmable Divider, it is manufactured in N-channel MOS using silicon gate technology. This device is capable of generating 16 externally selected clock rates whose frequency is determined by either single crystal or an externally generated input clock. The BR1941 is a programmable counter capable of generating a division from 2 to (215-1).

The BR1941 is available programmed with the most used frequencies in data communication. Each frequency is selectable by strobing or hard wiring each of the two sets of four Rate Select inputs. Other frequencies/division rates can be generated by reprogramming the internal ROM coding through a MOS mask change. Additionally, further clock division may be accomplished through cascading of devices. The frequency output is fed into the XTAL/EXT input on a subsequent device.

The BR1941 can be driven by an external crystal or by TTL logic.



PIN CONNECTIONS



BR1941 BLOCK DIAGRAM

115

Bourd 1

570 460 460

Temp. Range 0 C to - 70 C 0 C to - 70 C 0 C to - 70 C

0 C to - 70 C 0 C to - 70 C

0°C to -70 C

0 C to - 70 C 0 C to - 70 C

0 C to - 70 C

0 C to - 70 C

0 C to - 70 C

0 C to +70 C

0 C to - 70 C

0 C to -70 C

PACKAGE


is assumed by Westernise. No koense is granted serves the right to change


TWX 910-595-1139

TO THE SAME

PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME	FUNCTION
1	XTAL/EXT 1	Crystal or External input t	This input receives one pin of the crystal package or or one polarity of the external input.
2	Vcc	Power Supply	+5 volt Supply
3	f _R	Receiver Output Frequency	This output runs at a frequency selected by the Receiver Address inputs.
4-7	RA, RB, RC, RD	Receiver Address	The logic level on these inputs as shown in Table 1, selects the receiver output frequency. fg
8	STR	Strobe-Receiver Address	A high-level input strobe loads the receiver address (Ra. Rb. Rc. Rp) into the receiver address register. This input may be strobed or hard wired to +5V.
9	V _{DD}	Power Supply	+12 volt Supply
10	NC	No Connection	Internally bonded. Do not connect anything to this pin.
11	GND	Ground	Ground
12	STT	Strobe-Transmitter Address	A high-level input strobe loads the transmitter address (T_A, T_B, T_C, T_D) into the transmitter address register. This input may be stroped or hard wired to *5V.
13-16	TD, TC, TB, TA	Transmitter Address	The logic level on these inputs, as shown in Table 1, selects the transmitter output frequency, $f_{\rm T}$
17	f _T	Transmitter Out- put Frequency	This output runs at a frequency selected by the Transmitter Address inputs.
18	XTAL/EXT 2	Crystal or External input 2	This input receives the other pin of the crystal package or the other polarity of the external input.





CONTROL TIMING

CRYSTAL/CLOCK OPTIONS

116 Bound 2

ABSOLUTE

=

\$°

ż

242

ELECTRICA

(TA = 0°C .

DC CHARA
INPUT VC.
Low-level.
High-level
OUTPUT V
Low-level.
High-level
INPUT CUI

Low-level, INPUT CAF All inputs

POWER SL ICC IDD

AC CHARA CLOCK FR

PULSE Will Clock Receiver st Transmitte

INPUT SET

OUTPUT H

NOTE 1 FITS soil a



UNCTION

e pin of the crystal package or external input.

a frequency selected by the ⊔ts.

se inputs as shown in Table 1. stout frequency, fa.

be loads the receiver address the receiver address register abed or hard wired to +5V

at connect anything to this pin.

a loads the transmitter address ie transmitter address register. bed or hard wired to +5V.

rinputs, as shown in Table 1. putput frequency, IT frequency selected by the puts.

other pin of the crystal backly of the external input.





.OCK OPTIONS

ABSOLUTE MAXIMUM RATINGS

Positive Voltage on any Pin, with respect to ground Negative Voltage on any Pin, with respect to ground

Storage Temperature

+20.0V -0.3V

(plastic "M" package) - 65°C to + 125°C (ceramic "L package) = $65^{\circ}C$ to + $150^{\circ}C$

+325°C

Lead Temperature (Soldering, 10 sec.)

*Stresses above those listed may cause permanent damage to the device. This is a stress rating only and Functional Operation of the device at these or at any other condition above those indicated in the operational sections of this specification are not implied.

ELECTRICAL CHARACTERISTICS

(TA = 0°C to 70°C, V_{CC} = +5V ±5%, V_{DD} = +12V ± 5%, unless otherwise noted)

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
DC CHARACTERISTICS					
INPUT VOLTAGE LEVELS Low-level, V _{IL} High-level, V _{IH}	V _{CC} ~1.5		0.8 V _{CC}	v	excluding XTAL inputs
OUTPUT VOLTAGE LEVELS Low-level, VOL High-level, VOH	V _{CC} -1.5	4.0	0.4	V V	I _{OL} = 3.2 mA I _{OH} = 100 µA
INPUT CURRENT Low-level, IIL			0.3	mA	V _{IN} = GND, excluding XTAL inputs
INPUT CAPACITANCE All inputs, CIN		5	10	pf	VIN = GND excluding XTAL inputs
POWER SUPPLY CURRENT ICC IDD		20 20		mA mA	
AC CHARACTERISTICS		i i	1		TA = +25°C
. CLOCK FREQUENCY		5.0688]	MHz	XYAL/EXT inputs
PULSE WIDTH (Tpw) Clock Receiver strobe Transmitter strobe	150 150		DC DC	na ns	50% Duty Cycle ± 10% See Note 1 See Note 1
INPUT SET-UP TIME (TSET. Address UP)	50			ns.	Sea Note 1
OUTPUT HOLD TIME(THOLD) Address	50			ns	

NOTE 1. Input set-up time can be decreased to >0 ns by increasing the minimum strobe width by 50 ns to a total of 200 ns

All inputs except XTAL EXT have internal pull-up resistors

33



۷

OPERATION

Standard Frequencies

Choose a Transmitter and receiver frequency from the table below. Program the corresponding address into TA-TD and RA-RD respectively using strobe pulses or by hard wiring the strobe and address inputs.

Non-Standard Frequencies

To accomplish non-standard frequencies do one of the following: $\label{eq:following:fitting}$

- Choose a crystal that when divided by the BR1941 generates the desired frequency.
- Cascade devices by using the frequency outputs as an input to the XTAL EXT inputs of the subsequent BR1941.
- Consult the factory for possible changes via ROM mask reprogramming

FREQUENCY OPTIONS

TABLE 1 CRYSTAL FREQUENCY = 5.0688 MHZ

Transmit Receive Address		THOUSEN ACTUAL				Percent	Duty Cycle		
0	С	8	A	Plane	16X Clock	16X Clock	Error	\ \ \	Division
9	0	0	0	50	0.6 KHz	0.8KHz		50/50	6336
C	0	5	1	75	12	1.2		50/50	4224
Q	Q	1	0	110	1.76	1.75		50/50	2880
0	0	1	1	134.5	2.152	2.1523	0.016	50/50	2355
0	1	۵	0	150	2 4	2.4	-	50/50	2112
0	1	8	1	300	4.8	4.8		50/50	1056
0	1	1	0	600	9 6	96	_	50/50	528
0	1	1	ı	1200	19.2	19.2		50/50	264
1	o	٥	0	1800	28.8	28.8	~	50/50	176
ţ	0	٥	1	2000	32.0	32 061	0.253	50/50	158
t	D	1	Đ i	2400	38.4	38 4		50/50	132
1	0	1	1	3600	57.6	57.6	_	50/50	88
1	1	0	٥	4800	76.6	76 83	_	50'50	66
1	1	C	,	7200	115.2	1152	_	50/50	44
•	•	1	•	9000	153 6	153.6	-	48/52	33
1	1	1	t	19,200	307 2	3168	3.125	50/50	16

BR1941-00

TABLE 2 CRYSTAL FREQUENCY = 4.9152 MHZ

Transmt/Receive Address		1 Interruca:				Actual Frequency	Percent	Duty Cycle	
D	С	₿	A	Rate	16X Clock	16X Clock	Error	*	Devisor
¢	0	0	0	50	U.8 KHZ	0 8 KHz	-	50/50	6144
0	Q	0	1	75	1.2	1.2	_	50/50	4096
٥	0	1	0	110	1.76	1.7598	-0.01	•	2793
0	0	1	1	134 \$	2.152	2.152	_	50/50	2284
0	1	0	٥	150	2.4	24	-	50/50	2048
0	1	٥	1	300	4.8	4.8	-	50/50	1024
0	1	1	۰	600	\$.0	9 6		50750	512
0	1	1	1	1200	192	19.7		50/50	255
t	٥	0	G	1800	25.5	28 7438	-0.19		171
t	0	0	1	2000	32.0	31.9168	-0.26	50/50	154
1	0	1	0	2400	38 4	38 4	-	50/50	128
١	0	1	1	3600	57 6	57 8258	0.39	•	85
1	1	0	٥	4800	76.8	76 B	-	50/50	64
1	1	0	1	7200	115.2	114 306	-0.77	•	43
,	t	1	Q	9600	153 6	153 6	_	50/50	32
1	1	1	1	19,200	307 2	307.2	-	50/50	16

*When the duty cycle is not exactly 50% it is 50% \pm 10%

BR1941-05

Bound 4

OPERATION WITH 3

The BR1941 Baud \oplus a crystal or TTTL-leve form that appears at t 2) does not conform and $|V_{\rm BH}| \approx 2.09$ % waveform.

Since the D.C. sever of tive point to typically a signed to look for an XTAL EXT logicitings magnitude. This allow ditional components

OPERATION WITH T

With clock frequency overshoot and under The BR1941 may, at the BR1941 may, at the shoot or undership tectively foodbreatry on bride expected baddingure 2 ahows a high problem.

The design methods in following:

Minimize the PIC trace can add skg

Transmit, Receive Address		Baud	Theoretical Frequency	Actual Frequency	Percent	Cyde Cyde	D-visor		
D	¢	B		Rate	32X Crock	32X Crace	Error		
ō	٥	-	٥	50 \	1 6 KHz	1 6 KHZ	_	90 SC	3:68
٥	ŏ	ō	,	75	2 4	2 4	_	50 50	51.5
-	ò	Ÿ	à	110	3 52	3 52	_	SC SC	1440
0	a	÷	•	134 5	4 304	4 303	026	50 SC	1178
0	9	ò	٥	150	4.8	4.8		50 50	1056
0	•			200	64	6.4		50 50	792
0	1	0	1		96	9.6	_	50 5C	528
0	1	1	a	300	19.2	19.2	_	5C 50	264
Q	1	1	1	600		38 4	_	56.56	132
•	0	٥	a	1200	38 4 57 6	57 6	_	50 50	56
1	0	ą	1	1800		76 â	_	50 50	56
;	0	1	C	2400	76.5	115.2		50.50	44
•	0	ì	1	3600	115 2		_	-3.54	23
1	1	0	0	4800	153 6	153 6	_	SC 50	22
*	1	٥	1	7200	230 4	230 4		J. 30	17
1	- 1	1	٥	9600	307.2	298 15	2 941		
i	1	1	1	19.200	514 4	633 6	J 125	50.00	

"When the duty cycle is not exactly 50% it is 50% it 10%

BR1941-06

APPLICATIONS INFORMATION

OPERATION	WITH A	CRYSTAL
-----------	--------	---------

50/50 50/50 50/50 50/50 50/50 50/50 50/50 50/50 50/50 50/50 50/50 50/50 50/50 50/50 50/50 50/50

50°50 50°50 50°50 50°50 50°50 50°50 50°50 50°50

50/50 50/50 5336

4224 2880 2355

5144

The BR1941 Baud Rate Generator may be driven by either a crystal or TTL level clock. When using a crystal, the waveform that appears at pins 1 (XTAL,EXT 1) and 18 (XTAL,EXT 2) does not conform to the normal TTL limits of $V_{11} < 0.8V$ and $V_{110} \geq 2.0V$. Figure 1 illustrates a typical crystal waveform.

Since the D.C. level of the waveform causes the least positive point to typically be greater than 0.8V, the BR1941 is designed to look for an edge, as opposed to a TTL level. The XTAL EXT logic triggers on a rising edge of typically 1V in magnitude. This allows the use of a crystal without any additional components.

OPERATION WITH TTL LEVEL CLOCK

With clock frequencies in the area of 5 MHz, significant overshoot and undershoot can appear at pris 1 and or 18. The BR1941 may, at times, trigger on a rising edge of an overshoot or undershoot waveform, causing the device to effectively "double-trigger." This phonomenon may result as a twice expected baud rate, or as an apparent device failure. Figure 2 shows a typical waveform that exhibits the "ringing problem."

The design methods required to minimize ringing include the following.

Minimize the P.C. trace length, At 5 MHz, each inch of trace can add significantly to overshoot and undershoot.

- Match impedances at both ends of the trace. For example, a series resistor hear the BR1941 may be helpful.
- 3 A uniform impedance is important. This can be accomplished through the use of
 - a. parallel ground lines
 - b. evenly spaced ground lines crossing the trace on the opposite side of PC board.
 - c. an inner plane of ground, e.g., as in a four layered PC board.


In the event that ringing exists on an already finished board, several techniques can be used to reduce it. These are

- Add a series resistor to match impedance as shown in Figure 3.
- Add pull-up pull-down resistor to match impedance, as shown in Figure 4.
- Add a high speed diode to clamp undershoot as shown in Figure 5.


The method that is easiest to implement in many systems is method. The series resistor. The series resistor will cause into 0.0 level to shift up, but that does not cause a problem since the BR1941 is triggered by an edge, as opposed to a TTL level.


The BR1941 Baud Rate Generator can save both board space and cost in a communications system. By choosing either a crystal or a TTL level clock, the user can minimize the logic required to provide baud rate clocks in a given design.

Banci 5



- --





Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor any intringements of patents or other rights of third parties which may result from its use. No liverise is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation, Western Digital Corporation reserves the right to change said circuitry at anytime without notice.

WESTERN DIGITAL

3128 REDHILL AVENUE, BOX 2180 NEWPORT BEACH, CA 92663 (714) 557-3550,TWX 910-595-1139

BUS ORIE

FEATURES

ASYNCHRONOUS MOD

- FULL DUPLEX CREE SELECTABLE 5 6.7 :
- LINE BREAK SETES
 1, 192, or 2 STOP BT
 FALSE START BIT ST
- OVERRUN AND FEE
- DC TO 36K BITS SE DC TO 600K BITS SE 8251/8251A ASYNCT

- . REQUIRES NO AS
- . 28 PIN PLASTIC CF
- . 5 VOLT ONLY

SYSTEM COMPATIBIL

- . DOUBLE BUFFER!
- . B BIT BI-DIRECTIC'
- CONTROL WORDS
 ALL INPUTS AND C
 CHIP SELECT, FE.
- ON-LINE DIAGNOST
- THREE STATE DATE

₽, → RXC --GNO-VIS Ca-3, 04 -چر ا ا⊸ হ্য ct-ÆĘ-

FIGURE 1 WD1



KR3600-XX KR3600-ST KR3600-STD KR3600-PRO

Keyboard Encoder Read Only Memory

FEATURES


- . Data output directly compatible with TTL
- N Key rollover or lockout operation
- Quad mode
- Lockout/rollover selection externally selected as option
- On chip-master/slave oscillator
- All 10 output bits available
- = Fully buffered data outputs
- · Output enable provided as option
- Data compliment control provided as option
- Pulse or level data ready output signal provided as an option
- Any key down output provided as an option
- Contact bounce circuit provided to eliminate contact bounce
- Static charge protection on all input/outputs
- Pin for Pin replacement for GI AY-5-3600

GENERAL DESCRIPTION

The SMC Microsystems KR3600-XX is a Keyboard Encoder containing a 3500 bit read only memory and all the logic necessary to encode single pole single throw keyboard closures into a 10 bit code.

The KR3600-XX is fabricated with a low voltage p channel technology and contains the equivalent of 5000 transistors on a monolithic chip in a 40 lead dip ceramic package.

PIN CONFIGURATION



BLOCK DIAGRAM

| Control |

ca-Frie visition des

The KR3600 contains a 3600 bit ROM, 9-stage and 10-stage ring counters, a 10 bit comparator, timing circuitry, a 90 bit memory to store the location of encoded keys for nikey rollover operation, an externally controllable delay network for eliminating the effect of contact bounce, an outout data buffer, and TTL/DTL/MOS compatible output drivers.

The ROM portion of the chip is a 360 by 10 bit memory arranged into four 90-word by 10-bit groups. The appropriate levels on the Shift and Control Inputs selects one of the four 90-word groups; the 90-individual word locations are addressed by the two ring counters. Thus, the ROM address is formed by combining the Shift and Control Inputs with the two ring counters.

The external outputs of the 9-stage ring counter and, the external inputs to the 10-bit comparator are wired to the keyboard to form an X-Y matrix with the 90-keyboard switches as the crosspoints. In the standby conditions, when no key is depressed, the two ring counters are clocked and sequentially address the ROM, thereby scanning the key switches for key closures.

When a key is depressed, a single path is completed between one output of the 9-stage ring counter (X0 thru X8) and one input of the 10-bit comparator (Y_0, Y_0) . After a number of clock cycles, a condition will occur where a level on the selected path to the comparator matches a level on the corresponding comparator input from the 10-stage ring counter

N KEY ROLLOVER. - When a match occurs, and the key has not been encoded, the switch bounce delay network is enabled. If the key is still depressed at the end of the selected delay time, the code for the depressed key is transferred to the output data buffer, the data ready signal appears, a one is stored in the encoded key memory and the scan sequence is resumed. If a match occurs at another key tocation, the sequence is repeated thus encoding the next key. If the match occurs for an already encoded key, the match is not recognized. The code of the last key encoded remains in the output data buffer.

N KEY LOCKOUT - When a match occurs, the delay network is enabled, if the key is still depressed at the end of the selected delay time, the code for the depressed key is transferred to the output data buffer, the data ready signal appears and the remaining keys are locked out by halting the scan sequence. The scan sequence is resumed upon key release. The output data buffer stores the code of the last key encoded.

SPECIAL PATTERNS - Since the selected coding of each key and all the options are defined during the manufacture of the chip, the coding and options can be changed to fit any particular application of the keyboard. Up to 360 codes of up to 10 bits can be programmed into the KR3600 ROM covering most popular codes such as ASCII. EBCDIC, Selectric, etc., as well as many specialized codes.

Pin 1 Pin 2 Pin 3 Pin 4 Pin 5 وأوالك والممالك Internal Clock I O/RO · cc CUSTOM CODING INFORMATION CE The custom coding information for SMC's ,121 AKO 3600 Bit Keyboard Encoder ROM should be transmitted to SMC. The Truth Table B10 should be completed on the format supplied. CE AKO LEGEND , B10 CC = Complement Control ž AKO AKO = Any Key Down Output - B10 B10 = B10 (Data) Output AKO 810 LO/RO = Lockout/Rollover External CE = Chip Enable Clock-Internal Clock - Self Contained Oscillator AKO CF. External Clock = External Frequency Source J O /RO CC - 210 AKO 310 AKO 810 CE - CC CE ·AKO B10 1- 5- 5 V C. 4-Pin 1 Pin 2 Pin 3 Pin 4 Pin 5 **OPTION SELECTION/PIN ASSIGNMENT** FIGURE 1

212

roì. ыe

1 Control

of t s, when ne key

hru e a

network sferred an ext key.

e end of signal upon

rd. Up **SCII**



CC CE AKO B10 CE . AKO? B10 ANO E10 . S10

B10 Bin . Pin 5

AKO 210 E13

MAXIMUM GUARANTEED RATINGS*

Operating Temperature Range	0°C to +70°C
Storage Temperature Range	
Lead Temperature (soldering, 10 sec.)	+325°C
Positive Voltage on any Pin. V _{cc}	+ 0.3 V
Negative Voltage on any Pin. Vcc	25 V

"Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied.

ELECTRICAL CHARACTERISTICS

 $(T_A = 0$ °C to 70 °C, $V_{CC} = \pm 5V \pm 5\%$, $V_{GG} = -12V \pm 1.0V$, $V_{DD} = GND$, unless otherwise noted)

Characteristics	Min	Тур**	Max	Units	Conditions
Clock Frequency	10	50	100	KHz	See Block diagram footnote* for typical R-C values
External Clock Width	7	_		μS	
Data & Clock Input (Shift, Control, Compliment Control, Lockout/Rollover, Chip Enable & External Glock) Lodic "0" Level	Vse		+0.8	v	·
Logic "1" Level	V ₅₅ -1.5		Vcc + 0.3	v	
Shift & Control Input Current	75	150	220	Αμ	V-, = +5V
X Output (X ₀ -X ₈)					
Logic "1" Output Current Logic "0" Output Gurrent	40 600 900 1500 3000 8 6 5	250 1300 2000 2000 10,000 30 25 20 10	500 4000 6500 14,000 23,000 60 50 45	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	Va.: = Vcc (See Note 2) Va.: = Vcc -1.3V Va.: = Vcc -2.0V Va.: = Vcc -5V Va.: = Vcc -1.0V Va.: = Vcc -1.3V Va.: = Vcc -1.3V Va.: = Vcc -2.0V Va.: = Vcc -1.0V Va.: = Vcc -1.0V
V 1	_	0.5		μ.	103 - VCC-101
Y Input (Yo-Y9) Trip Level Hysteresis Selected Y Input Current	V ₅₅ 5 0.5 18 14 13	V _{cc} —3 0.9 100 80 50 40	V _{ce} -2 1.4 170 150 130	7	Y Input Going Positive (See Note (See Note 1) V.∞ ≠ Vcc V.⇒ + Vcc−1.3V V.⊳ = Vcc−2.0V V.∞ ≠ Vcc−4.0V
Unselected Y Input Current	9 7 6 3	40 30 25 15 0.5	80 70 60 40 20	иА иА иА иА	V _{IN} = V _{CC} V _{IN} = V _{CC} -1.3V V _{IN} = V _{CC} -2.0V V _{IN} = V _{CC} -5V V _{IN} = V _{CC} -10V
Input Capacitance		3	10	pF	at 0V (All Inputs)
Switch Characteristics Minimum Switch Closure	_		_		See Timing Diagram
Contact Closure Resistance			300	Ω	Zcc
nesistance	1 x 107	_	300	13	Žeo
Strobe Delay Trip Level (Pin 31) Hysteresis Quiescent Voltage (Pin 31)	V _{cc} -4 0.5 -3	V _{CC} -3 0.9 -5	V _{cc} -2 1.4 -9	V V	(See Note 1) With Internal Switched Resistor
Data Output (B1-B10), Any Key Down Output, Data Ready		-			
Logic "O" Logic "1"	Vcc-1 Vcc-2	- - -	0.4	V V V	lo = 1.6m A lo = 1.0m A lo = 2.2m A
Power		}			
lcc lss	_	12 12	22 22	mA mA	V _{cc} = +5V V _{cc} = -12V


**Typical values are at +25°C and nominal voltages.

NOTE

1. Hysteresis is defined as the amount of return required to unlatch an input.

2. Precharge of X outputs and Y inputs occurs during each scanned clock cycle.

213



KR3600-STD

XY	Normai 8-12345678910	Shift 8-12345678910	Control 8-12345678910	Shift Control B - 123456789 10	
00 01	1 1000111001	< 0011111001	1 1000111011	SUB 0101100001	
02	q 1000110101 a 1000010101	Q 1006100101 A 100000161	q 1000111111 a 1000011111	DLE 0000100001 @ 000000101	
03	z 0101110101 HT 1001000001	Z 0101100101	2 0101111111	P 0000100101	
05	H 0001000101	HT 1001000001 H 0001000101	HT 1001000001 H 0001000101	H 0001000111	
06 07	+ 1101011001 SO 0111001001	+ 1101011001	- 1101011001 SO 0111000001	- 1101011011	
80	p 0000110101	> 0111111001 @ 000000101	NUL 0000000001	SO 0111000011 NUL 0000000001	
09 10	1 1000111001 2 0100111001	0000001001 @ 000000101	SOH 1000000001 2 0100111011	SOH 10000000001	
11	w 1110110101	, W 1110100101	w 1110111111	ETB 1110100001 A 0011100101	
12	\$ 1100110101 # 0001110101	S 1100100101 X 0001100101	s 11001111111 x 0001111111	A 1000000101 O 1006100101	
14 15	AS 0111100001	RS 0111100001	RS 0111100001	FS 0011100001	
16	% 1010011001 m 1011010101	% 1010011001 } 1011100101	% 1010011001 CR 1011000001	% 1010011011 CR 1011000001	
17 18	St 1111000001 n 0111010101	Si 1111000001	Si 1111000001	SJ 1111000011	
19	2 0100111001	A 0111100101 7 0100011001	SQ 0111000001 STX 0100000001	SO 0111000001 STX 0100000001	
20	3 1100111001 # 1010010101	# 1100011001 E 101000101	3 1100111011 e 1919011111	NAK 101010000* DC3 1100100001	
7. 22	d 0010010101	D 0010000101	d 0010011111	B 0100000101	
23 24	£ 1100010101 1111100100	C 1100000101 - 1111100100	c 1100011111 - 1111100100	A 0100:00101 A 0111100100	
25 26	\$ 0010011001	\$ 0010011001	\$ 0010011001	\$ 0010011011	
27	£ 0011000101 -US 1111100001	L 0011000101 US 1111100001	L 0011000101 US 1111100001	L 0011000111 US 1111100011	
28 29	6 0110111001 k 1101010101	& 01100 11001	ACK 0110000001	ACK 0110000001	
30	4 0010111001	[1101100101 \$ 0010011001	DEL 1111111101 4 0010111011	DEL 1111111101 DC4 0010160601	
31 32	f 0100110101 f 0110010101	R 0100100101 F 0110000101	r 0100111111 f 0110011111	ENQ 1010000001	
33	SP 0000011000	SP 0000011000	SP 0000011000	C 1100000101 SP 0000011000	
34 35	CAN 0001101000 CR 1011000001	(0001011000 CR 1011000001	CAN 0001100000 CR 1811000001	BS 0001000000 M 1011000101	
36 37	[1101111101 VT 1101000000	1101111101	(1101111111	K 11010001Q1	
38	7 1110111001	VT 1101000000 11110011001	VT 1101000000 BEL 1110000001	VT 1101000010 BEL 1110090001	
39 40	" 0100011001 5 1010111001	" 0100011001	" 0100011001	" 010 0011011	
41	t 0010110101	% 1010011001 T 0010100101	5 1010111011 1 0010111111	STX 0100000001 EDT 0010000001	
42 43	g 1110010101 v 0110110101	g 1110000101 V 0110100101	G 1110011111 v 0110111111	D 0010000101 S 1100100101	•
44 45	ETX 1100000001	ETX 11000000001	ETX 1100000001	ETX 1100000001	i
46	} 10::::17:01 7 11:::11001] 1011111101 7 1111111001	} 1011111111 7 1111111011	N 0111000101 [1101100101	
47 48	- 1011011001) 1001011001	- 1011111001) 1001011001	- 1011011001 j 1001011001	- 1011011011	
49	SP 0000011001	SP 0000011001	SP 0000011001) 1001011011 SP 0000011011	
50 51	6 0110111001 y 1001110101	> 0111111001 Y 1001100101	6 0110111011 y 1001111111	SOH 1000000001 DC1 1000100001	
52 53	h 0001010101	H 0001000101	h 0001011111	E 1010000101	
54	0100010101	8 0100000101 * 0101011001	D 0100011111 0101111011	T 0010100101 \$YN 0110100001	
55 56	> 0111111001 , 1101111001	> 0111111001 - 1101011001	> 0111111011 , 1101111011	Z 0101100101	
57	NUL 0000000001	NUL 0000000001	NUL 0000000001	Y 1001100101 NUL 0000000001	
58 59	* 0101011001 * 1000011001	10101011001 11000011001	* 0101011001 * 1000011001	1 0101011011 1 1000011011	
60 61	7 1110111001	& 0110011001	7 1110111011	ETX 1100000001	
62	1 0101010101	U 1010100101 J 0101000101	0 1010111111 1 0101011111	8EL 1110000001 F 0110000101	
63 64	n 0111010101 = 1011111000	N 0111000101 = 1011111000	n 0111011111 = 1011111010	U 1010100101	
65	< 0011111001	< 0011111001	< 00::1110:1	~ 0111111100 W 1110100101	
6 6 67	p 0000110101 0 0000111001	P 0000100101) 1001011001	p 0000111111 0 0000111011	J 0101000101 DC2 0100100001	ĺ
69	& 0110011001 # 1100011001	6 0110011001	& D110011D01	& 0110011011	i
70	8 0001111001	# 1100011001 * 0101011001	# 1100011001 8 0001111011	# 1100011011 ESC 1101100001	
71 72	i 1001010101 k 1101010101	I 1001000101 K 1101000101	+ 1001011111 k 1101011111	ACK 9110600001	- 1
73	m 1011010101	M 1011000101	m 1011011111	G 1110000101 V 0110100101	!
74 75	/ 1111011001 1110011001	? 1111111001 7 0100011001	/ 1111011001 1110011001	1110011001	
76 77	LF 0101000000 = 1011111001	LF 0101000000	LF 0101000000	GS 1011100000	
78	FF 0011001001	+ 1101011001 < 0011111001	= 1011111001 FF 0011000001	- 1101011001 FF 0011000011	1
79 80	(0001011001 9 1001111001	(0001011001 (0001011001	(0001011001 9 1001111011	1.0001011011	
81 62	0 1111010101	O 1111000101	0 1111011111	EM 1001100001) 1011100101	1
83	# 0011010101 . 0011011001	L 0011000101 . 0011011001	1 0011011111	X 0001100101 . 0011011011	ł
84 85	0111011001	0111011001	0111011001	0111011011	1
86	. 1101111001] 1011100101	: 0101111001 [1101100101	, 1101111001] 1011100101	0101111001 [1101100101	- 1
87 88	- 1011011001 0 0000111001	- 1111100131 9 0000111001	- 1011011001 0 0000111001	- 1111100101 0 0000111001	Ì
89	9 1001111001) 1001011001	HT 1001000001	HT 1001000001	į
Options:					

Options:
Internal oscillator (pins 1, 2, 3)
Any key down (pin 4) positive output
N key rollower only

Pulse data ready signal Internal resistor to VDD on shift and control pins KR3600-STD outputs provides ASC II bits 1-6 on 81-56, and pit 7 on 86 215

KBS

KR 3600-ST

XY	Normai 8-123456789	Shift B-123456789	Control B -123456789	Shift/Control B-123456789
00	V 000001101	~ 011111101	NUL 000000001	RS 011110001 VT 110100010
01 02	= 101111010 DC3 110010010	- 110101001 DC3 110010010	GS 101110001 DC3 110010010	DC3 110010010
03	- 101101001	- 111110101	CR 101100010	US 111110010 BS 000100010
04 05	8\$ 000100010 0 000011001	BS 000100010 0 000011001	8\$ 060100010 0 060011001	0 000011001
9€	+ 011101001	 011101001 	 011101001 	 011101001 000000000
07 08	00000000 000000000	00000000 000000000	00000000	900000000
. 09	00000000	900000000	000000000 ST 111100001	000000000 US 111110010
10	/ 111101010 • 011101001	? 111111001 > 011111010	SO 011100010	AS 011110001
12	2 001101010	< 001111001	FF 001100001	FS 001110010 CR 101100010
13 14	m 101101110 n 011101110	M 101100101 N 011100101	CR 101100010 SQ 011100010	SO 011100010
15	b 010001110	B 010000101	STX 010000010 SYN 011010010	STX 010000010 SYN 011610010
16 17	.v Q11011110 c 110001101	V 011010101 C 110000110	SYN 911019910 ETX 110000901	ETX 110009001
16	x 000111101	X 000110110	CAN 000110001 SUB 010110010	CAN 0001109G1 SUB 010110010
- 19 20	z 010111110 LF 010100001	Z 010110101 LF 010100001	LF 010100001	LF 010100001
21	\ 001110101	001111110	FS 001110010	FS 001110010 DEL 111111110
22 23	DEL 11111110 [110110110	DEL 111111110 101110110	DEL 111111110 ESC 110110001	GS 101110001
24	7 111011010	7 111011010	7 111011010 8 000111010	7 111011010 8 000111010
25 26	8 000111010 9 100111001	8 000111010 9 100111001	9 100111001	9 103111001
27	00000000	000000000	000000000	000000000
28 29	00000000 00000000	000000000 000000000	00000000	00000000
30	. 110111016	: 010111001	ESC 110110001 FF 001100001	SUB 010110010 FF 001100001
31 32	1 001101101 k 110101110	£ 001100110 K 110100101	VT 110100010	VT 110100010
33	n 000101110	J 010100110 H 000100101	EF 010100001 85 000100010	LF 010100001 BS 000100010
34 35	g 111001110	G 111000101	BEL 111000010	BEL 111000010
36	7 011001101	F 011000110 D 001000101	ACK 011000001 EOT 001000010	ACK 011000001 EOT 001000010
37 38	d 001001110 s 110011110	\$ 110010101	OC3 110010010	DC3 110010910
39 40	a 100001110 00000000	A 100000101 000000000	\$OH 100000010 000000000	SOH 100000010 000000000
41	1 110111101	101111101	ESC 1101:0001	GS 101110001
42 43	GR 101100010 111001001	GR 101106010 " 010001001	GR 101100010 BEL 111000010	GR 101100010 STX 010000010
44	4 001011010	4 001011010	4 001011010	4 001011010
45 46	5 101011001 6 011011001	5 101011001 6 011011001	5 101011001 6 011011001	5 101011001 6 011011001
47	000000000	000000000	000000000	000000000
48 40	00000000 00000000	000000000	000000000 000000000	000000000
50	p 000011110	P 000010101	DEC 000010010	DEL 000010010 SI 111100001
51 52	o 111101101 i 100101101	O 111100110 F 100100110	SI 111100001 HT 100100001	HT 100:00001
53	v 101011110	n tõigigigi	NAK 101010010 EM 100110010	NAK 101010010 EM 100110010
54 55	y 100111110 t 001011101	Y 100110101 T 001010110	DC4 001010001	OC4 001010001
56	r 010011101	R 010010110	DG2 019019001 ENQ 101090001	DC2 010010001 ENG 101000001
57 58	e 101001101 w 111011101	E 101000110 - W 111010110	ETB 111010001	ETB 111010001
. 59	q 100011101	Q 100010110	DC1 100010001 000000000	DC1 100010001 000000000
60 61	00000000 000000000	00000000	000000000	00000000
62	DC2 010010001	DC2 010010001 000000000	DC2 010010001 000000000	DC2 010010001 000000900
63 64	000000000 1 100011010	1 100011010	1 100011010	1 100011919
65	2 010011010	2 010011010 3 110011001	2 010011019 3 110011001	2 010011010 3 110011001
66 57	00000000	2 110011001	200000000	00000000
68	00000000 00000000	000000000	000000000 000000000	000000000 000000000
69 70	0 00000000) 100101010	DLE 000010010	HT 100100001
71	9 100111001	r 060101001 * 010101010	EM 100110010 CAN 000110001	BS 000100010 LF 010100001
72 73	8 000111010 7 111011010	8 011001010	ETB 111010001	ACK 011000001
74 75	6 011011001 5 101011001	A 011110110 % 101001010	SYN 011010010 NAK 101010010	ENQ 101000001
76	4 001011010	\$ 001001001	DC4 001010001	EOT 001000010
77 78	3 110011001 2 010011010	* 110001010 @ 000000110	DC3 110010010 DC2 010010001	ETX 110000001 NUL 000000001
79	1 100011010	1 100001001	DC1 100010001	SQH 100000010
80 81	00000000 00000000	000000000 000000000	000000000	00000000
52	00000000	000000000	000005000	000000000 00000000
83 84	00000000	000000000	000000000 000000000	00000000
85	SP 000001010	SP 000001010	NUL 000000001	NUL 000000001 000000000
86 87	000000000 0C1 100010001	0000000000	000000000	DC1 100010001
88	HT 100100001	HT 100100001	HT 100100001 ESC 110110001	HT 100190001 ESC 110110001
89	ESC 110110001	ESC 110110001	ESC 110110001	230 110110001

Options Pin 1.2,3—Internal oscillator
Pin 4—Lockout (logic 1), rollover (logic 0)
Pin 5—Any key down output

All outputs complemented

216

Linker

KR 3600-PRO

XY	Normal	Shiii	Control	Shift/ Control
00 01	000000000 000000001	001000000 001000001	010000000 010000001	011000000 011000001
02	0000000 10	001000010	010000010	011000010
03 04	000000011 000000100	001000011	010000011 010000100	011000011 011000100
05	000000101	001000101	010000101	011000101
96 07	000000110 000000111	001000110 001000111	010000118 010000111	011000110 011000111
C8	000001000	001001000	01000 1000	011001000
09 10	000001001 000001010	001001001 001001010	010001001 010001010	011001001 011001010
;i	000001011	001001011	010001011	011001011
12	000001100 000001101	001001100	010001100 010001101	911001100 911001101
14	000001110	001001110	010001110	011001110
15 16	000001111	001001111 001010000	010001111 010010000	011001111 011010000
17	000010001	001010007	010010001	011010001
18 19	000010010 000010011	001010010 001010011	010010010 010010011	011010010
20	000010100	901010100	001010010	011010100 011010101
21 22	000010101 000010110	001010101 001010110	010010101 010010110	011010110
22 23	000010111	001010111	010010111	011010111 011011000
24 25	000011000 000011001	001011000 001011001	010011000 010011001	011011001
26 27	000011010	001011010 001011011	010011010 010011011	011011010 011011011
27 28	000011011 000011100	001011100	010011100	011011100
29 30	000011101	001011101	010011101	011011101
30 31	000011110 000011111	001011110 001011111	010011110 010011111	011011111
32	000100000	001100000	010100000	011100000 011100001
33 34	000100091 000100010	001100001 001100010	010100001 010100010	011100010
35	000100011	001100011	010100011	011100011
36 37	000100100 000100101	001100100 001100101	010100100 010100101	011100100 011100101
38	000100110	001100110	010100110	011100110 011100111
39 40	000100111 000101000	001190111 001101000	010100111 010101003	011101900
41	900101001	001101001 001101010	016101001 010101010	011101001 011101010
42 43	000101010 000101011	001101011	010 101011	011101011
44	000101100	001101100 001101101	010101100 010101101	011101100 011101101
45 46	000101101 000101110	001101110	010101110	011101110
47 48	000101111	001101111	010101111 010110000	011101111
49	000110001	001110901	010110001	011110001
50	000110010 000110011	001110010 001110011	610110010 610110011	011110010 011110011
51 52	000110100	001110100	010110100	011110:00
53 54	000110101 000110110	001110101 001110110	010110101 01011010	011110101
. 55	000110111	001110111	010110111	011110111
56 57	000111000 000111001	001111000 001111001 ,	010111000 010111001	011111000 011111001
58	000111010	001111010	010111010	011111010 011111011
59 60	000111011 000111100	001111011 001111100	010111011	011111100
61	000111101	001111101	010111101	011111101 011111110
62 63	000111110 000111111	00111110 00111111	010111110 010111111	011111111
64	100000000	101000000	110000000 110000001	111 000 000 111 000 001
65 66	100000001 100000010	101000001 101000010	1100G0C10	111000010
67	100000011	101000011 101000100	110000511 110000100	111000011
68 69	100000100 100000101	101000101	110000101	111000101
70 71	100000110 100000111	101000110 101000111	110000110 110000111	111000110 111000111
72	100001000	101001000	110001000	111001000
73	100001001 100001010	101001001	110001001 110001010	111001001
73 74 75	100001011	191001011	110001011	111001011 111001100
76 77	100001100 100001101	101001100 101001101	110001100 110001101	111001101
78	100001110	101001110	110001113	111001110
79 BO	100001111	101001111	110001111 110010000	11100:111 111010:00
81	100010001	1000001	110010001	111010001
82 83	106010010 106010011	101010010 101010011	110010010 110010011	111010010 111010011
84	100010100	191910100	110010100	111010100 111010101
85 86	100010101 100010110	101010101 101010110	110010101 110010110	111010110
87	100010111	101010111	110010111	111010111
88 89	100011000 100011001	101011000 101011001	110011000 110011001	111011000 111011001
••				

Options Internal oscillator (pine 1, 2, 3) Lockout rolldver (pin 4), with internal resistor to Voolboxout is logic 1.

Any key down (pin 5), positive output Poise data readv internal resistor to V60 on shift & control pins 217

DESCRIPTION

The KR 3600 PRO is a MOS/LSI device intended to simplify the interface of a microprocessor to a keyboard matrix. Like the other KR 3600 parts, the KR 3600 PRO contains all of the logic to de-bounce and encode keyswitch closures, while providing either a 2-key or N-key rollover.

The output of the KR 3600 PRO is a simple binary code which may be converted to a standard information code by a PROM or directly by a microprocessor. This permits a user maximum flexibility of key layout with simple field programming.

The code in the KR 3600 is shown in Table I. The format is simple: output bits 9, 8, 7, 6, 5, 4 and 1 are a binary sequence. The count starts at X0, Y0 and increments through X0Y1, X0Y2...X8Y9. Bit 9 is the LSB; bit 1 is the MSB.


Bits 2 and 3 indicate the mode as follows:

Bit 3	
0	Normal
1	Shift
0	Control
1	Shift Control
	0

For maximum ease of use and flexibility, an internal scanning oscillator is used, with pin selection of N-key lockout (also known as 2-key rollover) and N-key rollover. An "any-key-down" output is provided for such uses as repeat oscillator keying.

Figure 1 shows a PROM-encoded 64 key, 4 mode application, using a 256x8 PROM, and Figure 2 a full 90 key, 4 mode application, utilizing a 512x8 PROM.

If N-key rollover operation is desired, it is recommended that a diode be inserted in series with each switch as shown. This prevents "phantom" key closures from resulting if three or more keys are depressed simultaneously.



Pert Per ROM 23:

ROM 475

ROM 360

PET (12) 700 (12) 700 (12) 700 (12) 700 (12) 700 (12) 700 (12) 700 (12) 700 (12)

FDC 70

Part E

(1 For fa



Electronic Data Processing

MM5034, MM5035 Octal 80-Bit Static Shift Register

General Description

The MM5034 octal 80-bit shift register is a monolithic MOS integrated circuit utilizing N-channel low threshold enhancement mode and ion-implanted depletion mode devices.

The MM5034 is designed for use in computer display peripherals. All inputs and outputs are TTL compatible. The clocks and recirculate logic are internal to reduce system component count, and TRI-STATE⁵ output buffers provide bus interface. Because of its N-channel characteristics, single 5V power supply operation is required.

Simple interface to the NSC CRT DP8350 controller and character generator to incorporate an entire CRT terminal is feasible with the MM5034.

The MM5034 is available in a 22-lead dual-in-line package.

The MM5035 is a 20-pin version of the MM5034 with the TRI-STATE output select feature omitted, for a simple data in/data out operation.


Features

- Single 5V power supply
- Internal clocks
- High speed and static operation
- TRI-STATE output buffer
- Recirculate and output select independent
- TTL compatible


Applications

- CRT displays
- Computer peripherals

Connection Diagrams



Order Number MM5034N See Package 21



Order Number MMS035N See Package 20A

SP

Absolute Maximum Retings

Supply Voltage
Input Voltage
Power Dissipation
Storage Temperature Range

7 V_{DC} 7 V_{DC} 750 mW

Lead Temperature (Soldering, 10 seconds)

-65°C to +150°C 300°C

AC Test Circu




^tPO0

Electrical Characteristics V_{DD} = 5V ±5%, T_A = 0°C to +70°C

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Clock input				İ	
Logical "1" Input Voltage		2.2			,
Logical "0" Input Voltage		{	ł	8.0	
Data and Control Inputs			1		:
Logical "1" Input Voltage		2.2			,
Logical "0" Input Voltage				0.8	,
Data, Clock and Control Inputs					
Logical "1" Input Current	VIN = 5V		1	5.0	ш
Input Capacitance	V _{IN} = 2.5V		5.0	8.0	pi
Outputs					
Logical "1" Output Voltage	- IOUT = 100 μA	2.4	2.8		V
Logical "0" Output Voltage	IOUT = 1.6 mA		0.25	0.4	Ň
TRI-STATE Output Current	VOUT = 5V			-5.0	μ
	VOUT = OV	[5.0	μΑ
Supply Current			60	90	m.A
Timing	•]]	
Clock Frequency		0		3.0	MHz
Clock Pulse Width High	(Figure 1)	125	}	10,000	ns
Clock Pulse Width Low	(Note 1)	125		90	ns
Output Rise and Fall Time (tr, tr)	(Figure 1)		40	50	ns
Set-Up Time	(Figure 1)	100			ns
Hold Time	(Figure 1)	0] !	ns
Output Enable Time	(Figure 1)			185	ns
Output Disable Time	(Figure 1)			185	ns
Clock Rise and Fall Time	(Figure 1)	<u> </u>		5.0	₍₂₎
Output Delay, (tpD)		[80	185	ns

Typical Applic



Note 1: The clock input must be at a low level for DC storage. Minimum pulse width assumes 10 ns $t_{\rm c}$ and $t_{\rm f}$.


MM5034, MM5035 Recirculate and TRI-STATE Operation

Recirculate is used to maintain data in the shift register after it has been loaded. While the shift register is being loaded, Recirculate must be at a logical "D". When the loading is completed, Recirculate should be brought to a logical "1". This disables the data input and feeds the

output of the last shift cell back to the input of the first shift cell for each of the 8 registers.

For the output to be in the TRI-STATE mode outputselect should be at the logical '1' level. FIGU







FEATURES

CRT 8002

PIN CONFIGURATION

CRT Video Display Attributes Controller Video Generator VDAC™

. —	
On chip character generator (mask programma 128 Characters (alphanumeric and graphic) 7 x 11 Dot matrix block	LD/SH 2 27 CURSOR
 On chip video shift register Maximum shift register frequency CRT 8002A 20MHz CRT 8002B 15MHz CRT 8002C 10MHz Access time 400ns On chip horizontal and vertical retrace video bl. No descender circuitry required Four modes of operation (intermixable) Internal character generator (ROM) Wide graphics Thin graphics 	AØ 4 26 MSØ 25 MS1 26 MSØ 25 MS1 22 MS1 24 BLINK 23 V SYNC 22 CHABL 21 PEVID 20 UNDLN A6 10 19 STKRU A7 11 16 ATT-5E V26 12 17 GNO R2 13 15 R1 15 R1
External inputs (fonts/dot graphics) On chip attribute logic—character, field Reverse video Character blank Character blink Underline Strike-thru Four on chip cursor modes Underline Blinking underline	☐ Subscriptable ☐ Expandable character set External fonts Alphanumeric and graphic RAM, ROM, and PROM ☐ On chip address buffer ☐ On chip attribute buffer ☐ +5 volt operation
Reverse video Blinking reverse video Programmable character blink rate Programmable cursor blink rate	☐ TTL compatible ☐ MOS N-channel silicon-gate COPLAMOS [®] process ☐ CLASP [®] technology—ROM and options ☐ Compatible with CRT 5027 VTAC [®]

General Description

The SMC CRT 8002 Video Display Attributes Controller (VDAC) is an N-channel COPLAMOS? MOS/LSi device which utilizes CLASP? technology. It contains a 7X11X128 character generator ROM, a wide graphics mode, a thin graphics mode, an external input mode, character address data latch, field and or character attribute logic, attribute latch, four cursor modes, two programmable blink rates, and a high speed video shift register. The CRT 8002 VDAC!" is a companion chip to SMC's CRT 5027 VTAC. Together these two portion of a CRT video terminal.

The CRT 8002 video output may be connected directly to a CRT monitor video input. The CRT 5027 blanking output can be connected directly to the CRT 8002 retrace blank input to provide both horizontal and vertical retrace blanking of the video output.

Four cursor modes are available on the CRT 8002. They are: underline, blinking underline, reverse video block, and blinking reverse video block, Any one of these can be mask programmed as the cursor function. There is a separate cursor blink rate which can be mask programmed to provide a 15 Hz to 1 Hz blink rate.


The CRT 8002 attributes include: reverse video, character blank, blink, underline, and strike-thru. The character blink rate is mask programmable from 7.5 Hz to 0.5 Hz and has a duty cycle of 75/25. The underline and strike-thru are similar but independently controlled functions and can be mask programmed to any number of raster lines at any position in the character block. These attributes are available in all modes.

In the wide graphic mode the CRT 8002 produces a graphic entity the size of the character block. The graphic entity contains 8 parts, each of which is associated with one bit of a graphic byte, thereby providing for 256 unique graphic symbols. Thus, the CRT 8002 can produce either an albinanumeric symbol or a graphic entity depending on the mode selected. The mode can be changed on a per character basis.


The thin graphic mode enables the user to create single line drawings and forms.

The external mode enables the user to extend the onchip ROM character set and/or the on-chip graphics capabilities by inserting external symbols. These external symbols can come from either RAM. ROM or PROM.

145



ž



147

PIN NO	SYMBO	DL.	NAME	INPUT/	FUNCTION
1	VIDEO	Vic	deo Output	0	The video output contains the dot stream for the selected row of the along numeric, wide graphic, thin graphic, or external character after processing of
				i	the attribute logic, and the retrace brank and cursor inputs. In the alphanumeric mode, the characters are ROM programmed into the 77 dots, 17X11, allocated for each of the 126 characters. See figure 3. The to, row (RØ) and rows R12 to R15 are normally all zeros as is column C7. Thus, the character is defined in the box bounded by R1 to R11 and C8 to C6. When a roy of the ROM, via the attribute logic, is parallet loaded into the 8-bit shift-register the first bit serially shifted out is C7. A zero, or a one in REVID), it is followed.
				:	by C6, C5, through C0. The timing of the Load Shift pulse will determine the number of additional (——, zero to N) backfill zeros (or ones if in REVID) shifted out. See figure 4
	:			: i ,	When the next Load/Shift pulse appears the next character's row of the ROM via the attribute logic, is paradel loaded into the shift register and the cycle repeats.
9	ะถังรห		ad/Shift		The 8 bit shift register parallel in load or senarout shift modes are established by the Load's Shift input. When low, this input enables the shift register to serial shifting with each Video Dot Clock puise. When high, the shift register parallel (broadside) data inputs are enabled and synchronous loading occur on the next Video Dot Clock puise. During parallel loading, serial data flow is inhibited. The Address/Data inputs (A8-A7) are latched on the negative transition of the Loadin Shift input. See timing diagram, figure 7.
3	VDC		eo Dot Clock	1	Frequency at which video is shifted
4-11	AØ-A7	Ad.	dress!Data		In the Alphanumeric Mode the 7 bits on inputs (A3-A6) are internally decoded to address one of the 128 available characters (A7 = X). In the External Mode (A0-A7 is used to insert an 8 bit word from a user defined external ROM, PROM or RAM into the on-only Attribute logic, in the wide Graphic Modes A3-A7 is used to define one of 256 graphic entities. In the thin Graphic Mode A3-A2 is used to define the 3 line segments.
12	Vcc		wer Supply	PS	÷ 5 voit power supply
17	R2.R3 R1. GND		w Address ound	. GND	These 4 binary inputs define the row address in the current character block
18	ATTRE		ribute Enable	I	Ground A positive level on this input enables data from the Reverse Video, Character Blank, Underline, Strike-Thru, Blink, Mode Select 8, and Mode Select 1 inputs to be strobed into the on-chip attribute latch at the negative transition of
19	STKRU	Stri	ike-Thru		the Load/Shift pulse. The latch loading is disabled when this input is low. The latched attributes will remain fixed until this input becomes high again. To facilitate attribute latching on a character by character basis, tie ATISE high. See timing diagram, figure 7.
:	o rang		1		When this input is high and RETBL = 0, the parallel inputs to the shift register are forced high (SAB-SA7), providing a solid line segment throughout the character block. The operation of strike-thru is modified by Reverse Video (see table 1). In addition, an on-chip ROM programmable decoder is available to decode the line count on which strike-thru is to be placed as well as to program the strike-thru to be 1 to N raster lines high. Actually, the strike-thru decoder (mask programmable) logic allows the strike-toru to be any number or arrangement of horizontal lines in the character block. The standard strike-thru will be a double line on rows R5 and R6.
20 : :	UNDLN	Und	derline :		When this input is high and RETBL ~ 0, the parallel inputs to the shift register are forced high (SRB-SR7), providing a solid line segment throughout the character block. The operation of underline is modified by Reverse Video (see table 1). In addition, an on-chip ROM programmable decoder is available to decode the line count on which underline is to be placed as well as to program the underline to be 1 to N raster lines high. Actually, the underline decoder (mask programmable) togic allows the underline to be any number or arrangement of horizontal lines in the character block. The standard underline will be a single line on R11.
21	REVID	Яev	verse Video		When this input is low and RETBL = 0, data into the Attribute Logic is presented directly to the shift register parallel inputs. When reverse video is high data into the Attribute Logic is inverted and then presented to the abift redistor
22	CHABL	Cha	racter Blank	ı	parallel inputs. This operation reverses the data and field video. See table 1. When this input is high, the parallel inputs to the shift register are all set low providing a otank character then segment. Character blank will override blink. The operation of Character Blank is modified by the Reverse Video input.
23	V SYNC	V 5	YNC		See table 1.
:		:			This input is used as the clock input for the two chicking mask programmable blink rate dividers. The cursor blink rate (30/50 duty cycle) will be twice the character blink rate (75/25 duty cycle). The divisors can be programmed from \pm 4 to \pm 30 for the cursor (\pm 8 to \pm 60 for the character).
24	BLINK	Blin	k .		When this input is high and RETBL = 0 and CHABL = 0, the character will blink at the programmed energater blink rate. Blinking is accomplished by blacking the character block with the internal Character Blink clock. The standard character blink rate is 1.875Hz.
25 26	MS1 MSØ		de Select 1 de Select Ø	1	These 2 inputs define the four modes of operation of the CRT 8002 as follows. Alphanumeric Mode — In this mode addresses. A0-A6 (A7 = X) are in-
Γ	M\$1	MSO	MODE	\neg	 ternally decoded to address 1 of the 128 available ROM characters. The
r	1	1			addressed character along with the decoded row will define a 7 bit output from the ROM to be loaded into the shift register via the attribute logic.
{	1	o	Alphanumer Thin Graphic	١.	Thin Graphics Mode - In this mode A2-A2 (A3-A7 = X) will be loaded
-	0	1 1	External Mod		into the thin graphic logic along with the row addresses. This logic will define the segments of a graphic entity as defined in figure 2. The top of

DESCRIPTION OF PIN FUNCTIONS

PIN NO.	SYMBOL	NAME	INPUT/ OUTPUT	FUNCTION
25 26 (cont.)				External Mode — In this mode the inputs AQ-A7 go directly from the character fatch into the shift register via the attribute logic. Thus the user may define external character fonts or graphic entities in an external PROM ROM or RAM. See figure 3.
				Wide Graphics Mode —In this mode the inputs A8-A7 will define a graphic entity as described in figure 1. Each line of the graphic entity -3 determined by the wide graphic logic in conjunction with the row inputs R8 to A3. If this mode each segment of the entity is defined by one of the bits of the 8 bit word. Therefore, the 8 bits can define any 1 of the 256 possible graphic entities. These entities can but too against each other to form a configuous pattern or can be interspaced with albhanumeric characters. Each of the entities occupies the space of 1 character block and thus requires 1 byte of memory.
				These 4 modes can be intermixed on a per character basis.
27	CURSOR	Cursor	. ,1	When this input is enabled 1 of the 4 pre-programmed cursor modes will be activated. The cursor mode is on-chip mask programmable. The standard cursor will be a blinking (at 3.75 Hz) reverse video block. The 4 cursor modes are Underline—In this mode an underline (1 to N raster lines) at the programmed underline position occurs.
			i i	Blinking Underline—In this mode the underline blinks at the cursor rate. Reverse Video Block—In this mode the Character Block is set to reverse video.
•			: : :	Bilinking Reverse Video Block—In this mode the Character Block is set to reverse video at the cursor blink rate. The Character Block will alternate between normal video and reverse video. The cursor functions are listed in table 1.
28	RETBL	Retrace Blank	1	When this input is latched high, the shift register parallel inputs are undon ditionally cleared to all zeros and loaded into the shift register on the nex Load/Shift pulse. This blanks the video, independent of all attributes, during norizontal and vertical retrace time.

			ABLE 1		Talaken Miller of Maria (Maria Maria) (Maria) (Maria Maria) (Maria) (M
CURSOR	RETBL	REVID	CHABL	: UNDLN*	FUNCTION
X 0 0	1 0 0	X 0	X 0	X 0 1	"0" S.R. All D (Ş.R.) All "1" (S.R.)
0 0 0	0	0 1	1 0 0	X 0 1	D (S.R.) All others "0" (S.R.) All D (S.R.) All "0" (S.R.)
0	0	1	1	X	D (S.R.) All others "1" (S.R.) All
Underline*	0	0	0	X	"1" (S.R.)*
Underline*	0	0	1	x	D (S.R.) All others "1" (S.R.)" "0" (S.R.) All others
Underline*	0	1	0	×	"0" (S.R.)
Underline*	C	1	1	×	D (S.R.) All others "0" (S.R.)" "1" (S.R.) All others
Blinking** Underline*	Ů.	0	0	X	"1" (S.R.)* Blinking
Blinking** Underline*	0	0	1	x	D (S.R.) All others "1" (S.R.)* Blinking "0" (S.R.) All others
Blinking** Underline*	0	1	0	х	"O" (S.R.) Blinking
Blinking** Underline*	0	1	1	x	D (S.R.) All others "0" (S.R.)⊺ B⊞nking "1" (S.R.) All others
REVID Block REVID Block	0	0	0	0	D (S.R.) All "0" (S.R.)*
	U	U	U	. 1	D (S.R.) All others
REVID Block REVID Block	0	0	0	X 1	"1" (S.R.) All "0" (S.R.)* D (S.R.) All others
REVID Block	0	1	0	0	D (S.R.) All
REVID Block	0	1	0	1	"1" (S.R.)* D (S.R.) All others
REVID Block	0	1	1	X	"O" (S.R.) All
Blink** REVID Block	00000	0 0 0 1 1	0 0 1 0 0	0 1 X 0 1	Alternate Normal Video/REVID At Cursor Blink Rate

*At Selected Row Decode **At Cursor Blink Rate
Note: If Character is Blinking at Character Rate, Cursor will change it to Cursor Blink Rate. 149

nto/ "nd ius, trie n a row egister. iilowed

∷tional ∋ure 4. ∋ ROM, ∋ cycle

olished ter for egister occurs ta flow egative

Mode. PROM A7 is E-A2 is

olack.

waster nouts on of a low, again, TTBE

egister ut the Video elab as (e-th) strin

agister of the Video aliable as to derline umber-

data gister sie 1. Flow, blink, sput

Table
is the plink


hking dard liows: re inoutput

paded c will cp of tow.


FIGURE 5
ROM CHARACTER BLOCK FORMAT


												ROWS	R3	R2	R1	RØ
(ALL ZEROS)		0	0	0	0	0	0	0	0		-	RØ	0	0	0	0
		۱	٥	0	0	0	0		0	<u>-</u> ! –	_	R1	i 0	0		-
		o į	0	0	0	0	0	c	0	1_	_	R2	. 0		0	1
		٥¦	0	0	0	0	0	0	0	i _				0	. 1	0
	- 1	ו ס	٥	0	0	0	0		_	! _	_	R3	. 0	0	1	1
	- 1	o į	0	_				0	_	! -	_	R4	0	1	0	0
77 BITS	1	- 1		0	0	0	0	0	0	-	_	R5	0	1	0	1
(7 x 11 ROM)	7	i	0	٥.	0	0	0	0	0	j	_	R6	0	1	1	0
	0	1	0	0	0	0	0	0	0		_	R7	a	1	1	1
	0) [0	0	0	0	0	0	0	-	_	R8	1	0	,	,
	C)	0	0	0	0	0	0	0	i	_	R9		•	0	0
	0)	0	0	٥	٥	0	0	0	!			1	0	0	1
	0	ı İ	0	0	0	0		_		-	-	RIØ	1	0	1	0
	٥	1	- <u>-</u> -	-0				_0_		;	_	R11	1	0	1	1
				-	0	0	0	0	0	_		R12	1	1	0	0
(ALL ZEROS)	۰ ک		O	0	0	0	0	0	0	_	-	R13	1	1	0	1
) 0		0	0	0	0	0	0	0			R14	1	1	•	,
	(o		0	0	٥	0	0	0	0		-	R15	•			0
	*C7			~								1113	1	1	1	1
	Ų/	٠, ١	26	C5	C4	C3	C2	C:1	CB							


*COLUMN 7 IS ALL ZEROS (REVID = 0) COLUMN 7 IS SHIFTED OUT FIRST EXTENDED ZEROS (BACK FILL) FOR INTERCHARACTER SPAC-ING (NUMBER CONTROLLED BY LD/SH, VDC TIMING)



CONSULT FACTORY FOR CUSTOM FONT AND OPTION PROGRAMMING FORMS.









STANDARD MICROSYSTEMS CORPORATION

6

Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications: consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully chicked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of SMC or others. SMC reserves the right to make changes at any time in order to improve design and supply the best product possible. STANDARD MICROSYSTEMS 36 Micros Skill Haussauler N 1777 (\$16,273,372), TAX 170-277-5996 We keep ahead of our competition so you can keep ahead of yours. CRT 8002-003 (5 X 7 ASCII) coding information

CRT Video Display-Controller Video Generator VDAC





ATTRIBUTES

Underline will be a single horizontal line at R8

CursorCursor will be a blinking reverse video block, blinking at 3.75 Hz

Blink Rate

The character blink rate is 1.875 Hz

The strike-thru will be a single horizontal line at R4

154

CRT 8

AUGUST 1978

DP8350 Series Programmable CRT Controllers

General Description

The DP8350 Series of CRT Controllers are single-chip bipolar (I^2L technology) circuits in a 40-bin package. They are designed to be dedicated CRT dispray refresh circuits.

The CRT Controller (CRTC) provides an internal opticate crystal controlled oscillator for ease of system design. For systems where a opticate clock is already provided, an external clock input may be used by the CRTC. In either case system synchronization is made possible with the use of the puffered Dot Rate Clock Outduit.

The DP8350 Series has 11 character generation related timing outdoors. These outdoors are compatible for systems with or without line buffers, using character ROMS, or DM8678-type latch/ROM/shift register circuits.

12 bits (4k) of bidirectional TRI-STATE® character memory addresses are provided by the CRTC for direct interface to character memory.

Three on-chip registers provide for external loading of the row starting address, cursor address, and top-of-page address.

A complete set of video outputs is available including cursor enable, programmable vertical blanking, programmable horizontal sync, and programmable vertical sync.

The DP8350 Series CRTC provides for a wide range of programmability using internal mask programmable ROMs:

- Character Field (both number of dots/character and number of scan lines/character)
- Characters per Row
- Character Rows per Video Frame


The CRTC also provides system sync and program inputs including 90:60 Hz control, system clear, external character/line rate clock, and character generator program.

The DP8350 Series operates on a single +5 V power supply. Outputs and inputs are TTL compatible.

Features

- Internal crystal controlled dot rate oscillator
- External dot rate clock input
- · Buffered dot rate clock output
- . Timing pulses for character generation
- . Character memory address outputs (12 bits)
- Internal cursor address register
- Internal row starting address register
- Top-of-page address register (for scrolling)
- Programmable horizontal and vertical sync outputs
- Programmable cursor enable output
- · Programmable vertical blanking output
- . 50/60 Hz refresh rate
- Programmable characters/row (5 to 110)
- Programmable character field size (up to 16 dots x 16 scan line field size)
- Programmable character rows/frame (1 to 64)
- Single +5 V power supply
- . Inputs and outputs TTL compatible
- Ease of system design application






1978 National Semiconductor Corp.

DA SIM88 Printed in U.S.A.

8350-1



DP8350 Functional Pin Description

CHARACTER GENERATION/TIMING OUTPUTS

The CRTC provides 11 interface timing outputs for line buffers, character generator ROM, DM8678-type latch/ROM, shift register combination character generators, and system status timing. All outputs are TTL compatible and directly interface to popular system circuits, including:

- DM8678 Series Character Generators
- MM52157, MM52179 Character ROMs
- DM74166 Dot Shift Register
- MK1007P, 33571/2, 2532 80-Bit Shift Registers (Line Buffers)

Dot Rate Clock: This output is buffered for use in system synchronization and interface to dot shift register. Positive edge clock at crystal oscillator frequency.

Load Video Shift Register: Buffered output at character rate frequency. Used for direct interface to dot shift register. This output is active only during video time and therefore performs both the horizontal and vertical blanking functions. Low level active

Latch Character Generator Address: Buffered output at character rate frequency. Active at all times, Positive edge clock.

Line Buffer Clock? This output directly interfaces to line buffers. Output operates at character rate. Negative edge clock. Not active during nonzontal blanking. The number of clocks per scan line is equivalent to the number of video characters per row.

Line Rate Clock: Line rate frequency output for use with DM8678-type character generator.

Line Counter Outputs (LC0 to LC3): Buffered outputs at line rate frequency for use with character ROMs without internal line counter. These outputs are also useful for system decode of present line position in character row. Outputs clock in sync with Line Rate Clock at start of horizontal blanking. Outputs are always eactive.

Clear Line Counter: Row rate clock — occurs in sync with Line Rate Clock during horizontal blanking between last line of any row and first line of a new row. This output is always active and is a negative edge clock — direct interface to the DM8678.

Line Buffer Recirculate Enable: This output interfaces to a line buffer and becomes inactive (logic "O" state) during the last line or the first line of a character row, depending on the state of the character generator program input. A low level on this output indicates fin line buffer applications; the time during which the line buffer is loaded with the next row of character codes.

Table 1, Character Generator Program Truth Table

Character Generator Program Input	Recirculate Enable Output Low Level and New Row Address at Address Outputs
0	East line of character row
	First line of character row

The pulse appears at the start of horizontal blanking prior to when the memory address bus must be transferred to the CRTC, then returns to the high state at the next horizontal blanking interval.

MEMORY ADDRESS OUTPUTS/INPUTS AND REGISTERS

CRT Character Address Outputs (TRI-STATE) — Ag to A₁₁: 12 bits of bidirectional CRT character address counter outputs are provided by the CRTC. These outputs directly interface to the system RAM memory address bus.

Within a scan line the counter is pre-set to the address contained within the Rnw Start Register (RSR) three character times before the start of video time. The counter is then advanced seduentially at character rate to the max video character address bius 1 for the present scan line. This address is then held during the horizontal blanking interval up to three character times before video start for the next scan line. At this point the counter is again pre-set to the contents of the RSR and the above sequence is repeated. This sequence provides scan line address repetition for every scan line of a character location within a row. Row-to-row start address modifications are accomplished by updating the contents of the RSR.

During vertical blanking the address counter operation is modified by stopping the pre-set load of the contents of the RSR into the address counter, thereby allowing the address outputs to free run during vertical blanking. This allows minimum access time to the CRTC when the CRTC address counter outputs are being used for gynamic RAM refresh.

RAM Address Enable Input: At all times the status of the address counter outputs is controlled externally by the Enable Input. Logic "O" = TRI-STATE. Logic "1" = Active.

Internal Top-of-Page, Row Start, and Cursor Registers: Control pins are provided for loading the top-of-page, row start, and cursor address into three 12-bit CRTC registers from the bidirectional memory address pins.

The Top-of-Page Register (TOPR) holds the address of the first character of the first video row. This register allows display scroll with the CRTC without the use of external memory address adders. If the TOPR is not loaded after a system clear its contents will be zero and the address outputs will be sequential from zero at the top-of-page.

The Cursor Register (CRI) holds the present address of the cursor and is cleared to zero after a system clear. Once the TOPR and CRI registers have been loaded they need not be accessed again until modification of their contents is required. These registers may be loaded at any time, but to cause minimum display distortion it is recommended that they be loaded only during blanking intervals.

The Row Start Register (RSR) is the working register for the CRTC address counter. It determines the first video character address on a scan line to scan line basis.

Modification of this register after the start of video in a scan line will modify the address counter outputs at the start of video on the next scan line. (See address output description.) If the RSR is never externally loaded, the CRTC address outputs will be sequential on a row-torow basis from the TOPR contents at the start of the video page. With external loading, row-to-row nonsequential operation of the CRTC address outputs is possible, thus row-to-row edit capability. When used in this mode the RSR should be loaded after the start of video time of the last scan line of the previous row. A load to the RSR during vertical blanking will also load the TOPR.

Table 2. Register Load Truth Table

Register Select A	Register Select B	Register Load Input	Register Access
0	0	0	No Select
0	1	0	Top-of-Page
1	0	0	Row Start*
1	1	0	Cursor
×	х	1	No Select

During vertical blanking a load to this register will also load the top-of-page register.

VIDEO RELATED OUTPUTS

Horizontal Sync: This output provides the necessary line (scan) rate sync to either three-terminal or composite sync monitors. The pulse is programmable in position and width at character time increments. This output may also be programmed to have RS 170 compatible serration pulses during the vertical sync interval. The active logic state of this output is also programmable.

Vertical Sync: This output provides the necessary frame rate sync consistent with either three-terminal or composite type monitors. The pulse is programmable in position and width at line (scan) time increments. The active logic state of this output is also programmable.

Cursor Enable: When a match with the CRTC cursor address register and address counter occurs a pulse will appear at this output at that video character time (character field width) for every line in that row. This output may also be programmed to appear on only one line of a character row. With the character generator program pin in a logic "O" position the cursor enable output will not be valid on the last line of a character row for that row. Like the Load Video Snift Register Output, this output is not active during horizontal or vertical blanking. High level active output.

CRT SYSTEM CONTROL FUNCTIONS

50/60 Hz Control Input: This input controls the CRT system refreshirate. The CRTC may also be programmed for refresh rates other than 50 and 60 Hz.

50/60 Hz Contrai	Refresh Rate
1	60 Hz (f ₁)
0	50 Hz (fg)

Vertical Blanking Output: This output becomes active (logic "T") at the start of vertical blanking and may be programmed to stop at the end of any line of the character row before the start of the first video row. This output is useful for flag applications to other elements in the CRT system, its active level is also programmable.

System Clear Input: This input when low sets and holds the CRTC at the start of vertical blanking for system sync and test, it also clears to zero the cursor and topof-page registers. The input has hysteresis and may be connected to a resistor to VCC and a capacitor to ground to provide power-up system clear.

Character Generator Program Input: This input modifies both the position of the recirculate enable output low level and the time at which the address outputs change to a new row address. It is intended to provide optimum use of the CRTC with character generator/ROMs programmed with or without active video on the first or last line of a character row. (See Recirculate Enable for truth table.)


External Character/Line Rate Clock: This input is intended to aid testing of the CRTC and is not meant to be used as an active input in a CRT system. When this input is left open it is guaranteed not to interfere with normal operation.

Crystal Inputs X1 and X2: The oscillator is controlled by an external, parallel resonant crystal connected between the X1 and X2 pins. Normally, a fundamental mode crystal is used to determine the operating frequency of the oscillator; however, overtone mode

Crystal Specifications (parallel resonant):

Type AT-Cut Crystal
Tolerance 0.005% at 25°C
Stability 0.01% from 0°C to +70°C
Resonance Fundamental (parallel)
Maximum Series Resistance Dependent on
frequency
(for 10.92 MHz, 50 Ω)
Load Capacitance

Connection Diagram



If the DP8350 series is clocked at dot rate by a system clock, pin 22 (X1 input) should be clocked directly using a Schottky series circuit. Pin 21 (X2 input) may be left open.

Timing

DCT 84

LINE BUES

EUL

SOUNTER





LAT! GERER


827


RE DIEC














H - H

CGP1). re new ounter

zontal -RSR). zracter

Jential Hyster.

Absolute N	Maximum Ratings a	Vote 11	Operating Condition	s		
Supply Voltage.	Vcc	7.0 V		Min	Max	Units
Input Voltage		-1 V to -5.5 V	Vcc. Supply Voltage	4.75	5.25	V
Output Voltage		5 5 V				
Storage Tempera	ature Range — 45	C to -150 C	Tg., Ambient Temperature	a	-70	, C
Lead Temperatu	ire (saldering: 10 seconds)	300°C				

Electrical Characteristics VCC 5V : 5%, TA = 6 C to +70 C :Notes 2 and 3V

	Parameter	Conditions	Min	Тур	Max	Unit
VIH	Logic "1" Input Voltage (System Clear)	•	26			' v
	(All Other Inputs Except X1, X2)		2 0			٧
۷۱۲	Logic "0" Input Voltage	(
=	(System Clear) (Ail Other Inputs Except X1, X2)	:			0.8	
VIH-VIL	System Clear Input Hysteresis			0.4		٧
V _{ciamp}	Input Clamp Voltage (Ail Inputs Except X1, X2, & Char Line Rate Clock)	I _{IN} = -12 mA		s.0-		V
ŧıн	Logic "1" Input Current					
	(Address Outputs)	Enable Input = 0 V, VCC = 5.25 V, VR = 5.25 V	;	10		ДA
	(All Other Inputs Except X1, X2)	VCC = 5.25 V, VR = 5.25 V		2		μΑ
11	Input Current					1
	(Address Qutputs)	Enable Input = 0 V, VCC = 5.25 V, V _{IN} = 0.5 V	,	-20	i	μА
	(All Other Inputs Except X1, X2)	V _{CC} = 5.25 V, V _{1N} = 0.5 V		-20		μA
Vон	Logic "1" Output Voltage	· IOH = -100 µA	3.2	4 1		V
		. I _{OH} = -1 mA	2.5	3.3		V
VOL	Logic "0" Output Voitage	10L = 5 mA		0.35	U.5	V
os	Output Short Circuit Current	VCC = 5 V, VOUT = 0 V, (Note 4)	:	-40	i	mΑ
cc	Power Supply Current	V _{CC} = 5.25 V		170		, mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot de guaranteed. They are not meant to imply that the device should be operation at these limits. The table of "Electrical Characteristics" provided conditions for actual device operation. Note 2: Unless otherwise specified, min maximums apply across the 0-C to +70°C temperature range and the 4-75 V to 5-25 V power supply range. All typical values are for T_A × 25°C and V_{CC} × 5.0 V.

Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative, all voltages are referenced to ground, unless otherwise specified. All values shown as max or min are so classified on absolute value basis.

Note 4: Only one output at a time should be shorted.

5330-8

Si

ज़ । दा | दा | दा | ता

SH:

fu.

11.

:Z:

8

Units	,


C

Units

V

V

μA Aμ



mΑ

tant to ration, supply

wed to

	Parameter	Conditions	Min	Тур	Max	Unit
ומי	Dot Clock to Load Video Shift Register Negative Edge	CL = 50 pF, RL = 1 kΩ, Load Circuit 1		5		ns
TD2	Dot Clock to Load Video Shift Register Positive Edge	CL = 50 pF, RL = 1 kΩ, Load Circuit 1		11		ns
tD3	Dot Clock to Latch Character Generator Positive Edge	CL = 50pF, RL = 1kΩ, Load Circuit 1		11		ns
^t D4	Dot Clock to Latch Character Generator Negative Edge	CL = 50pF, RL = 1kΩ, Load Circuit 1		4		ns
^t D5	Dot Clock to Line Buffer Clock Negative Edge	Ct = 50 pF, Rt = 1 kΩ, Load Circuit 1		20		ns
tPW1	Line Buffer Clock Pulse Width	CL = 50pF, RL = 1kΩ, Load Circuit 1		N(DT)*		ns
tD6	Dot Clock to Cursor Enable Output Transition	Ct = 50pF, Rt = 1kΩ, Load Circuit I		25		ns
¹ 07	Dot Clock to Valid Address Output	CL = 50pF, RL = 1 kΩ, Load Circuit 1		20		ns
‡D8	Latch Character Generator to Line Rate Clock Transition	CL = 50pF, RL = 1 kΩ, Load Circuit 1		300+2DT		ns
1D9	Latch Character Generator to Clear Line Counter Transition	Ct = 50pF, Rt = 1 kΩ. Load Circuit 1		400+2DT		ns
1010	Line Rate Clock to Line Counter Output Transition	$C_L = 50 pF$, $R_L = 1 k\Omega$, Load Circuit 1		180		ns
[†] D11	Line Rate Clock to Line Buffer Recirculate Enable Transition	Ct = 50pF, Rt = 1 kΩ, Load Circuit 1		200		ns
[†] D12	Line Rate Clock to Vertical Blanking Transition	CL = 50pF, RL = 1 kΩ, Load Circuit 1		200		ns
^t D13	Line Rate Clock to Vertical Sync Transition	Ct = $50pF$, Rt = $1k\Omega$, Load Circuit 1		200		nş
TD14	Latch Character Generator to Horizontal Sync Transition	CL = 50ρF, RL = 1 kΩ, Load Circuit 1		100		ns
†SI	Register Select/Memory Address Setub Time Prior to Register Load Negative Edge			100		ns
^t HI	Register Select Memory Hold Time After Register Load Positive Edge			0		ns
tPW2	Register Load Pulse Width	,		150		ns
fMAXdot	Maximum Dot Pate Frequency			25	1	МН
fMAXcnar	Maximum Character Rate Frequency			2.5		МН
tLZ. tHZ	Desay from Enable Input to High Impedance State from Logic "O" and Logic "1"	CL = 15 pF, Load Circuit 2		25		ns
TZL, TZH	Delay from Enable Input to Logic "O" and Logic "1" from High Impedance State	Cլ = 15 pF, Load Circuit 2		25		ns

Note 2: When external clock inputs are used, the input characteristics are $Z_{OUT} = 50 \Omega$ and $tq \approx 10 \, ns$, $tp \approx 10 \, ns$

""DT" is defined as the duration in instrot one full cycle of the Dot Rate Clock (Item 20 of the ROM Program Table). "N" denotes the number of DTs per definition in Item 24 of the ROM Program Table.

8350-9

No.			Value			
1	Cwaracter (Font Size)					
2	Character (nont Size)					
3	Dots per Character					
4	Character Field (Block Size)	Scan Lines per Character				
5	Number of Video Characters ;	per Raw				
6	Number of Video Character R	lows per Frame				
7	Number of Video Scan Lines	(Item 4 x Item 6)				
8	Frame Refresh Rate (Hz) (two	o frequencies allowed)	f1 =	f0 =		
9	Delay after/before Vertical Bi	ank start to start of Vertical Sync (+/- Number of Scan Lines)				
10	Vertical Sync Width (Number	of Scan Lines)				
11	Delay after Vertical Blank sta	rt to start of Video (Number of Scan Lines)	:			
12	Total Scan Lines per Frame (Item 7 + Item 11 = Item 13 ÷ Item 8)					
13	Horizontal Scan Frequency (Line Rate) (kHz) Item 8 x Item 12)					
14	Number of Character Times per Scan Line					
15	Character Clock Rate (MHz)	(tem 13 x (tem 14)				
16	Character Time (ns) (1 ÷ Item	: 15)				
17	Delay after/before Horizontal	Blank start to Horizontal Sync Start (+/- Character Times)				
18	Horizontal Sync Width (Chara	acter Times)				
19	Dot Frequency (MHz) (Item:	3 x Item 15)				
20	Dot Time (ns) (1 ÷ Item 19)					
21	Vertical Blanking Stop before (Range = Item 4 - 1 line to 0	start of Video (Number of Scan Lines) lines)	i			
22	Cursor Enable on all Scan Lin	ies of a Row? (Yes or No) If not, which Line?				
23	Does the Horizontal Sync Pul	se have Serrations during Vertical Sync? (Yes or No)	:			
24	. Width of Line Buffer Clock id (Number of Dot Time increm	ogic "0" state within a Character Time ents)				
25	Serration Pulse Width, if used	(Character Times)				
2 6	Horizontal Sync Pulse Active	state logic level (1 or 0)				
27	Vertical Sync Pulse Active sta	ite logic level (1 c; 3)				

Note 1: If the Cursor Enable, Item 22, is active on only one line of a character row, then item 21 must be either "1" or "0" unless it is the same as the line selected for Cursor Enable.

Note 2: Item 24 x Item 20 should be > 250 ns.

Note 3: Item 11 must be greater than Item 4 + 1

DP8350 Series Option Program Table

10

DP8350 Option: 80 Characters x 24 Rows, 5 x 7 Character Font, 7 x 10 Character Field

Item No.		Parameter	Va	ilue .	. /
1	Dots per Character			5 -	7
2	Character (Font Size)	Scan Lines per Character		7	
3		Dots per Character		7	
4	Character Field (Block Size)	Scan Lines per Character	: 1	10	
5	Number of Video Characters	per Row	: 8	30	-
6	Number of Video Character R	lows per Frame		24 2	
7	Number of Video Scan Lines	(Item 4 x Item 6)	2	40	2
8	Frame Refresh Rate (Hz) (two	o frequencies allowed)	f1 = 60 Hz	f0 = 50	Hz
9	Delay after/before Vertical Bi	ank start to start of Vertical Sync (+/- Number of Scan Lines)	4 0	30	
10	Vertical Sync Width (Number	of Scan Lines)	10 3	10	<u>-</u> -
11	Delay after Vertical Blank star	rt to start of Video (Number of Scan Lines)	20 :-	72	-1
12	Total Scan Lines per Frame (I	tem 7 + ftem 11 = Item 13 ÷ Item 8)	260	312	 587
13	Horizontal Scan Frequency (L	line Rate) (kHz) Item 8 x Item 12)	15.6 k	:Hz /	9. 2
14	Number of Character Times p	er Scan Line	100) /	<u>ی د</u>
15	Character Clock Rate (MHz) i	tem 13 x Item 14)	1.56 MHz 1.95		
16	Character Time (ns) (1 ÷ Item	15)			512,
17	Delay after/before Horizontal	Blank start to Horizontal Sync Start (+/- Character Times)	· ····································		5
18	Horizontal Sync Width (Chara	cter Times)	43		9
19	Dot Frequency (MHz) (Item 3	x (tem 15)	10.920	MHz	17,
20	Dot Time (ns) (1 ÷ item 19)		91.6	ns	S &,
21	Vertical Blanking Stop before (Range = Item 4 - 1 line to 0	start of Video (Number of Scan Lines)	1		1
22		es of a Row? (Yes or No.) if not, which Line?	Ye	s	y:5
23	Does the Horizontal Sync Puls	se have Serrations during Vertical Sync? (Yes or No)	No		112
24	Width of Line Buffer Clack to (Number of Dot Time increme	gic "0" state within a Character Time	4		-
25	Serration Pulse Width, if used		i _		<u>-</u>
26	Horizontal Sync Pulse Active	state logic level (1 or 0)	1		1
2 7	Vertical Sync Pulse Active sta	te logic level (1 or 0)	0		<u>-</u>
28	Vertical Blanking Pulse Active	state logic level (1 or 0)	1		1

FULL/HALF ROW CONTROL (PIN 5)

Device pin 5 converts the DP8350 programmed display from 80 characters by 24 rows to 80 characters by 12 rows.

Full/Mail Display
Row (Pin 5) Size
Logic State Size
1 80 by 74
0 80 by 17

With pin 5 in logic "0" state, the 12 character rows are equally spaced vertically on the CR I. Each row is spaced by one full row of planked video.

Also in this mode the address counter outputs address the same memory space for two rows — the video row and the blanked row. Thus one half of the CRT memory space is addressed with pin 5 in logic "0" state as compared to pin 5 in logic "1" state.

