

CrossLink-NX Evaluation Board

Rev - B

- 01 - Title page
- 02 - Block Diagram
- 03 - USB Interface
- 04 - Camera Interface (DPHYS)
- 05 - Raspberry Pi and User I/O Interface (Bank6)
- 06 - SERDES SMAs / Switches / FMC Control (Bank2)
- 07 - I2C LEDs and Push Buttons (Bank1)
- 08 - PMODs (Bank7)
- 09 - Configuration and ADC (Bank0)
- 10 - FMC-LPC (Bank3/4/5)
- 11 - Power CSI and Banks
- 12 - Power Decoupling
- 13 - Power Regulators
- 14 - Power Block Diagram

Notes:

Resistors size 0402, tolerance 5%, unless otherwise specified.

Ferrite Beads size 0402 unless otherwise specified.

Capacitors >= 4.7uF size 0603 unless otherwise specified.

Capacitors < 4.7uF size 0402 unless otherwise specified.



Lattice Semiconductor Applications
<http://www.latticesemi.com/Support>

Title		
Size	Project	Schematic Rev
B	CrossLink-NX Evaluation Board	1.0
Date:	Friday, Nov 22, 2019	Board Rev B
		Sheet 1 of 14

1 2 3 4 5 6

A

A

B

B

C

C

D

D





Lattice Semiconductor Applications
<http://www.latticesemi.com/Support>

Title
Block Diagram


Size	Project	Schematic Rev
B	CrossLink-NX Evaluation Board	1.0
Date:	Friday, Nov 22, 2019	Board Rev B
		Sheet 2 of 14

1 2 3 4 5 6






camconn_imx258_1x30
Keep LEDs away from Camera



VCCIOS
R25
R26
4.7k
4.7k
CAM_SDA
CAM_SCL

CAM_RESET







LVDS RX Termination Resistors



NOTE: Place close to FPGA

NOTE:


1. Match length within pair <= 0.1mm, match length between pairs <= 1.0mm.
2. Differential impedance should be 100 ohms and 50 ohms as a single ended signal
3. All the power rails should be capable of carrying 1A current





Lattice Semiconductor Applications
<http://www.latticesemi.com/Support>

Title: Camera Interface (DPHYs)

Size	Project	Schematic Rev
B	CrossLink-NX Evaluation Board	1.0
Date: Friday, Nov 22, 2019	Board Rev	Sheet 4 of 14









1 2 3 4 5 6

J17, J18 and J19 All Right-Angle PMOD connectors





PMOD2 unavailable when Bank0 / Flash set to 1.8V






Lattice Semiconductor Applications
<http://www.latticesemi.com/Support>

Title		
Size	Project	Schematic Rev
B	CrossLink-NX Evaluation Board	1.0
Date:	Board Rev	
Friday, Nov 22, 2019	B	
		Sheet 8 of 14










Lattice Semiconductor Applications
<http://www.latticesemi.com/Support>

Power Decoupling

Size B	Project CrossLink-NX Evaluation Board	Schematic Rev	1.0
		Board Rev	B
Date:	Friday, Nov 22, 2019	Sheet	12 of 14



1 | 2 | 3 | 4 | 5 | 6

A

A

B

B

C

C

D

D



Lattice Semiconductor Applications
<http://www.latticesemi.com/Support>

Title
Power Block Diagram

Size	Project	Schematic Rev
B	CrossLink-NX Evaluation Board	1.0
Date:	Board Rev	B
Friday, Nov 22, 2019	Sheet 14 of 14	

1 | 2 | 3 | 4 | 5 | 6