

DW_crc_s


Universal Sequential CRC Generator/Checker

Version, STAR, and myDesignWare Subscriptions: IP Directory

Features and Benefits

Revision History

- Parameterized arbitrary polynomial (up to 64-bit)
- Parameterized data width (up to polynomial size)
- Parameterized register initialization (all ones or all zeros)
- Parameterized inverted insertion of generated CRC
- Parameterized bit and byte ordering
- Loadable CRC value for use in context switching of interspersed blocks



Description

DW_crc_s is a universal Cyclic Redundancy Check (CRC) Polynomial Generator/Checker that provides data integrity on data streams for various applications.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock input
rst_n	1 bit	Input	Asynchronous reset input, active low
init_n	1 bit	Input	Synchronous initialization control input, active low
enable	1 bit	Input	Enable control input for all operations (other than reset and initialization), active high
drain	1 bit	Input	Drains control input, active high
ld_crc_n	1 bit	Input	Synchronous CRC register load control input, active low
data_in	data_width bits	Input	Input data
crc_in	poly_size bits	Input	Input CRC value (to be loaded into the CRC register as commanded by the ld_crc_n control input)
draining	1 bit	Output	Indicates that the CRC register is draining (inserting the CRC into the data stream)

Table 1-1 Pin Description (Continued)

Pin Name	Width	Direction	Function
drain_done	1 bit	Output	Indicates that the CRC register has finished draining
crc_ok	1 bit	Output	Indicates a correct residual CRC value, active high
data_out	data_width bits	Output	Output data
crc_out	poly_size bits	Output	Provides constant monitoring of the CRC register

Table 1-2 Parameter Description

Parameter	Values	Description
data_width	1 to <i>poly_size</i> Default: 16	Width of data_in and data_out (also the number of bits per clock) The poly_size value must be an integer multiple of data_width.
poly_size	2 to 64 Default: 16	Size of the CRC polynomial The poly_size value must be an integer multiple of data_width.
crc_cfg	0 to 7 Default: 7	CRC initialization and insertion configuration (see Table 1-5 on page 3)
bit_order	0 to 3 Default: 3	Bit and byte order configuration (see Table 1-6 on page 3)
poly_coef0	1 to 65535 ^a Default: 4129 ^b	Polynomial coefficients 0 through 15
poly_coef1	0 to 65535 Default: 0	Polynomial coefficients 16 through 31
poly_coef2	0 to 65535 Default: 0	Polynomial coefficients 32 through 47
poly_coef3	0 to 65535 Default: 0	Polynomial coefficients 48 through 63

a. The *poly_coef0* value must be an odd number (since all primitive polynomials include the coefficient 1, which is equivalent to X⁰).

Table 1-3 Synthesis Implementations

Implementation Name	Implementation	License Feature Required	
str	Synthesis model	DesignWare	

b. CCITT-CRC16 polynomial is $X^{16} + X^{12} + X^5 + 1$, thus poly_coef0 = $2^{12} + 2^5 + 1 = 4129$.

Table 1-4 Simulation Models

Model	Function
DW04.DW_CRC_S_CFG_SIM	Design unit name for VHDL simulation
dw/dw04/src/DW_crc_s_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_crc_s.v	Verilog simulation model source code

Table 1-5 CRC Configurations

crc_cfg	CRC Register Initialization Value	Inserted CRC bits
0	Zeros	Not Inverted
1	Ones	Not Inverted
2	Zeros	XORed with 010101
3	Ones	XORed with 010101
4	Zeros	XORed with 101010
5	Ones	XORed with 101010
6	Zeros	Inverted
7	Ones	Inverted

Table 1-6 Bit Order Modes

bit_order	CRC Calculation Bit Order	Bytes Ordered ^a
0	MSB first, LSB last	MSB first, LSB last
1	LSB first, MSB last	LSB first, MSB last
2	MSB first, LSB last	LSB first, MSB last
3	LSB first, MSB last	MSB first, LSB last

a. Byte ordering is only available when *data_width* is a multiple of 8. For *data_width* values other than a multiple of 8, the *bit_order* value is restricted to 0 and 1.

Table 1-7 Control Functionality

rst_n	init_n	enable	ld_crc_n	drain	Description
0	Х	Х	Х	Х	Reset (asynchronous)
1	0	Х	Х	Х	Initialize (same as reset, but synchronous)

Table 1-7 Control Functionality (Continued)

rst_n	init_n	enable	ld_crc_n	drain	Description
1	1	0	Х	Х	Disabled (stalled)
1	1	1	0	Х	Load CRC register
1	1	1	1	0	Calculate CRC on input data
1	1	1	1	1	Begin CRC insertion


Table 1-8 Parameters for Common CRC Implementations

Description	poly_size	crc_cfg	poly_coef0	poly_coef1	poly_coef2	poly_coef3
CRC-32	32	7	7607	1217	0 (not used)	0 (not used)
CRC-16	16	7	32773	0 (not used)	0 (not used)	0 (not used)
CCIT-CRC16	16	7	4129	0 (not used)	0 (not used)	0 (not used)
ATM Header CRC	8	7	7	0 (not used)	0 (not used)	0 (not used)

The CRC polynomial (size and coefficients) is specified at design time along with bit ordering, initialization, and insertion characteristics. The data width is also specified at design time, and determines the number of bits upon which DW_crc_s calculates CRC values in a single clock cycle. Thus, an instance of DW_crc_s with a 32-bit polynomial and a 16-bit data width performs CRC calculations on 16 bits per clock cycle for a 32-bit CRC.

Figure 1-1 on page 5 shows the functional block diagram of DW_crc_s.

Figure 1-1 Functional Block Diagram of DW_crc_s



Polynomial Specification

One important aspect of a CRC error detection scheme is the size and quality of the generator polynomial.



The size of the CRC generator polynomial affects the possible valid *data_width* values, since the *poly_size* value must be an integer multiple of *data_width*.

Because CRC error detection has been used for many years, standard CRC generator polynomials are widely used. In networking, CRC-32 is the most popular polynomial used for data payload protection.

Some standard protocols use CRC-16, while others use CCITT-CRC-16. In most cases, system architecture or inter-operability with standard protocols usually determine the polynomial used in an error detection system.

The generator polynomial of DW_crc_s is controlled by user-specified parameters (*poly_coef0*, *poly_coef1*, *poly_coef2*, and *poly_coef3*). Table 1-8 on page 4 lists the values of these parameters for several standard generator polynomials. If the generator polynomial required for a CRC system is not listed in Table 1-8, the polynomial coefficient values can easily be calculated with the method described in the following section.

Calculating Polynomial Coefficient Values Specification

Each of the four polynomial coefficient values represent a sixteen-bit slice of polynomial coefficient positions. Thus, the following is true:

- Terms from 1 to x^{15} are contained in *poly_coef0*
- Terms from x^{16} to x^{31} are contained in *poly_coef1*
- Terms from x^{32} to x^{47} are contained in *poly_coef2*
- Terms from x^{48} to x^{63} are contained in *poly_coef3*

The term x^{poly_size} does not need to be contained in the polynomial coefficient values because it is implied by the value of $poly_size$ itself (for a 32-bit polynomial x^{32} is implicit and does not need to be specified). Thus, for $poly_coef0$, add up all of the terms of the generator polynomial between 1 and x^{15} , with x = 2. For $poly_coef1$, sum all terms of the generator polynomial between x^{16} and x^{31} , with x = 2, all divided by x^{31} . For $yoly_coef2$, sum all terms of the generator polynomial between x^{32} and x^{47} , with x = 2, all divided by x^{32} . For $yoly_coef3$, sum all terms of the generator polynomial between x^{48} and x^{63} , with x = 2, all divided by x^{48} . This process is essentially a binary to decimal conversion with terms that appear in a polynomial being ones, and terms that do not appear in the polynomial being zeros. The following shows the coefficients for CRC-32:

```
 \begin{array}{l} \text{CRC-32} = x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + \\ x + 1 \\ \text{poly\_coef0} = x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1, \\ \text{evaluated at } x = 2 \\ \text{poly\_coef0} = 2^{12} + 2^{11} + 2^{10} + 2^8 + 2^7 + x^5 + 2^4 + 2^2 + 2 + 1 = \\ & 4096 + 2048 + 1024 + 256 + 128 + 32 + 16 + 4 + 2 + 1 \\ \text{poly\_coef0} = 7607 \quad \text{(binary equivalent = 00011101101101111)} \\ \text{poly\_coef1} = (x^{26} + x^{23} + x^{22} + x^{16})/2^{16}, \text{ evaluated at } x = 2 \\ \text{poly\_coef1} = (2^{26} + 2^{23} + 2^{22} + 2^{16})/2^{16} = 2^{10} + 2^7 + 2^6 + 1 = 1024 + 128 + 64 + 1 \\ \text{poly\_coef1} = 1217 \quad \text{(binary equivalent = 00000100110000001)} \\ \end{array}
```

Because $poly_size = 32$ for CRC-32, there are no terms beyond x31. Thus, $poly_coef2 = poly_coef3 = 0$.

CRC Register Configuration

CRC register configuration refers to the following:

- How the register that calculates the CRC is initialized (to ones or to zeros)
- Which (if any) bits are inverted when inserting the CRC check bits into the data stream

DW_crc_s can accommodate eight different CRC register configurations as specified by the *crc_cfg* parameter. The most common initial value of CRC registers is all ones, but there are protocols that use zeros as the initial CRC register value. Odd values of *crc_cfg* (1, 3, 5, and 7) initialize the CRC register to all ones, while even values (0, 2, 4, and 6) initialize the CRC register to all zeros.

It is common to invert bits of the CRC check bits when inserting them into the data stream. DW_crc_s can be configured to invert the following:

- All CRC check bits $(crc_cfg = 6 \text{ or } 7)$
- Odd check bits $(crc_cfg = 2 \text{ or } 3)$
- Even check bits $(crc_cfg = 4 \text{ or } 5)$
- No check bits $(crc_cfg = 0 \text{ or } 1)$

Thus, the most common configuration (initialize to ones and invert CRC being inserted) is selected using 7 as the value of *crc_cfg*. Table 1-5 on page 3 shows all seven configurations.

Data Bit Order

CRC calculation is order dependent. A CRC system must calculate CRC values in the proper order to conform to a particular protocol and thus be interoperable.

To operate on data one bit at a time, the bit order must be determined outside of the context of the CRC block. Since DW_crc_s can operate on multiple data bits in a single clock cycle, you must specify what order the data bits are to be operated on.

DW_crc_s is configurable to calculate CRC on data (and insert check bits) in one of four bit order configurations, as specified by the *bit_order* parameter. The *bit_order* parameter can be set to the simple most significant bit first (*bit_order* = 0) or least significant bit first (*bit_order* = 1) configuration regardless of the *data_width* parameter. However, some protocols require a more intricate bit ordering scheme as they order bits within a byte in one direction (LSB to MSB), while bytes within a word are ordered in the opposite direction (MSB to LSB). Thus, *bit_order* values of 2 and 3 support such schemes, and are only valid when the *data_width* value is an even multiple of eight.

Figure 1-2 through Figure 1-5 on page 9 shows the bit order schemes for DW_crc_s.

Figure 1-2 Bit Order Scheme: bit_order = 0




Figure 1-3 Bit Order Scheme: bit_order = 1




Figure 1-4 Bit Order Scheme: bit_order = 2





Figure 1-5 Bit Order Scheme: bit_order = 3



CRC Generation (Transmit or Store Operation)

Proper CRC calculation always begins with the CRC register initialized to the correct predetermined state. To generate and insert CRC check bits into the data stream, initialization is followed by a data calculation phase and a CRC drain phase. Thus, CRC generation for a transmit operation could occur as follows:

With rst n inactive (high) and ld crc n inactive (high):

- 1. One or more cycles of initialization (init n = low).
- 2. Zero or more cycles of stall (enable = low, init_n = high, drain = low) (waiting for data can occur either in initialization or using stall).
- 3. Calculate CRC bits from data (enable = high, init_n = high, drain = low) (calculation on data words can be interspersed with stall cycles).
- 4. Once the last word of the data record to be protected has been clocked into DW_crc_s, the drain input is asserted for one or more cycles to initiate the draining of the CRC check bits into the data stream.
- 5. DW_crc_s drains its CRC register into the data stream, during which the draining output is active (high) and drain_done is inactive (low).
- 6. Once all words of the CRC check bits have been inserted into the data stream, the drain_done output becomes active (high) and the draining output becomes inactive (low). The CRC generation operation is now complete.

DW_crc_s is now ready to be initialized for the next operation.

CRC Checking (Receive or Retrieve Operation)

Proper CRC checking always begins with the CRC register initialized to the correct predetermined state. To check the validity of a data block with CRC, initialization is followed by a data calculation phase followed by a check bits calculation phase that ends with the <code>crc_ok</code> port active (high) for valid CRC and inactive (low) for invalid CRC.

With rst n inactive (high) and ld crc n inactive (high):

- 1. One or more cycles of initialization (init_n = low).
- 2. Zero or more cycles of stall (enable = low, init_n = high, drain = low) (waiting for data occur either in initialization or using stall).
- 3. Calculate CRC bits from data (enable = high, init_n = high, drain = low) (calculation on data words can be interspersed with stall cycles).
- 4. Once the last word of the record being checked has been clocked into DW_crc_s, the check bits (previously inserted during a CRC generate operation) are clocked in. On the rising edge of clk that clocks the last word of check bits into DW_crc_s (which may also be the first word of check bits if data_width = poly_size), the crc_ok output port is updated to reflect the validity of the record being checked.

DW_crc_s is now ready to be initialized for the next operation.

Context Switching

Some applications may wish to share a CRC block between multiple data streams, while other applications may find it desirable to intersperse data from multiple transactions on a single data stream. Either type of application may find it necessary to save and restore the context of a CRC calculation phase.

DW_crc_s supports context switching by continuously providing the state of the CRC register (for saving its state to some storage element, whether it be RAM- or register-based), and providing a way to directly load the CRC register (for restoring a previously saved state).

Context switching is not recommended during the CRC insertion phase (while draining is active). So, it is recommended that an initialization cycle be added between any CRC insertions and subsequent context switches.







Figure 1-7 CRC Validity Check Operation



^{*} crc_ok flag valid when last CRC is clocked into data_out.

Suppressing Warning Messages During Verilog Simulation

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW_SUPPRESS_WARN macro in either of the following ways:

• Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_SUPPRESS_WARN
```

Or, include a command line option to the simulator, such as:

```
+define+DW SUPPRESS WARN (which is used for the Synopsys VCS simulator)
```

The warning messages for this model include the following:

■ If values other than 1 or 0 are present on a clock port, the following message is displayed:

```
WARNING: <instance_path>.<clock_name>_monitor:
    at time = <timestamp>, Detected unknown value, x, on <clock_name> input.
```

To suppress only this warning message for all DWBB components, use the following macro:

- □ Define the DW_DISABLE_CLK_MONITOR macro. You can define this macro in the following ways:
 - Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_DISABLE_CLK_MONITOR
```

Or, include a command line option to the simulator, such as:

```
+define+DW DISABLE CLK MONITOR (which is used for the Synopsys VCS simulator)
```

This message is also suppressed using the DW_SUPPRESS_WARN macro explained earlier.

Related Topics

- Application Specific Data Integrity Overview
- DesignWare Building Block IP User Guide

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DW foundation comp.all;
entity DW crc s inst is
  generic (inst data width : INTEGER := 16;
                                               inst poly size : INTEGER := 16;
           inst crc cfq : INTEGER := 7;
                                              inst bit order : INTEGER := 3;
           inst poly coef0 : INTEGER := 4129; inst poly coef1: INTEGER := 0;
           inst poly coef2 : INTEGER := 0;
                                               inst poly coef3: INTEGER := 0);
  port (inst clk
                    : in std logic;
                                            inst rst n : in std logic;
                       : in std logic;
                                            inst enable : in std logic;
        inst init n
                     : in std_logic;
        inst drain
                                            inst ld crc n : in std logic;
        inst_data_in : in std_logic_vector(inst_data_width-1 downto 0);
inst_crc_in : in std_logic_vector(inst_poly_size-1 downto 0);
        draining inst : out std logic;
        drain done inst : out std logic;
        crc ok inst : out std logic;
        data out inst
                        : out std logic vector(inst data width-1 downto 0);
        crc out inst : out std logic vector(inst poly size-1 downto 0) );
    end DW crc s inst;
architecture inst of DW crc s inst is
begin
  -- Instance of DW crc s
  U1 : DW crc s
    generic map (data_width => inst_data_width, poly_size => inst_poly_size,
                 crc cfg => inst crc cfg, bit order => inst bit order,
                 poly coef0 => inst poly coef0,
                 poly coef1 => inst poly coef1,
                 poly coef2 => inst poly coef2,
                 poly coef3 => inst poly coef3 )
    port map (clk => inst clk, rst n => inst rst n, init n => inst init n,
              enable => inst enable, drain => inst drain,
              ld crc n => inst ld crc n,
                                          data in => inst data in,
              crc in => inst crc in,
                                      draining => draining inst,
              drain done => drain done inst, crc ok => crc ok inst,
              data out => data out inst, crc out => crc out inst );
end inst;
-- Configuration for use with VSS simulator
-- pragma translate off
configuration DW crc s inst cfg inst of DW crc s inst is
  for inst
  end for; -- inst
end DW crc s inst cfg inst;
-- pragma translate on
```

HDL Usage Through Component Instantiation - Verilog

```
module DW crc s inst(inst clk, inst rst n, inst init n, inst enable,
                     inst drain, inst ld crc n, inst data in, inst crc in,
                     draining inst, drain done inst, crc ok inst,
                     data out inst, crc out inst );
 parameter data width = 16;
 parameter poly size = 16;
 parameter crc cfq = 7;
 parameter bit order = 3;
 parameter poly coef0 = 4129;
 parameter poly coef1 = 0;
 parameter poly coef2 = 0;
 parameter poly coef3 = 0;
  input inst clk;
  input inst rst n;
  input inst init n;
  input inst enable;
  input inst drain;
  input inst ld crc n;
  input [data width-1 : 0] inst data in;
  input [poly_size-1 : 0] inst_crc_in;
  output draining inst;
  output drain done inst;
  output crc ok inst;
  output [data width-1:0] data out inst;
  output [poly size-1 : 0] crc out inst;
  // Instance of DW crc s
 DW_crc_s #(data_width, poly_size, crc_cfg, bit_order,
              poly coef0, poly coef1,
                                         poly coef2, poly coef3)
                                               .init n(inst init n),
   U1 (.clk(inst clk), .rst n(inst rst n),
        .enable(inst enable), .drain(inst drain),
        .ld crc n(inst ld crc n), .data in(inst data in),
        .crc in(inst crc in), .draining(draining inst),
        .drain done(drain done inst), .crc ok(crc ok inst),
        .data out(data out inst),    .crc out(crc out inst) );
endmodule
```

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
July 2020	DWBB_201912.5	 Adjusted content and title of "Suppressing Warning Messages During Verilog Simulation" on page 13 and added the DW_SUPPRESS_WARN macro
October 2019	DWBB_201903.5	■ Added the "Disabling Clock Monitor Messages" section
		■ Updated the title of this component
		■ Added this Revision History table and the document links on this page

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com