DW_iir_dc

High-Speed Digital IIR Filter with Dynamic Coefficients

Version, STAR, and myDesignWare Subscriptions: IP Directory

DesignWare
Foundation
Building Blocks

Features and Benefits

- High-speed transposed-form multiplier architecture

- Variable coefficient values

- Parameterized coefficient widths

- DesignWare datapath generator is employed for better timing and area

Applications

- 1-D filtering
- Matched filtering
- Correlation
- Pulse shaping
- Equalization

Description

DW_iir_dc is a high-speed digital IIR (Infinite Impulse Response) filter designed for Digital Signal Processing applications employing very high sampling rates.

The coefficient values are input variables. The coefficient widths and data widths are parameterized. (There is no storage for coefficient values in the component.)

Table 1-1   Signal Description

Name	Width	I/O	Description
clk	1 bit	In	Clock signal All registers are sensitive to the positive edge of clk, and all setup and hold times are with respect to this edge of clk.
rst_n	1 bit	In	Asynchronous reset, active-low. Clears all registers
init_n	1 bit	In	Synchronous, active-low signal to clear all registers
enable	1 bit	In	Active-high signal to enable all registers
A1_coef	*max_coef_width* bits	In	Two's complement value of coefficient A1
A2_coef	*max_coef_width* bits	In	Two's complement value of coefficient A2
B0_coef	*max_coef_width* bits	In	Two's complement value of coefficient B0

Table 1-1   Signal Description (Continued)

Name	Width	I/O	Description
B1_coef	*max_coef_width* bits	In	Two's complement value of coefficient B1
B2_coef	*max_coef_width* bits	In	Two's complement value of coefficient B2
data_in	*data_in_width* bits	In	Input data
data_out	*data_out_width* bits	Out	Accumulated sum of products of the IIR filter
saturation	1 bit	Out	Used to indicate the output data or feedback data is in saturation

Table 1-2   Parameter Description

Parameter	Values	Description
data_in_width	≥ 2 Default: 8	Input data word length
data_out_width	≥ 2 Default: 16	Width of output data This parameter should also satisfy the following equation: $data\_out\_width \leq$ maximum($feedback\_width$, $data\_in\_width$ + $frac\_data\_out\_width$) + max_coef_width + 3 - $frac\_coef\_width$ This upper bound comes from the internal datapath widths of the architecture shown in Figure 1-1 on page 4.
frac_data_out_width	0 to *data_out_width* − 1 Default: 4	Width of fraction portion of data_out.
feedback_width	≥ 2 Default: 12	Width of feedback_data (feedback_data is internal to DW_iir_dc)
max_coef_width	≥ 2 Default: 8	Maximum coefficient word length
frac_coef_width	0 to *max_coef_width* - 1 Default: 4	Width of the fraction portion of the coefficients
saturation_mode	0 or 1 Default: 0	Controls the mode of operation of the saturation output
out_reg	0 or 1 Default: 1	Controls whether data_out and saturation are registered

Table 1-3   - Synthesis Implementations

Implementation Name	Function	License Required
mult	Structural synthesis model	DesignWare

Table 1-4   Simulation Models

Model	Function
DW03.DW_IIR_DC_CFG_SIM	Design unit name for VHDL simulation
dw/dw03/src/dw_iir_dc_sim.vhd	VHDL simulation model source code
dw/sim_ver/dw_iir_dc.v	Verilog simulation model source code

Table 1-5   Modes of Operation

saturation_mode	Operation
0	$-2^{data\_out\_width-1} \leq$ data_out $\leq 2^{data\_out\_width-1} - 1$ and $-2^{feedback\_width-1} \leq$ feedback_data $\leq 2^{feedback\_width-1} - 1$
1	$-2^{data\_out\_width-1} + 1 \leq$ data_out $\leq 2^{data\_out\_width-1} - 1$ and $-2^{feedback\_width-1} + 1 \leq$ feedback_data $\leq 2^{feedback\_width-1} - 1$

Functional Description

The data-flow diagram for the DW_iir_dc filter is shown in Figure 1-1 on page 4.

The DW_iir_dc is clocked with the `clk` signal and is sensitive to the rising edge of `clk`. An active-low, asynchronous reset signal, `rst_n`, clears all registers to the zero state. An active-low, synchronous initialization signal, `init_n`, clears all registers to the zero state on the rising edge of `clk`. Signal `init_n` is also used to asynchronously gate `data_in` so that internally-generated signal `gated_data_in` becomes zero if `init_n` is zero. The filter is set by choosing the parameters for the coefficients.

Because the output width and the feedback width are parameters, it is possible for the filter to try to generate a value that exceeds the two's complement range of the parameter of either output width or feedback width, or both. When this case occurs, the output signal `saturation` is asserted. Because the two's complement of a given width can represent a maximum negative number that is one larger than the maximum positive number, a parameter called *saturation_mode* is provided.

The operations controlled by *saturation_mode* is shown in Table 1-5 on page 3. When *saturation_mode* `= 0`, the full range of numbers is employed. When *saturation_mode* `= 1`, the range of numbers is symmetrically limited.

If *frac_data_out_width* `> 0`, the products of `data_in` and coefficients are scaled up by $2^{frac\_data\_out\_width}$ in order to align the fractional parts of addition operands. If *frac_coef_width* `> 0`, the right *frac_coef_width* bits of `psum0` are truncated and rounded to the nearest for `feedback_data` and `data_out`. In Figure 1-1 on page 4, block "R&S" implements the operation of rounding and saturation.

If *feeback_width* `=` *data_out_width*, the rounding and saturation circuitry for `feedback_data` and `data_out` is shared.

The mult architecture is a transposed-form implementation of an IIR filter with the delay elements repositioned. It has the benefit of breaking up the critical path on `clk` to `data_out`, making it faster. In some cases with certain parameter setting, the total number of flip-flops is reduced in transposed-form implementation.

Figure 1-1   DW_iir_dc Data-flow Diagram

Suppressing Warning Messages During Verilog Simulation

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW_SUPPRESS_WARN macro in either of the following ways:

■ Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_SUPPRESS_WARN
```

■ Or, include a command line option to the simulator, such as:

`+define+DW_SUPPRESS_WARN` (which is used for the Synopsys VCS simulator)

The warning messages for this model include the following:

■ If values other than 1 or 0 are present on a clock port, the following message is displayed:

```
WARNING: <instance_path>.<clock_name>_monitor:
     at time = <timestamp>, Detected unknown value, x, on <clock_name> input.
```

To suppress only this warning message for all DWBB components, use the following macro:

❑ Define the DW_DISABLE_CLK_MONITOR macro. You can define this macro in the following ways:

■ Specify the Verilog preprocessing macro in Verilog code:
```
`define DW_DISABLE_CLK_MONITOR
```
■ Or, include a command line option to the simulator, such as:
`+define+DW_DISABLE_CLK_MONITOR` (which is used for the Synopsys VCS simulator)

This message is also suppressed using the DW_SUPPRESS_WARN macro explained earlier.

Timing Waveforms

Figure 1-2   dw_iir_dc Timing Diagram

Parameters: data_in_width=8, data_out_width=16, frac_data_out_width=4, feedback_width=12
max_coef_width=8, frac_coef_width=4, saturation_mode=0, out_reg=1

Signal	Value
clk	
rst_n	
init_n	
enable	
A1_coef[7:0]	00 f7
A2_coef[7:0]	00 04
B0_coef[7:0]	00 0e
B1_coef[7:0]	00 fb
B2_coef[7:0]	00 fa
data_in[7:0]	00 7f 80 7f 80 7f 80 00
data_out[15:0]	0000 06f2 f29d 0cb5 f306 0cf8 f306 0606 fd9d 02d9 fdcd 01f3 0000
saturation	

Theory of Operation

In a sampled linear system, the inputs and outputs are coupled by finite difference equations. These equations can be written as follows:

$$\sum_{r=0}^{N} -A_r\, y(n-r) = \sum_{k=0}^{M} B_k\, x(n-k)$$

Because changes in the output cannot precede changes in the input, the output can be computed from the current input, previous inputs, and previous outputs as follows:

$$y(n) = \sum_{k=0}^{M} b_k\, x(n-k) + \sum_{r=1}^{N} a_r\, y(n-r)$$

The outputs of the FIR filter are not dependent on the previous states of the outputs (the a_r coefficients are all zero). Thus, the system's response will be of only finite duration (finite impulse response). The IIR filter contains feedback from the previous outputs. Some a_r coefficients are non-zero. A filter set in motion may continue to respond forever (infinite impulse response), but usually at diminished amplitudes (damping).

Limiting it to second order, the following simpler biquad equation is derived:

$$y(n) = b_0 x(n) + b_1 x(n-1) + b_2 x(n-2) + a_1 y(n-1) + a_2 y(n-2)$$

Related Topics

- DesignWare Building Block IP User Guide

HDL Usage Through Component Instantiation - VHDL

```
library IEEE,DWARE;
use IEEE.std_logic_1164.all;
use DWARE.DW_Foundation_comp.all;

entity DW_iir_dc_inst is
  generic (inst_data_in_width       : POSITIVE := 8;
           inst_data_out_width      : POSITIVE := 16;
           inst_frac_data_out_width : NATURAL := 4;
           inst_feedback_width      : POSITIVE := 12;
           inst_max_coef_width      : POSITIVE := 8;
           inst_frac_coef_width     : NATURAL := 4;
           inst_saturation_mode     : NATURAL := 0;
           inst_out_reg             : NATURAL := 1  );
  port (inst_clk : in std_logic;
        inst_rst_n : in std_logic;
        inst_init_n : in std_logic;
        inst_enable : in std_logic;
        inst_A1_coef : in std_logic_vector(inst_max_coef_width-1 downto 0);
        inst_A2_coef : in std_logic_vector(inst_max_coef_width-1 downto 0);
        inst_B0_coef : in std_logic_vector(inst_max_coef_width-1 downto 0);
        inst_B1_coef : in std_logic_vector(inst_max_coef_width-1 downto 0);
        inst_B2_coef : in std_logic_vector(inst_max_coef_width-1 downto 0);
        inst_data_in : in std_logic_vector(inst_data_in_width-1 downto 0);
        data_out_inst : out std_logic_vector(inst_data_out_width-1 downto 0);
        saturation_inst : out std_logic  );
end DW_iir_dc_inst;

architecture inst of DW_iir_dc_inst is
begin
  -- Instance of DW_iir_dc
  U1 : DW_iir_dc
    generic map ( data_in_width => inst_data_in_width,
                  data_out_width => inst_data_out_width,
                  frac_data_out_width => inst_frac_data_out_width,
                  feedback_width => inst_feedback_width,
                  max_coef_width => inst_max_coef_width,
                  frac_coef_width => inst_frac_coef_width,
                  saturation_mode => inst_saturation_mode,
                  out_reg => inst_out_reg )
    port map ( clk => inst_clk,   rst_n => inst_rst_n,
               init_n => inst_init_n,   enable => inst_enable,
               A1_coef => inst_A1_coef,   A2_coef => inst_A2_coef,
               B0_coef => inst_B0_coef,   B1_coef => inst_B1_coef,
```

```
                B2_coef => inst_B2_coef,   data_in => inst_data_in,
                data_out => data_out_inst,   saturation => saturation_inst );
   end inst;
```

HDL Usage Through Component Instantiation - Verilog

```verilog
module DW_iir_dc_inst( inst_clk, inst_rst_n, inst_init_n,
                       inst_enable, inst_A1_coef, inst_A2_coef,
                       inst_B0_coef, inst_B1_coef, inst_B2_coef,
                         inst_data_in, data_out_inst, saturation_inst );

    parameter data_in_width = 8;
    parameter data_out_width = 16;
    parameter frac_data_out_width = 4;
    parameter feedback_width = 12;
    parameter max_coef_width = 8;
    parameter frac_coef_width = 4;
    parameter saturation_mode = 0;
    parameter out_reg = 1;

    input inst_clk;
    input inst_rst_n;
    input inst_init_n;
    input inst_enable;
    input [max_coef_width-1 : 0] inst_A1_coef;
    input [max_coef_width-1 : 0] inst_A2_coef;
    input [max_coef_width-1 : 0] inst_B0_coef;
    input [max_coef_width-1 : 0] inst_B1_coef;
    input [max_coef_width-1 : 0] inst_B2_coef;
    input [data_in_width-1 : 0] inst_data_in;
    output [data_out_width-1 : 0] data_out_inst;
    output saturation_inst;

    // Instance of DW_iir_dc
    DW_iir_dc #(data_in_width, data_out_width, frac_data_out_width,
               feedback_width, max_coef_width, frac_coef_width,
               saturation_mode, out_reg)
      U1 ( .clk(inst_clk),    .rst_n(inst_rst_n),    .init_n(inst_init_n),
           .enable(inst_enable),    .A1_coef(inst_A1_coef),
           .A2_coef(inst_A2_coef),    .B0_coef(inst_B0_coef),
           .B1_coef(inst_B1_coef),    .B2_coef(inst_B2_coef),
           .data_in(inst_data_in),    .data_out(data_out_inst),
           .saturation(saturation_inst) );
endmodule
```

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
July 2020	DWBB_201912.5	■ Adjusted content and title of "Suppressing Warning Messages During Verilog Simulation" on page 5 and added the DW_SUPPRESS_WARN macro
October 2019	DWBB_201903.5	■ Added the "Disabling Clock Monitor Messages" section ■ Added this Revision History table and the document links on this page

Copyright Notice and Proprietary Information