

# DW\_ram\_rw\_a\_lat

# Asynchronous Single-Port RAM (Latch-Based)

Version, STAR, and myDesignWare Subscriptions: IP Directory

### **Features and Benefits**

# **Revision History**

- Parameterized word depth
- Parameterized data width
- Asynchronous static memory
- Parameterized reset implementation

# rw\_addr data\_in data\_out cs\_n wr\_n rst\_n

# **Description**

DW\_ram\_rw\_a\_lat implements a parameterized, asynchronous, single-port static RAM.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
rst_n	1 bit	Input	Reset, active low
cs_n	1 bit	Input	Chip select, active low
wr_n	1 bit	Input	Write enable, active low
rw_addr	ceil(log <sub>2</sub> [depth]) bits	Input	Address bus
data_in	data_width bits	Input	Input data bus
data_out	data_width bits	Output	Output data bus

**Table 1-2** Parameter Description

Parameter	Values	Description	
data_width	1 to 256 Default: None	Width of data_in and data_out buses	
depth	2 to 256 Default: None	Number of words in the memory array (address width)	
rst_mode	0 or 1 Default: 1	Determines if the rst_n input is used  0 = rst_n initializes the RAM  1 = rst_n is not connected	

### Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare

### Table 1-4 Simulation Models

Model	Function
DW06.DW_RAM_RW_A_LAT_CFG_SIM	VHDL simulation configuration
dw/dw06/src/DW_ram_rw_a_lat_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_ram_rw_a_lat.v	Verilog simulation model source code

The write data enters the RAM through the data\_in input port, and is read out at the data\_out port. The RAM is constantly reading regardless of the state of cs\_n.

The  $rw_addr$  port is used to address the *depth* words in memory. For addresses beyond the maximum depth (for example,  $rw_addr = 7$  hex and depth = 6), the  $data_out$  bus is driven low. No warnings are given during simulations when an address beyond the scope of *depth* is used.



This component contains enable signals for internal latches that are derived from the wr\_n port. To keep hold times to a minimum, you should consider instances of this component to be individual floorplanning elements

# Chip Selection, Reading and Writing

The cs n input is the chip select, active low signal that enables the RAM to always be read.

When cs\_n and wr\_n (write enable, active low) are both low, the data\_in is transparent to the memory cell being accessed (data\_in equals data\_out). Data is captured into the memory cell on the low to high transition of wr n.

When cs\_n is high, the RAM is disabled, and the data\_out bus is driven low.

### Reset

### rst\_n

This signal is an active-low input that initializes the RAM to zeros if the rst\_mode parameter is set to 0, independent of the value of cs\_n. If the rst\_mode parameter is set to 1, rst\_n does not affect the RAM, and should be tied high or low. In this case, synthesis optimizes the design, and does not use the rst\_n signal.



If the technology library being used does not contain an active low D-latch with clear, synthesis gates the inputs of a D-latch with the rst\_n signal, increasing the area of the design.

# **Application Notes**


DW\_ram\_rw\_a\_lat is intended to be used as a small scratch-pad memory or register file. Because DW\_ram\_rw\_a\_lat is built from the cells within the ASIC cell library, it should be kept small to obtain an efficient implementation. If a larger memory is required, you should consider using a hard macro RAM from the ASIC library in use.

# **Timing Waveforms**

The figures in this section show timing diagrams for various conditions of DW\_ram\_rw\_a\_lat.


Figure 1-1 Instantiated RAM Timing Waveforms

### Write Timing, wr\_n controlled, cs\_n = 0; address valid before wr\_n transition to low




<sup>\*</sup> data\_out reflects transparency of latch-based memory when wr\_n is low.

### Read Timing, address controlled, rst\_n = 1, cs\_n = 1




### Read Port Timing, csn controlled



<sup>\*\*</sup> data\_out is captured by latches when wr\_n goes high.

### Figure 1-2 RAM Reset Timing Waveforms

### Asynchronous Reset, rst\_mode = 0, cs\_n = 0 (if rst\_mode = 1, reset is not connected)



<sup>&</sup>lt;sup>1</sup> Internal RAM Data is the array of memory bits; the memory is not available to users.

# **Related Topics**

- Memory Synchronous RAMs Listing
- DesignWare Building Block IP User Guide

# **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW ram rw a lat inst is
  generic (inst data width : INTEGER := 8;
           inst depth
                          : INTEGER := 8;
           inst rst mode : INTEGER := 1 );
  port (inst rst n : in std logic;
        inst cs n : in std logic;
        inst wr n
                    : in std logic;
        inst rw addr : in std logic vector(bit width(inst depth)-1 downto 0);
        inst data in : in std logic vector(inst data width-1 downto 0);
        data out inst: out std logic vector(inst data width-1 downto 0) );
end DW ram rw a lat inst;
architecture inst of DW ram rw a lat inst is
begin
  -- Instance of DW ram rw a lat
  U1 : DW ram rw a lat
    generic map (data width => inst data width,
                                                 depth => inst depth,
                 rst mode => inst rst mode )
    port map (rst n => inst rst n,
                                   cs n => inst_cs_n,
                                                          wr n => inst wr n,
              rw addr => inst rw addr, data in => inst data in,
              data out => data out inst );
end inst;
-- pragma translate off
configuration DW ram rw a lat inst cfg inst of DW ram rw a lat inst is
  for inst
  end for; -- inst
end DW ram rw a lat inst cfg inst;
-- pragma translate on
```

# **HDL Usage Through Component Instantiation - Verilog**

```
module DW ram rw a lat inst(inst rst n, inst cs n, inst wr n, inst rw addr,
                            inst data in, data out inst );
 parameter data width = 8;
 parameter depth = 8;
 parameter rst mode = 1;
  `define bit width depth 3 // ceil(log2(depth))
  input inst rst n;
  input inst cs n;
  input inst wr n;
  input [`bit_width_depth-1 : 0] inst_rw_addr;
  input [data width-1 : 0] inst data in;
  output [data_width-1 : 0] data_out_inst;
  // Instance of DW ram rw a lat
 DW ram rw a lat #(data width, depth, rst mode)
   U1 (.rst_n(inst_rst_n),
                             .cs n(inst cs n),
                                                   .wr_n(inst_wr_n),
        .rw addr(inst rw addr),
                                  .data in(inst data in),
        .data out(data out inst));
endmodule
```

# **Revision History**

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
January 2019	DWBB_201806.5	■ Updated example in "HDL Usage Through Component Instantiation - VHDL" on page 5
		■ Added this Revision History table and the document links on this page

# **Copyright Notice and Proprietary Information**

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

### Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com