



DW_bc_8

Boundary Scan Cell Type BC_8

Version, STAR, and myDesignWare Subscriptions: IP Directory

Features and Benefits

- IEEE Standard 1149.1-2001 compliant
- Synchronous or asynchronous scan cells with respect to tck
- Supports the standard instructions: EXTEST, SAMPLE/PRELOAD, and BYPASS
- Supports the optional instructions RUNBIST, CLAMP, and HIGHZ

Description

DW_bc_8 is a boundary scan cell that can be used to control and observe both input and output data. This component is intended to be used with DW_bc_2 boundary scan cell to form a bidirectional cell. The DW_bc_8 cell controls the input and output and the DW_bc_2 cell controls the enable of the bidirectional pad. It lacks the INTEST supports and is used to observe the signal at the corresponding input even while operating in output mode.

pin_input si ic_input mode data_out mode so shift_dr control_out output_data capture_en update_en yupdate_clk >capture_clk

Revision History

The Boundary Scan Description Language (BSDL) description of this cell is of type BC_8 described in the BSDL package STD_1149_1_2001.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
capture_clk	1 bit	Input	Clocks data into the capture stage
update_clk	1 bit	Input	Clocks data into the update stage
capture_en	1 bit	Input	Enable for data clocked into the capture stage, active low
update_en	1 bit	Input	Enable for data clocked into the update stage, active high
shift_dr	1 bit	Input	Enables the boundary scan chain to shift data one stage toward its serial output (tdo)
mode	1 bit	Input	Determines whether data_out is controlled by the boundary scan cell or by the data_in signal
si	1 bit	Input	Serial path from the previous boundary scan cell
pin_input	1 bit	Input	IC system input pin
output_data	1 bit	Input	IC output logic signal

Table 1-1 Pin Description (Continued)

Pin Name	Width	Direction	Function
ic_input	1 bit	Output	Connected to IC input logic
data_out	1 bit	Output	Output data
so	1 bit	Output	Serial path to the next boundary scan cell

Table 1-2 Synthesis Implementations

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare or Test-IEEE-STD-1149-1

The DW_bc_8 cell may be synchronous or asynchronous with respect to tck (Test Clock system pin), depending on the port connections. Table 1-4 on page 3 lists the connections for asynchronous boundary scan chains. Table 1-5 on page 3 lists the connections for synchronous boundary scan chains.

The mode signal gives the Test Access Port (TAP) instructions control of the boundary scan cell. Table 1-3 lists the required values of the mode signal for each of the TAP instructions that DW_bc_8 supports. The INTEST instruction is not supported if the cell is used as an output cell.

Table 1-3 Mode Signal Generation for DW_bc_8

Instruction	Mode for Output Cell
EXTEST	1
SAMPLE/PRELOAD	0
CLAMP	1
RUNBIST	X
BYPASS	0
HIGHZ	Х

Table 1-4 lists the connections for asynchronous boundary scan chains.

Table 1-4 Port Connections for Asynchronous Boundary Scan Chains

DW_bc_8 Port Name	Connection
capture_clk	clock_dr from TAP controller
update_clk	update_dr from TAP controller
capture_en	Logic zero
update_en	Logic one
shift_dr	shift_dr from TAP controller
mode	Mode generation logic
si	so from previous boundary scan cell
pin_input	System input pin for input cells or IC output logic for output cells
output_data	IC output logic
ic_input	IC input logic
data_out	System output pin
so	si of next boundary scan cell

Table 1-5 lists the connections for synchronous boundary scan chains.

Table 1-5 Port Connections for Synchronous Boundary Scan Chains

DW_bc_8 Port Name	Connection
capture_clk	tck from system pin
update_clk	tck_n from system pin
capture_en	sync_capture_en from TAP controller
update_en	sync_update_dr from TAP controller
shift_dr	shift_dr from TAP controller
mode	Mode generation logic
si	so from previous boundary scan cell
pin_input	System input pin for input cells or IC output logic for output cells
output_data	IC output logic

Table 1-5 Port Connections for Synchronous Boundary Scan Chains (Continued)

DW_bc_8 Port Name	Connection
ic_input	IC input logic
data_out	System output pin
so	si of next boundary scan cell

Suppressing Warning Messages During Verilog Simulation

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW_SUPPRESS_WARN macro in either of the following ways:

Specify the Verilog preprocessing macro in Verilog code:

```
`define DW SUPPRESS WARN
```

• Or, include a command line option to the simulator, such as:

```
+define+DW_SUPPRESS_WARN (which is used for the Synopsys VCS simulator)
```

The warning messages for this model include the following:

■ If values other than 1 or 0 are present on a clock port, the following message is displayed:

```
WARNING: <instance_path>.<clock_name>_monitor:
    at time = <timestamp>, Detected unknown value, x, on <clock name> input.
```

To suppress only this warning message for all DWBB components, use the following macro:

- Define the DW_DISABLE_CLK_MONITOR macro. You can define this macro in the following ways:
 - Specify the Verilog preprocessing macro in Verilog code:

```
`define DW DISABLE CLK MONITOR
```

• Or, include a command line option to the simulator, such as:

```
+define+DW DISABLE CLK MONITOR (which is used for the Synopsys VCS simulator)
```

This message is also suppressed using the DW_SUPPRESS_WARN macro explained earlier.

Related Topics

- Application Specific JTAG Overview
- DesignWare Building Block IP User Guide

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DW Foundation comp arith.all;
entity DW bc 8 inst is
 port (inst capture clk : in std logic;
        inst update clk : in std logic;
        inst capture en : in std logic;
        inst update en : in std logic;
        inst shift dr : in std logic;
                        : in std_logic;
        inst mode
        inst si
                       : in std logic;
        inst pin input : in std logic;
        inst_output_data : in std_logic;
       ic input inst : out std logic;
       data out inst
                        : out std logic;
        so inst
                        : out std logic );
end DW bc 8 inst;
architecture inst of DW_bc_8 inst is
begin
 -- Instance of DW_bc_8
 U1 : DW bc 8
 port map (capture clk => inst capture clk,
           update clk => inst update clk,
           capture en => inst capture en,
           update en => inst update en,
           shift dr => inst shift dr,
           mode
                      => inst mode,
                      => inst si,
           si
           pin input => inst pin input,
           output data => inst output data,
           ic input => ic input inst,
                      => data out inst,
           data out
                      => so inst );
           SO
end inst;
-- pragma translate off
configuration DW bc 8 inst cfg inst of DW bc 8 inst is
  for inst
  end for; -- inst
end DW bc 8 inst cfg inst;
-- pragma translate on
```

HDL Usage Through Component Instantiation - Verilog

```
module DW bc 8 inst(inst capture clk, inst update clk, inst capture en,
                    inst update en, inst shift dr, inst mode, inst si,
                    inst pin input, inst output data, ic input inst,
                    data out inst, so inst );
  input inst capture clk;
  input inst update clk;
  input inst capture en;
  input inst update en;
  input inst shift dr;
  input inst_mode;
  input inst si;
  input inst pin input;
  input inst output data;
  output ic input inst;
  output data out inst;
  output so inst;
  // Instance of DW bc 8
 DW bc 8
    U1 (.capture clk(inst capture clk),
        .update clk(inst update clk),
        .capture en(inst capture en),
        .update en(inst update en),
        .shift dr(inst shift dr),
        .mode(inst mode),
        .si(inst si),
        .pin input(inst_pin_input),
        .output data(inst output data),
        .ic input (ic input inst),
        .data out (data out inst),
        .so(so inst) );
endmodule
```

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
July 2020	DWBB_201912.5	 Adjusted content and title of "Suppressing Warning Messages During Verilog Simulation" on page 4 and added the DW_SUPPRESS_WARN macro
October 2019	DWBB_201903.5	 Added the "Disabling Clock Monitor Messages" section Added this Revision History table and the document links on this page

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com