



# DW\_rash

### Arithmetic Shifter with Preferred Right Direction

Version, STAR, and myDesignWare Subscriptions: IP Directory

### **Features and Benefits**

- Parameterized word length
- Parameterized shift coefficient width
- Inferable using a function call

# A DATA\_TC SH SH\_TC

# **Description**

DW\_rash is a general-purpose arithmetic shifter similar to DW01\_ash, but with preferred right direction for shifting. The input data A is shifted right or left by the number of bits specified by the control input SH.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
Α	A_width	Input	Input data
DATA_TC	1 bit	Input	Data two's complement control  0 = Unsigned  1 = Signed
SH	SH_width	Input	Shift control
SH_TC	1 bit	Input	Shift two's complement control  0 = Unsigned  1 = Signed
В	A_width	Output	Output data.

**Table 1-2** Parameter Description

Parameter	Values	Description			
A_width	≥ 2	Word length of A and B			
SH_width	≥1	Word length of SH			

Table 1-3 Synthesis Implementations<sup>a</sup>

Implementation Name	Function	License Feature Required			
str	Synthesis model target for speed	DesignWare			
astr	Synthesis model target for area	DesignWare			
mx2	Implement using 2:1 multiplexers only The mx2 implementation is valid only for <i>SH_width</i> values up to and including 31.	none			

a. During synthesis, Design Compiler selects the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table.

Table 1-4 Simulation Models

Model	Function				
dw/dw01/src/DW_rash_sim.vhd	VHDL simulation model source code				
dw/sim_ver/DW_rash.v	Verilog simulation model source code				

When the control signal  $SH_TC = 0$ , the coefficient SH is interpreted as an unsigned positive number and  $DW_T$  as performs only right shift operations.

When SH\_TC = 1, SH is interpreted as a two's complement number. A negative SH value performs a left shift and a positive SH value performs a right shift.

The input data A is interpreted as an unsigned number when DATA\_TC = 0 or a two's complement number when DATA\_TC = 1.

The type of A is only significant for right shift operations (SH is positive), in which case a zero padding is done on the most significant bits for unsigned data and sign extension is done for signed two's complement data.

Table 1-5 Truth Table (SH\_width = 3, A\_width = 8)

SH(2:0)	SH_TC	DATA_TC	B(7)	B(6)	B(5)	B(4)	B(3)	B(2)	B(1)	B(0)
000	Х	0	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)
001	Х	0	0	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)
010	Х	0	0	0	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)
011	Х	0	0	0	0	A(7)	A(6)	A(5)	A(4)	A(3)
100	0	0	0	0	0	0	A(7)	A(6)	A(5)	A(4)
101	0	0	0	0	0	0	0	A(7)	A(6)	A(5)
110	0	0	0	0	0	0	0	0	A(7)	A(6)
111	0	0	0	0	0	0	0	0	0	A(7)
000	Х	1	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)
001	Х	1	A(7)	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)
010	Х	1	A(7)	A(7)	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)
011	Х	1	A(7)	A(7)	A(7)	A(7)	A(6)	A(5)	A(4)	A(3)
100	0	1	A(7)	A(7)	A(7)	A(7)	A(7)	A(6)	A(5)	A(4)
101	0	1	A(7)	A(7)	A(7)	A(7)	A(7)	A(7)	A(6)	A(5)
110	0	1	A(7)	A(6)						
111	0	1	A(7)							
100	1	Х	A(3)	A(2)	A(1)	A(0)	0	0	0	0
101	1	Х	A(4)	A(3)	A(2)	A(1)	A(0)	0	0	0
110	1	Х	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)	0	0
111	1	Х	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)	0

# **Related Topics**

- Logic Combinational Overview
- DesignWare Building Block IP User Guide

# **HDL Usage Through Function Inferencing - VHDL**

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use IEEE.std logic arith.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation arith.all;
entity DW rash func is
      generic (
        func A width : POSITIVE := 8;
        func SH width : POSITIVE := 3
        );
      port (
        func A: in std logic vector(func A width-1 downto 0);
        func_DATA_TC : in std_logic;
        func SH: in std logic vector(func SH width-1 downto 0);
        func SH TC : in std logic;
        B func : out std logic vector(func A width-1 downto 0)
        );
    end DW rash func;
architecture func of DW rash func is
begin
process (func_DATA_TC, func_SH_TC, func_A, func_SH)
begin
if func DATA TC = '0' and func SH TC = '0' then
    B func <= std logic vector(DWF rash(unsigned(func A), unsigned(func SH)));
elsif func DATA TC = '1' and func SH TC = '0' then
    B func <= std logic vector(DWF rash(signed(func A), unsigned(func SH)));</pre>
elsif func DATA TC = '1' and func SH TC = '1' then
    B func <= std logic vector(DWF rash(signed(func A), signed(func SH)));
else
    B func <= std logic vector(DWF rash(unsigned(func A), signed(func SH)));
end if;
end process;
end func;
```

### **HDL Usage Through Function Inferencing - Verilog**

```
module DW rash func (func A, func DATA TC, func SH, func SH TC, B func );
parameter func A width = 8;
parameter func SH width = 3;
// secondary parameters used to pass parameters to function
// when parameter names differ
parameter A width = func A width;
parameter SH width = func SH width;
// Please add search path = search path + {synopsys root + "/dw/sim ver"}
// to your .synopsys dc.setup file (for synthesis) and add
// +incdir+$SYNOPSYS/dw/sim ver+ to your verilog simulator command line
// (for simulation).
`include "DW rash function.inc"
input [func A width-1: 0] func A;
input func DATA TC;
input [func SH_width-1 : 0] func_SH;
input func SH TC;
output [func A width-1: 0] B func;
      [func A width-1 : 0] B_func_i;
req
    // Infer DW rash
   always @ (func A or func DATA TC or func SH or func SH TC)
     begin
     casex({func DATA TC, func SH TC}) // synopsys full case
     2'b00: B func i = DWF rash uns uns (func A, func SH);
     2'b10: B func i = DWF rash tc uns(func A, func SH);
     2'b01: B func i = DWF rash uns tc(func A, func SH);
     2'b11: B func i = DWF rash tc tc(func A, func SH);
     endcase
     end
assign B_func = B_func_i;
endmodule
```

# **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.dw foundation comp.all;
entity DW rash inst is
      generic (
        inst A width : POSITIVE := 8;
        inst SH width : POSITIVE := 3
        );
      port (
        inst A : in std logic vector(inst A width-1 downto 0);
        inst DATA TC : in std logic;
        inst_SH : in std_logic_vector(inst_SH_width-1 downto 0);
        inst SH TC : in std logic;
        B_inst : out std_logic_vector(inst_A_width-1 downto 0)
        );
    end DW_rash_inst;
architecture inst of DW rash inst is
begin
    -- Instance of DW_rash
    U1 : DW rash
    generic map (
          A width => inst A width,
          SH width => inst SH width
    port map (
          A => inst A,
          DATA TC => inst DATA TC,
          SH => inst SH,
          SH TC => inst SH TC,
          B => B inst
          );
end inst;
```

# **HDL Usage Through Component Instantiation - Verilog**

endmodule

### **Copyright Notice and Proprietary Information**

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

### Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com