



# DW\_lp\_piped\_div


## Low Power Pipelined Divider

Version, STAR, and myDesignWare Subscriptions: IP Directory

## **Features and Benefits**

- Built-in pipelining and power management
- Automatically enables register retiming
- Parameterized operand widths
- Parameterized pipeline stages
- Launch identifier tracking propagation
- Operand isolation capability on a and b

## **Revision History**



## **Description**

DW\_lp\_piped\_div performs a pipelined division based on two operands with the added benefit of power savings. Pipeline control is integrated and applied to pipelined register levels (when configured in) to minimize power consumption. Pipeline register re-timing is automatically enabled for balancing between logic stages.

Component pins are described in Table 1-1 and configuration parameters are described in Table 1-2.

Table 1-1 Pin Descriptions

Pin Name	Width	Direction	Function
clk	1 bit	Input	Input clock
rst_n	1 bit	Input	Asynchronous or synchronous reset depending on rst_mode parameter (active low)
а	a_width bits	Input	Dividend
b	<i>b_width</i> bits	Input	Divisor
quotient	a_width bits	Output	Quotient of a divided by b
remainder	<i>b_width</i> bits	Output	Remainder of a divided by b.
launch	1 bit	Input	Control to begin a new divide operation
launch_id	id_width bits	Input	Identifier for the corresponding asserted launch
pipe_full	1 bit	Output	Upstream notification that pipeline is full
pipe_ovf	1 bit	Output	Status flag indicating pipe overflow
accept_n	1 bit	Input	quotient result accepted from downstream logic (active low)

Table 1-1 Pin Descriptions (Continued)

Pin Name	Width	Direction	Function
arrive	1 bit	Output	quotient result is valid
arrive_id	id_width bits	Output	launch_id from the originating launch that produced the quotient result
push_out_n	1 bit	Output	Push performed to downstream FIFO element (active low)
pipe_census	M bits	Output	Number of pipeline register levels currently occupied  Note: The value of M is equal to the larger of 1 or  ceil(log2(in_reg + stages + out_reg)).  Example: if in_reg = 1, stages = 2, out_reg = 1, then M = 2

**Table 1-2** Parameter Description

Parameter	Values	Description
a_width	≥ 1 Default: 8	Word length of a
b_width	≥ 1 Default: 8	Word length of b
id_width	1 to 1024 Default: 8	Width of launch_id
in_reg	0 or 1 Default: 0	Input register control  0: No input register  1: Include input register
stages	1 to 1022 Default: 4	Number of pipeline stages
out_reg	0 or 1 Default: 0	Output register control  0: No output register  1: Include output register
tc_mode	0 or 1 Default: 0	Two's complement control  0: Unsigned  1: Signed
rst_mode	0 to 1 Default: 0	Reset mode  0: Asynchronous reset  1: Synchronous reset
rem_mode	0 or 1 Default: 0	Remainder output control  0: a mod b (remainder has sign of divisor)  1: a rem b, a / b (remainder has sign of dividend)

Table 1-2 Parameter Description (Continued)

Parameter	Values	Description
op_iso_mode	0 to 4 Default: 0	Operand isolation mode (controls datapath gating for minPower flow) Allows you to set the style of minPower datapath gating for this module  0: Use the DW_lp_op_iso_mode <sup>a</sup> synthesis variable  1: 'none'  2: 'and'  3: 'or'  4: Preferred gating style: 'and'  Datapath gating is inserted only when there are no input registers on the operands at the component boundary. When inserted, datapath gating circuits are placed immediately after the input ports of the component (see Figure 1-2 on page 5).

a. The DW\_lp\_op\_iso\_mode synthesis variable is available only in Design Compiler.

DW\_lp\_op\_iso\_mode sets a global style of datapath gating. To use the global style, set op\_iso\_mode to '0', Note that If the op\_iso\_mode parameter is set to '0' and DW\_lp\_op\_iso\_mode is either not set or set to 0', then no datapath gating is inserted for this component.

Table 1-3 Synthesis Implementations

Implementation Name	Implementation	License Feature Required
rtl	Synthesis model	■ DesignWare (P-2019.03 and later)
		■ DesignWare-LP <sup>a</sup> (before P-2019.03)

a. For Design Compiler versions before P-2019.03, see "Enabling minPower" on page 12.

Table 1-4 Simulation Models

Model	Function
DW03.DW_LP_PIPED_DIV_CFG_SIM	Design unit name for VHDL simulation
dw/dw03/src/DW_lp_piped_div_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_lp_piped_div.v	Verilog simulation model source code

## **Functional Description**

## **Block Diagram**

Figure 1-1 shows the block diagram of the DW\_lp\_piped\_div component:

Figure 1-1 DW\_lp\_piped\_div Basic Block Diagram





Figure 1-2 shows where datapath gating is inserted when the *op\_iso\_mode* parameter enables it.

Figure 1-2 Location of Datapath Gating (If Inserted)



## **Pipelining**

The DW\_lp\_piped\_div is configurable to embed pipeline register levels. Setting the value for the parameters *in\_reg*, *stages*, and *out\_reg* (see Table 1-5 on page 6) determines the number of pipeline register level(s) that are inserted. Therefore, depending on the parameter *in\_reg*, *stages*, and *out\_reg* settings, the number of clock cycles for the quotient result to propagate varies. The *rem\_mode* parameter determines the behavior of the output.

This DW\_lp\_piped\_div is designed to make it easy to pipeline the divider using the register retiming features of Design Compiler (DC). It also contains parameter controlled input and output registers which will stay in place at their respective block boundary, that is, they are not allowed to be moved by the DC register retiming feature.

The parameter stages refers to the number of logic stages desired after register retiming is performed. The number of register levels is not necessarily the same as the number of logic stages. If no input or output registers are used ( $in\_reg = 0$  or  $out\_reg = 0$ ), then there is one fewer register level than logic stages. If either an input register or output register is specified, then the number of register levels is the same as the number of logic stages. If both input and output registers are specified, then the number of register levels is the number of logic stages + 1. Refer to Table 1-5 which describes this. The number of pipeline register levels that can be retimed is always stages - 1.

Table 1-5 Number of Pipeline Register Levels

in_reg	out_reg	Number of Pipeline Register Levels
0	0	stages - 1
0	1	stages
1	0	stages
1	1	stages + 1

## **Pipeline Control and Power Savings**

Running in parallel to the pipeline register levels is pipeline control logic (as seen in Figure 1-1) that monitors the activity. In cases where there is inactivity on a particular register level of the pipeline, the pipeline control disables those levels to promote power savings. Furthermore, if using the Synopsys Power Compiler tool, the presence of the pipeline control and its wiring to the pipeline register levels provides an opportunity for increased power reduction in the form of clock gating.

Along with the potential power savings that the pipeline control provides, it can be utilized to improve performance in cases where intermittent launch operations are present and there contains FIFO structures upstream and downstream of the DW\_lp\_piped\_div. The handshake is made between the DW\_lp\_piped\_div and the external FIFOs via the accept\_n and pipe\_full ports. Effectively, the DW\_lp\_piped\_div can be considered part of the external FIFO structures. The performance gain comes when inactive (bubbles) stages are detected. These pipeline 'bubbles' are removed to produce a contiguous set of active pipeline stages. The result is empty pipeline slots at the head of (or entering) the DW\_lp\_piped\_div pipeline for new operations to be launched. Advancing the shifting of operations through the pipeline when a valid quotient result is available (arrive = 1) is controlled by the accept\_n input. When the divider pipeline is full of active entries, the pipe\_full output is '1'. To disable this feature in cases where no external FIFOs are present, set the accept\_n input to '0' which will effectively eliminate any flow control. At the same time, the pipe\_full output would always be '0'.

To assist in tracking of launched operands, the pipeline control logic provides interface ports called <code>launch\_id</code> and <code>arrive\_id</code>. The <code>launch\_id</code> input is assigned a value during an active launch operation. Given that <code>launch\_id</code> values are unique in successive launch operations, the quotient results can be distinguished from one another with the assertion of arrive and the associated <code>arrive\_id</code>. The <code>arrive\_id</code> is the <code>launch\_id</code> from the originating launch that produced the valid <code>quotient</code> result.

## No Pipeline Register Levels Specified

In cases where no pipelining is required through the DW\_lp\_piped\_div ( $in\_reg = 0$ , stages = 1, and  $out\_reg = 0$ ), the pipeline control flow control handshaking/status signals still remain active and meaningful with one exception. The pipe\_census, which is intended to count the number of active pipeline register levels, becomes irrelevant and is fixed to '0'; see Figure 1-5 on page 10.

## **Suppressing Warning Messages During Verilog Simulation**

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW\_SUPPRESS\_WARN macro in either of the following ways:

Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_SUPPRESS_WARN
```

• Or, include a command line option to the simulator, such as:

```
+define+DW SUPPRESS_WARN (which is used for the Synopsys VCS simulator)
```

The warning messages for this model include the following:

■ If values other than 1 or 0 are present on a clock port, the following message is displayed:

```
WARNING: <instance_path>.<clock_name>_monitor:
    at time = <timestamp>, Detected unknown value, x, on <clock_name> input.
```

To suppress only this warning message for all DWBB components, use the following macro:

- □ Define the DW\_DISABLE\_CLK\_MONITOR macro. You can define this macro in the following ways:
  - Specify the Verilog preprocessing macro in Verilog code:

```
`define DW DISABLE CLK MONITOR
```

Or, include a command line option to the simulator, such as:

```
+define+DW DISABLE CLK MONITOR (which is used for the Synopsys VCS simulator)
```

This message is also suppressed using the DW\_SUPPRESS\_WARN macro explained earlier.

If a divide-by-zero operation is attempted, the following message is displayed:

```
WARNING: <instance_path>:
    at time = <timestamp>: Division by zero.
```

To suppress this message, use the DW\_SUPPRESS\_WARN macro explained earlier.

# **Timing Waveforms**

Figure 1-3 on page 8 shows a case where there are two pipeline register levels since  $in\_reg = 0$ , stages = 2, and  $out\_reg = 1$ . Launching is performed while accept\_n is de-asserted causing the pipeline to fill up. This is indicated by pipe\_full going to '1' while accept\_n is '1'. The pipe\_census [1:0] value is '2' which indicates that all the pipeline register levels contain active results.

At the point that the pipeline is full, accept\_n is asserted ('0') to begin emptying the pipeline. Note that pipe\_full de-asserts when accept\_n is asserted, but the pipe\_census [1:0] value still indicates '2' the next clock cycle since a launch coincided with the asserted accept\_n. Once the launching activity ceases, the continued assertion of accept\_n drains the pipeline of active quotient results with pipe\_census [1:0] eventually going to '0'.

Figure 1-3 Launching Until Full, Accepting Until Empty




Figure 1-4 shows a case where launch is asserted every other clock cycle while accept\_n is always asserted ('0'). There are 4 pipeline register levels. So, the quotient result of 221/59 = '3' (launch\_id[13:0] of '0x236a') arrives after the fourth rising-edge of clk.

Figure 1-4 Launch Every Other Cycle with Asserted accept\_n




Figure 1-5 depicts a pipeline overflow condition. This is the same configuration as shown in Figure 1-4. The pipe\_ovf output is registered and gets asserted following the rising-edge of clk when the pipeline is full (pipe\_full is '1'), launch is asserted ('1'), and accept\_n is not asserted ('1'). In this situation, the launched operation is ignored and the pipeline contents are preserved.

Figure 1-5 Pipeline Overflow




Figure 1-6 depicts a scenario when there is no pipelining configured into the DW\_lp\_piped\_div, which is defined when  $in\_reg = 0$ , stages = 1, and  $out\_reg = 0$ . Thus, the quotient result is a pure combinational logic path from a and b. The flow control/status outputs arrive, arrive\_id, pipe\_full, pipe\_ovf, push\_out\_n still have meaning. However, the output pipe\_census has no meaning because no pipeline register levels exist. Hence, pipe\_census is always driven to '0'.

Notice that when launch is asserted and accept\_n is not, the register output pipe\_ovf goes to '1'. This is due to the fact that when accept\_n = 1, it implies that the downstream device cannot accept any more results. Thus, a launch under this condition results in overrun and the subsequent quotient is lost.

DW\_lp\_piped\_div is configured to operate in two's complement mode.

Figure 1-6 No Pipeline Specified (in\_reg = 0, stages = 1, out\_reg = 0)





Figure 1-7 shows the affects of asserting of rst\_n when configured for asynchronous resetting (*rst\_mode=*0).

Figure 1-7 Asynchronous Reset Behavior (rst\_mode = 0)



# **Enabling minPower**

In Design Compiler (version P-2019.03 and later) and Fusion Compiler, you can instantiate this component and use all its features without special settings.

For versions of Design Compiler before P-2019.03, enable minPower as follows:

```
set synthetic_library {dw_foundation.sldb dw_minpower.sldb}
set link_library {* $target_library $synthetic_library}
```

## **Related Topics**

DesignWare Building Blocks User Guide

## **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW Foundation comp.all;
entity DW lp piped div inst is
      generic (
        inst a width : POSITIVE := 8;
        inst b width : POSITIVE := 8;
        inst id width : POSITIVE := 8;
        inst in reg : NATURAL := 0;
        inst stages : POSITIVE := 4;
        inst out req : NATURAL := 0;
        inst tc mode : NATURAL := 0;
        inst rst mode : NATURAL := 0;
        inst rem mode : NATURAL := 1;
        inst op iso mode : NATURAL := 0
        );
      port (
        inst clk: in std logic;
        inst rst n : in std logic;
        inst a : in std logic vector(inst a width-1 downto 0);
        inst b : in std_logic_vector(inst_b_width-1 downto 0);
        quotient inst : out std logic vector(inst a width-1 downto 0);
        remainder_inst : out std_logic_vector(inst_b_width-1 downto 0);
        div by 0 inst : out std logic;
        inst launch : in std logic;
        inst launch id : in std logic vector(inst id width-1 downto 0);
        pipe full inst : out std logic;
        pipe ovf inst : out std logic;
        inst accept n : in std logic;
        arrive inst : out std logic;
        arrive id inst : out std logic vector(inst id width-1 downto 0);
        push out n inst : out std logic;
        pipe census inst : out
std logic vector(bit width(maximum(1,inst in reg+(inst stages-1)+inst out reg)+1)-1
downto 0)
        );
    end DW lp piped div inst;
architecture inst of DW lp piped div inst is
begin
    -- Instance of DW lp piped div
    U1 : DW lp piped div
```

```
generic map ( a_width => inst_a_width,
                  b width => inst b width,
                  id width => inst id width,
                  in reg => inst in reg,
                  stages => inst stages,
                  out reg => inst out reg,
                  tc mode => inst tc mode,
                  rst mode => inst rst mode,
                  rem mode => inst rem mode,
                  op iso mode => inst op iso mode )
port map ( clk => inst_clk,
               rst_n => inst_rst_n,
               a => inst a,
               b => inst b,
               quotient => quotient inst,
               remainder => remainder inst,
               div by 0 => div by 0 inst,
               launch => inst launch,
               launch id => inst launch id,
               pipe_full => pipe_full_inst,
               pipe ovf => pipe ovf inst,
               accept n => inst accept n,
               arrive => arrive_inst,
               arrive id => arrive id inst,
               push out n => push out n inst,
               pipe census => pipe census inst );
```

end inst;

## **HDL Usage Through Component Instantiation - Verilog**

```
module DW lp piped div inst (inst clk,
                              inst rst n,
                              inst a,
                              inst b,
                              quotient inst,
                        remainder inst,
                              div by 0 inst,
                              inst launch,
                              inst launch id,
                              pipe_full_inst,
                        pipe_ovf_inst,
                              inst_accept_n,
                              arrive inst,
                              arrive id inst,
                              push out n inst,
                        pipe census inst );
parameter a width = 4;
parameter b width = 2;
parameter id width = 4;
parameter in reg = 0;
parameter stages = 1;
parameter out_reg = 0;
parameter tc mode = 1;
parameter rst mode = 0;
parameter rem mode = 1;
parameter op iso mode = 0;
`define m 1
`define bit width m 1
input inst clk;
input inst rst n;
input [a_width-1 : 0] inst_a;
input [b width-1 : 0] inst b;
output [a width-1 : 0] quotient inst;
output [b width-1 : 0] remainder inst;
output div by 0 inst;
input inst launch;
input [id_width-1 : 0] inst_launch id;
output pipe full inst;
output pipe ovf inst;
input inst_accept_n;
```

```
output arrive inst;
output [id width-1: 0] arrive id inst;
output push out n inst;
output [`bit_width m-1 : 0] pipe_census_inst;
    // Instance of DW lp piped div
    DW lp piped div #(a width,
                       b width,
                       id width,
                       in reg,
                       stages,
                       out_reg,
                       tc mode,
                       rst mode,
                       rem mode,
                       op iso mode)
      U1 ( .clk(inst clk),
                .rst n(inst rst n),
                .a(inst a),
                .b(inst b),
                .quotient (quotient inst),
                .remainder(remainder inst),
                .div by 0 (div by 0 inst),
                .launch(inst launch),
                .launch id(inst launch id),
                .pipe_full(pipe_full_inst),
                .pipe_ovf(pipe_ovf inst),
                .accept_n(inst_accept_n),
                .arrive(arrive_inst),
                .arrive id(arrive id inst),
                .push out n(push out n inst),
                .pipe census (pipe census inst) );
```

endmodule

## **Revision History**

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
July 2023	DWBB_202212.5	■ Updated version and date
July 2020	DWBB_201912.5	<ul> <li>Adjusted content and title of "Suppressing Warning Messages During Verilog Simulation" on page 7 and added the DW_SUPPRESS_WARN macro and the divide-by-zero message</li> </ul>
June 2020	DWBB_201912.4	<ul> <li>Corrected the description of launch in Table 1-1 on page 1 (typo)</li> <li>Corrected the description of rem_mode in Table 1-2 on page 2</li> <li>Corrected the width of input b in the waveform in Figure 1-6 on page 11</li> </ul>
October 2019	DWBB_201903.5	■ Added the "Disabling Clock Monitor Messages" section
March 2019	DWBB_201903.0	<ul> <li>Clarified the op_iso_mode parameter in Table 1-2 on page 2</li> <li>Clarified license requirements in Table 1-3 on page 3</li> <li>Added Figure 1-2 on page 5 to clarify datapath gating</li> <li>Added "Enabling minPower" on page 12</li> <li>Added this Revision History table and the document links on this page</li> </ul>

## **Copyright Notice and Proprietary Information**

© 2023 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

### Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com

18