



# DW\_arb\_sp

#### Arbiter with Static Priority Scheme

Version, STAR, and myDesignWare Subscriptions: IP Directory

#### **Features and Benefits**

- Parameterizable number of clients
- Programmable mask for all clients
- Park feature default grant to a client when no requests are pending
- Lock feature ability to lock the currently granted client
- Registered/unregistered outputs
- Includes a low-power implementation that has power benefits from minPower optimization (for details, see Table 1-3 on page 2)

# request mask grant lock grant\_index enable locked clk granted parked rst\_n init\_n

**Revision History** 

#### **Applications**

- Control application
- Networking
- Bus interfaces

# **Description**

DW\_arb\_sp implements a parametrized, synchronous arbiter with a static fixed priority scheme.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
clk	1 bit	Input	Input clock
rst_n	1 bit	Input	Asynchronous reset for all registers (active low)
init_n	1 bit	Input	Synchronous reset for all registers (active low)
enable	1 bit	Input	Enables clocking (active high)
request	n bits	Input	Input request from clients
lock	n bits	Input	<ul> <li>Active high signal to lock input</li> <li>For lock(i) = 1, the arbiter is locked to the request (i) if it is currently granted.</li> <li>For lock(i) = 0, the lock on the arbiter is removed.</li> </ul>

Table 1-1 Pin Description (Continued)

Pin Name	Width	Direction	Function
mask	n bits	Input	Active high input to mask specific clients
			■ For mask(i) = 1, request(i) is masked.
			For mask( $i$ ) = 0, the mask on the request( $i$ ) is removed.
parked	1 bit	Output	Flag to indicate that there are no requesting clients and the grant of resources has defaulted to park_index
granted	1 bit	Output	Flag to indicate that arbiter has issued a grant to one of the clients
locked	1 bit	Output	Flags that the arbiter is locked by a client
grant	n bits	Output	Grant output
grant_index	log <sub>2</sub> n bits	Output	Index of the requesting client that has been currently issued the grant or the client designated by <i>park_index</i> in <i>park_mode</i>

**Table 1-2** Parameter Description

Parameter	Values	Description	
n	2 to 32 Default: 4	Number of arbiter clients	
park_mode	0 or 1 Default: 1	<ul> <li>1: Includes logic to enable parking when no clients are requesting</li> <li>0: Contains no logic for parking</li> </ul>	
park_index	0 to <i>n</i> – 1 Default: 0	Index of the client used for parking	
output_mode	0 or 1 Default: 1	<ul> <li>1: Includes registers at the outputs (see Figure 1-1 on page 4)</li> <li>0: Contains no output registers (see Figure 1-2 on page 4)</li> </ul>	

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl	RTL synthesis model	DesignWare
lpwr <sup>a</sup>	Low Power synthesis model	<ul><li>DesignWare (P-2019.03 and later)</li><li>DesignWare-LP (before P-2019.03)</li></ul>

a. Requires that you enable minPower; for details, see "Enabling minPower" on page 7. When minPower is enabled, the lpwr implementation is always chosen during synthesis.

#### Table 1-4 Simulation Models

Model	Function
DW05.DW_ARB_SP_SIM_CFG	Design unit name for VHDL simulation
dw/dw05/DW_arb_sp_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_arb_sp.v	Verilog simulation model source code

#### Table 1-5 Arbiter Status Flags

Flag	Characteristic	Description
parked	If parked is active, there are no active requests at the input of the arbiter.	The parked output, active high, indicates that grant of the resources has defaulted to the client defined by <i>park_index</i> in <i>park_mode</i> = 1. In <i>park_mode</i> = 0, this flag does not exist.
granted	If granted is active, there is at least one active request at the input of the arbiter.	The granted output, active high, indicates that the grant of resources is to one of the actively requesting inputs.
locked	If locked is active, the current grant and the corresponding lock signal must be active.	The locked output, active high, indicates that the currently granted client has locked out all other clients.

With the static fixed priority scheme, each client connected to the arbiter is assigned a unique priority. The order of priorities of these clients is indicated in the index of the input request port to which they are connected. For example, the client connected to the input request [0] has the highest priority, and the priorities of other clients descend correspondingly to the lowest priority for the client connected to request [n-1].

The lock feature enables a client, despite requests from other clients, to have an exclusive grant for the duration of the corresponding lock input. After a client receives the grant, it can lock out other clients from the arbitration process by setting the corresponding lock input.

The park feature allows the resources to be granted to a designated client defined by the *park\_index* parameter when there are no active requests pending. The *park\_mode* parameter enables/disables the parking feature.

By setting the desired bits of the mask input, the corresponding clients can be masked off from consideration for arbitration. The mask on a client remains active until the corresponding mask input for the client is reset.

All the input requests from the arbiter clients are assumed to be synchronized to the arbiter clock signal clk. The arbiter provides flags locked, granted, and parked, to indicate the status of the arbiter.

As described in Table 1-2 on page 2, the DW\_arb\_sp can handle up to 32 requesting clients. The mask, park and lock features add flexibility to the arbiter. The parking of grant to a designated client saves an arbitration cycle and the parked client can lock the grant without issuing a request to the arbiter.

Figure 1-1 Block Diagram of DW\_arb\_sp Arbiter, output\_mode = 1





Figure 1-2 Block Diagram of DW\_arb\_sp Arbiter output\_mode = 0



## **Suppressing Warning Messages During Verilog Simulation**

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW\_SUPPRESS\_WARN macro in either of the following ways:

Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_SUPPRESS_WARN
```

• Or, include a command line option to the simulator, such as:

```
+define+DW SUPPRESS WARN (which is used for the Synopsys VCS simulator)
```

The warning messages for this model include the following:

■ If values other than 1 or 0 are present on a clock port, the following message is displayed:

```
WARNING: <instance_path>.<clock_name>_monitor:
    at time = <timestamp>, Detected unknown value, x, on <clock name> input.
```

To suppress only this warning message for all DWBB components, use the following macro:

- □ Define the DW\_DISABLE\_CLK\_MONITOR macro. You can define this macro in the following ways:
  - Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_DISABLE_CLK_MONITOR
```


Or, include a command line option to the simulator, such as:

```
+define+DW DISABLE CLK MONITOR (which is used for the Synopsys VCS simulator)
```

This message is also suppressed using the DW\_SUPPRESS\_WARN macro explained earlier.

#### **Timing Waveforms**

Figure 1-3 Waveform 1: n = 3,  $park\_mode = 1$ ,  $park\_index = 2$  with mask = 0, output\_mode=1



Any client can be masked off by setting the corresponding mask bit. By doing so it will not be considered for the arbitration. If mask bits are set and none of the non-masked clients are actively requesting, the arbiter will be parked to the designated client defined by park\_index. In the non-locked state of the arbiter, setting the mask bit of the currently granted client effectively invalidates the request from the client. In the following cycle, the current grant is de-asserted, and based on the current unmasked requests from other clients, a new client is generated. However, when a client has locked the arbiter, setting the mask bit of any client has no effect on the current grant.

Figure 1-4 Waveform 2: n = 3,  $park\_mode = 1$ ,  $park\_index = 2$ , mask = 4 and  $output\_mode = 1$ 





Figure 1-5 Waveform 3: n = 3,  $park\_mode = 1$ ,  $park\_index = 2$ , mask = 0 and  $output\_mode = 0$ 



## **Enabling minPower**

You can instantiate this component without enabling minPower, but to achieve power savings from the low-power implementation "lpwr" (see Table 1-3 on page 2), you must enable minPower optimization, as follows:

- Design Compiler
  - □ Version P-2019.03 and later:

```
set power_enable_minpower true
```

□ Before version P-2019.03 (requires the DesignWare-LP license feature):

```
set synthetic_library {dw_foundation.sldb dw_minpower.sldb}
set link_library {* $target_library $synthetic_library}
```

Fusion Compiler

Optimization for minPower is enabled as part of the total\_power metric setting. To enable the total\_power metric, use the following:

```
set_qor_strategy -stage synthesis -metric total_power
```

# **Related Topics**

- Application Specific Control Logic Overview
- DesignWare Building Block IP User Guide

## **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.dw foundation comp.all;
entity DW arb sp inst is
      generic (
        inst n : NATURAL := 4;
        inst park mode : NATURAL := 1;
        inst park index : NATURAL := 0;
        inst output mode : NATURAL := 1
        );
      port (
        inst clk : in std logic;
        inst rst n : in std logic;
        inst init n : in std logic;
        inst enable : in std logic;
        inst request : in std logic vector(inst n-1 downto 0);
        inst lock: in std logic vector(inst n-1 downto 0);
        inst mask : in std logic vector(inst n-1 downto 0);
        parked inst : out std logic;
        granted inst : out std logic;
        locked inst : out std logic;
        grant inst: out std logic vector(inst n-1 downto 0);
        grant_index_inst : out std_logic_vector(bit_width(inst_n)-1
          downto 0)
    end DW arb sp inst;
architecture inst of DW arb sp inst is
begin
    -- Instance of DW arb sp
    U1 : DW arb sp
    generic map (
          n \Rightarrow inst n,
          park mode => inst park mode,
          park index => inst park index,
          output mode => inst output mode
    port map (
          clk => inst clk,
          rst n => inst rst n,
          init_n => inst init n,
          enable => inst enable,
```

```
request => inst_request,
    lock => inst_lock,
    mask => inst_mask,
    parked => parked_inst,
    granted => granted_inst,
    locked => locked_inst,
    grant => grant_inst,
    grant_index => grant_index_inst
    );

end inst;

-- pragma translate_off
configuration DW_arb_sp_inst_cfg_inst of DW_arb_sp_inst is
    for inst
    end for; -- inst
end DW_arb_sp_inst_cfg_inst;
-- pragma translate_on
```

#### **HDL Usage Through Component Instantiation - Verilog**

```
module DW arb sp inst (inst clk, inst rst n, inst init n, inst enable, inst request,
          inst lock, inst mask, parked inst, granted inst, locked inst,
          grant inst, grant index inst );
parameter inst n = 4;
parameter inst park mode = 1;
parameter inst park index = 0;
parameter inst output mode = 1;
`define bit width n 2// bit width n is set to ceil(log2(n))
input inst clk;
input inst rst n;
input inst init n;
input inst enable;
input [inst n-1 : 0] inst_request;
input [inst n-1: 0] inst lock;
input [inst n-1 : 0] inst mask;
output parked inst;
output granted inst;
output locked inst;
output [inst n-1 : 0] grant inst;
output ['bit width n-1 : 0] grant index inst;
    // Instance of DW arb sp
   DW arb sp #(inst n, inst park mode, inst park index, inst output mode) U1 (
                .clk(inst clk),
                .rst n(inst rst n),
                 .init n(inst init_n),
                 .enable(inst enable),
                 .request(inst request),
                 .lock(inst lock),
                 .mask(inst mask),
                 .parked(parked inst),
                .granted(granted inst),
                .locked(locked inst),
                .grant(grant inst),
                 .grant_index(grant_index_inst) );
```

endmodule

## **Revision History**

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
July 2020	DWBB_201912.5	<ul> <li>Adjusted content and title of "Suppressing Warning Messages During Verilog Simulation" on page 5 and added the DW_SUPPRESS_WARN macro</li> </ul>
October 2019	DWBB_201903.5	■ Added the "Disabling Clock Monitor Messages" section
March 2019	DWBB_201903.0	<ul> <li>Clarified license requirements in Table 1-3 on page 2</li> <li>Added "Enabling minPower" on page 7</li> <li>Added this Revision History table and the document links on this page</li> </ul>

## **Copyright Notice and Proprietary Information**

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

#### Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

#### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com