



DW02_mult

Multiplier

Version, STAR, and myDesignWare Subscriptions: IP Directory

Features and Benefits

- Parameterized word length
- Unsigned and signed (two's-complement) data operation

Description

DW02_mult is a multiplier that multiplies the operand A by B to produce the output, PRODUCT.

The control signal TC determines whether the input and output data is interpreted as unsigned (TC = 0) or signed (TC = 1) numbers.

A TC PRODUCT B

Revision History

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
Α	A_width bits	Input	Multiplier
В	B_width bits	Input	Multiplicand
тс	1 bit	Input	Two's complement control ■ 0 = Unsigned ■ 1 = Signed
PRODUCT	A_width + B_width bits	Output	Product A × B

Table 1-2 Parameter Description

Parameter	Values	Description
A_width	≥ 1	Word length of A
B_width	≥ 1	Word length of B

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
pparch ^a	Delay-optimized flexible architecture	DesignWare
apparch ^b	Area-optimized flexible architecture	DesignWare

a. The 'pparch' (optimized for delay) and 'apparch' (optimized for area) implementations are dynamically generated to best meet your constraints. The 'pparch' and 'apparch' implementations can generate a variety of multiplier architectures including Radix-2 non-Booth, Radix-4 non-Booth, Radix-4 Booth recoded and Radix-8 Booth recoded. Generation of 'pparch' and 'apparch' implementations automatically detects which input would be best suited to be considered the multiplier as opposed to the multiplicand (for Booth recoding). The 'pparch' and 'apparch' implementations are generated making use of any special arithmetic technology cells that are found to be available in your target technology library. The dc_shell command, set_dp_smartgen_options, can be used to force specific multiplier architectures. For more information on forcing generated arithmetic architectures, use 'man set_dp_smartgen_options' (in dc_shell) to get a listing of the command options.

Table 1-4 Simulation Models

Model	Function
DW02.DW02_MULT_CFG_SIM	Design unit name for VHDL simulation
dw/dw02/src/DW02_mult_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW02_mult.v	Verilog simulation model source code

Table 1-5 Functional Description

тс	A	В	PRODUCT
0	A (unsigned)	B (unsigned)	$A \times B$ (unsigned)
1	A (two's complement)	B (two's complement)	A × B (two's complement)

Related Topics

- Math Arithmetic Overview
- DesignWare Building Block IP User Guide

HDL Usage Through Operator Inferencing - VHDL

```
library IEEE, DWARE;
use DWARE.DW foundation arith.all;
use IEEE.std logic 1164.all;
use IEEE.std logic arith.all;
entity DW02 mult oper is
  generic(wordlength1, wordlength2: integer := 8);
  port(in1
               : in std logic vector (wordlength1-1 downto 0);
                : in std logic vector (wordlength2-1 downto 0);
       control: in std logic;
               : out std logic vector(wordlength1+wordlength2-1 downto 0) );
end DW02 mult oper;
architecture func of DW02 mult oper is
  signal mult sig : SIGNED(wordlength1+wordlength2-1 downto 0) ;
  signal mult usig: UNSIGNED(wordlength1+wordlength2-1 downto 0);
begin
  mult sig <= SIGNED(in1) * SIGNED(in2);</pre>
  mult usig <= UNSIGNED(in1) * UNSIGNED(in2);</pre>
 process (mult sig, mult usig, control)
 begin
    if control = '1' then
      mult <= std logic vector(mult sig);</pre>
      mult <= std logic vector(mult usig);</pre>
    end if;
  end process;
end func;
```

HDL Usage Through Operator Inferencing - Verilog

```
module DW02_mult_oper (in1, in2, control, product);
  parameter wordlength1 = 8, wordlength2 = 8;
  input [wordlength1-1:0] in1;
  input [wordlength2-1:0] in2;
  input control;

output [wordlength1+wordlength2-1:0] product;
  wire signed [wordlength1+wordlength2-1:0] product_sig;
  wire [wordlength1+wordlength2-1:0] product_usig;

assign product_sig = $signed(in1) * $signed(in2);
  assign product_usig = in1 * in2;
  assign product = (control == 1'b1) ? $unsigned(product_sig) : product_usig;
endmodule
```

HDL Usage Through Function Inferencing - Verilog

```
module DW02_mult_func (in1, in2, prod1, prod2);
  parameter func_A_width = 8, func_B_width = 8;

// Pass the widths to the DWF_mult functions
  parameter A_width = func_A_width, B_width = func_B_width;

// Please add search_path = search_path + {synopsys_root + "/dw/sim_ver"}

// to your .synopsys_dc.setup file (for synthesis) and add

// +incdir+$SYNOPSYS/dw/sim_ver+ to your verilog simulator command line

// (for simulation).

`include "DW02_mult_function.inc"

input [func_A_width-1 : 0] in1;
  input [func_B_width-1 : 0] in2;
  output [func_A_width-1 : 0] prod1, prod2;

assign prod1 = DWF_mult_tc(in1, in2);
  assign prod2 = DWF_mult_uns(in1, in2);
endmodule
```

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW02 mult inst is
  generic (inst A width: NATURAL := 8;
            inst B width : NATURAL := 8 );
  port ( inst A : in std logic vector(inst A width-1 downto 0);
         inst B : in std logic vector(inst B width-1 downto 0);
         inst TC : in std logic;
    PRODUCT inst : out std logic vector(inst A width+inst B width-1 downto 0)
        );
end DW02_mult_inst;
architecture inst of DW02 mult inst is
begin
  -- Instance of DW02 mult
  U1 : DW02 mult
    generic map ( A width => inst A width, B width => inst B width )
   port map ( A => inst A, B => inst B, TC => inst TC,
               PRODUCT => PRODUCT inst );
end inst;
-- pragma translate off
configuration DW02 mult inst cfg inst of DW02 mult inst is
  for inst
  end for; -- inst
end DW02 mult inst cfg inst;
-- pragma translate on
```

HDL Usage Through Component Instantiation - Verilog

```
module DW02_mult_inst( inst_A, inst_B, inst_TC, PRODUCT_inst );

parameter A_width = 8;

parameter B_width = 8;

input [A_width-1 : 0] inst_A;
input [B_width-1 : 0] inst_B;
input inst_TC;
output [A_width+B_width-1 : 0] PRODUCT_inst;

// Instance of DW02_mult
DW02_mult #(A_width, B_width)
    U1 ( .A(inst_A), .B(inst_B), .TC(inst_TC), .PRODUCT(PRODUCT_inst) );
endmodule
```

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates	
October 2019	DWBB_201903.5	■ Updated implementations in Table 1-3 on page 2	
January 2019	DWBB_201806.5	■ Updated example in "HDL Usage Through Component Instantiation - VHDL" on page 5	
		■ Added this Revision History table and the document links on this page	

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com