

DW_data_qsync_hl

Quasi-Synchronous Data Interface for H-to-L Frequency Clocks


Version, STAR and Download Information: IP Directory

Features and Benefits

- Fully parametrized bus width
- Parameterized clock ratio
- Data available flag in destination clock domain

Description

The DW_data_qsync_hl component implements a 'quasi synchronous' interface between two clock domains where the clocks are related but separate. The interface is parameterizable to allow for a varying bus width and different clock ratios depending on the need in the design.



This synchronizer passes data values from the high frequency domain to the low frequency domain. The two domains are synchronous with respect to each other with the low frequency clock expected to be a derivative of the high frequency clock. Therefore, the derived clock (slow clock) could contain jitter and skew uncertainties with respect to the originating clock source (the fast clock). The *clk_ratio* parameter integer value is determined by the high frequency divided by low frequency (or the slower clock's period divided by the faster clock's period). Full feedback handshake is not used.

Note that when the *clk_ratio* is 2, the *tst_mode* parameter setting is ignored since a negative edge-triggered flip-flop is implemented between the two clock boundaries.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
clk_s	1	Input	Source Domain clock source
rst_s_n	1	Input	Source Domain asynchronous reset (active low)
init_s_n	1	Input	Source Domain synchronous reset (active low)
send_s	1	Input	Source Domain send request input
data_s	width	Input	Source Domain send data input
clk_d	1	Input	Destination clock source
rst_d_n	1	Input	Destination domain asynchronous reset (active low)
init_d_n	1	Input	Destination domain synchronous reset (active low)
test	1	Input	Scan test mode select
data_d	width	Output	Destination domain data output

Table 1-1 Pin Description (Continued)

Pin Name	Width	Direction	Function
data_avail_d	1	Output	Destination domain data update output

Table 1-2 Parameter Description

Parameter	Values	Description	
width	1 to 1024 Default: 8	Vector width of input data_s and output data_d	
clk_ratio	2 to 1024 Default: 2	Integer value of the high speed clock period divided by the low speed clock period	
tst_mode	0 to 2 Default: 0	Test mode ■ 0 = No latch is inserted for scan testing ■ 1 = Insert negative-edge capturing register on data_s input vector when the test input is asserted ■ 2 = Reserved	

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl	Synthesis model	DesignWare


Table 1-4 Simulation Models

Model	Function
DW03.DW_DATA_QSYNC_LH_CFG_SIM	Design unit name for VHDL simulation
dw/dw03/src/DW_data_qsync_lh_sim.vhd	VHDL simulation model source code (modeling RTL)—no missampling
dw/sim_ver/DW_data_qsync_lh.v	Verilog simulation model source code

Timing Diagrams

Figure 1-1 illustrates data transfer between source and destination. Data transferred by the source domain is indicated by the send_s pulse. Data '34' and 'd3' on the bus are not transferred.

Figure 1-1 Timing Diagram 1



Related Topics

- Memory Registers Overview
- DesignWare Building Block IP User Guide

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DW Foundation comp.all;
entity DW data qsync hl inst is
      generic (
        inst width : NATURAL := 8;
        inst clk ratio : NATURAL := 2;
        inst tst mode : NATURAL := 0
        );
      port (
        inst clk s : in std logic;
        inst rst s n : in std logic;
        inst_init_s_n : in std_logic;
        inst send s : in std logic;
        inst data s : in std logic vector(inst width-1 downto 0);
        inst clk d : in std logic;
        inst rst d n : in std logic;
        inst init d n : in std logic;
        data avail d inst : out std logic;
        data d inst : out std logic vector(inst width-1 downto 0);
        inst test : in std logic
        );
    end DW data qsync hl inst;
architecture inst of DW data qsync hl inst is
begin
    -- Instance of DW data qsync hl
    U1 : DW data qsync_hl
    generic map ( width => inst width,
                      clk ratio => inst clk ratio,
                      tst mode => inst tst mode )
    port map ( clk s => inst clk s,
                   rst s n => inst rst s n,
                   init s n => inst init s n,
                   send s => inst send s,
                   data s => inst data s,
                   clk d => inst clk d,
                   rst d n => inst rst d n,
                   init d n => inst init d n,
                   data avail d => data avail d inst,
                   data d => data d inst,
                   test => inst test );
```

end inst;

HDL Usage Through Component Instantiation - Verilog

```
module DW data qsync hl inst( inst clk s,
                               inst rst s n,
                               inst init s n,
                               inst send s,
                               inst_data_s,
                         inst clk d,
                               inst rst d n,
                               inst init d n,
                               data avail d inst,
                               data d inst,
                         inst test );
parameter width = 8;
parameter clk ratio = 2;
parameter tst_mode = 0;
input inst clk s;
input inst_rst_s_n;
input inst init s n;
input inst send s;
input [width-1 : 0] inst data s;
input inst clk d;
input inst rst d n;
input inst init d n;
output data avail d inst;
output [width-1 : 0] data_d inst;
input inst test;
    // Instance of DW data qsync hl
    DW data qsync hl #( width,
                         clk ratio,
                         tst mode)
      U1 ( .clk s(inst clk s),
               .rst s n(inst rst s n),
                .init s n(inst init s n),
                .send s(inst send s),
                .data s(inst data s),
                .clk d(inst clk_d),
                .rst d n(inst rst d n),
                .init d n(inst init d n),
                .data avail d(data avail d inst),
```

```
.data_d(data_d_inst),
.test(inst_test));
```

endmodule

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com