Automated Chip SynthesisQuick Reference

Version Y-2006.06, June 2006

Comments? Send comments on the documentation by going to http://solvnet.synopsys.com, then clicking "Enter a Call to the Support Center."



Copyright Notice and Proprietary Information

Copyright © 2006 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

Right to Copy Documentation

The license agreement with Synopsys permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any. Licensee must assign sequential numbers to all copies. These copies shall contain the following legend on the cover page:

and	ı
,,	
	e permission of Synopsys, Inc., for the

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Registered Trademarks (®)

Synopsys, AMPS, Arcadia, C Level Design, C2HDL, C2V, C2VHDL, Cadabra, Calaveras Algorithm, CATS, CRITIC, CSim, Design Compiler, DesignPower, DesignWare, EPIC, Formality, HSIM, HSPICE, Hypermodel, iN-Phase, in-Sync, Leda, MAST, Meta, Meta-Software, ModelTools, NanoSim, OpenVera, PathMill, Photolynx, Physical Compiler, PowerMill, PrimeTime, RailMill, RapidScript, Saber, SiVL, SNUG, SolvNet, Superlog, System Compiler, TetraMAX, TimeMill, TMA, VCS, Vera, and Virtual Stepper are registered trademarks of Synopsys, Inc.

Trademarks (™)

Active Parasitics, AFGen, Apollo, Apollo II, Apollo-DPII, Apollo-GA, ApolloGAII, Astro-Rail, Astro-Xtalk, Aurora, AvanTestchip, AvanWaves, BCView, Behavioral Compiler, BOA, BRT, Cedar, ChipPlanner, Circuit Analysis, Columbia, Columbia-CE, Comet 3D, Cosmos, CosmosEnterprise, CosmosLE, CosmosScope, CosmosSE, Cyclelink, Davinci, DC Expert, DC Professional, DC Ultra, DC Ultra Plus, Design Advisor, Design Analyzer, Design Vision, DesignerHDL, DesignTime, DFM-Workbench, Direct RTL, Direct Silicon Access, Discovery, DW8051, DWPCI, Dynamic Model Switcher, Dynamic-Macromodeling, ECL Compiler, ECO Compiler, EDAnavigator, Encore, Encore PQ, Evaccess, ExpressModel, Floorplan Manager, Formal Model Checker, FoundryModel, FPGA Compiler II, FPGA Express, Frame Compiler, Galaxy, Gatran, HANEX, HDL Advisor, HDL Compiler, Hercules, Hercules-Explorer, Hercules-III, Hierarchical Optimization Technology, High Performance Option, HotPlace, HSIMP^{IUS}, HSPICE-Link, i-Virtual Stepper, iN-Tandem, Integrator, Interactive Waveform Viewer, Jupiter, Jupiter-DP, JupiterXT, JupiterXT-ASIC, JVXtreme, Liberty, Libra-Passport, Libra-Visa, Library Compiler, Magellan, Mars, Mars-Rail, Mars-Xtalk, Medici, Metacapture, Metacircuit, Metamanager, Metamixsim, Milkyway, ModelSource, Module Compiler, MS-3200, MS-3400, Nova Product Family, Nova-ExploreRTL, Nova-Trans, Nova-VeriLint, Nova-VHDLlint, Optimum Silicon, Orion ec, Parasitic View, Passport, Planet, Planet-PL, Planet-RTL, Polaris, Polaris-CBS, Polaris-MT, Power Compiler, PSMGen, Raphael, Raphael-NES, RoadRunner, RTL Analyzer, Saturn, ScanBand, Schematic Compiler, Scirocco, Scirocco-i, Shadow Debugger, Silicon Blueprint, Silicon Early Access, SinglePass-SoC, Smart Extraction, SmartLicense, SmartModel Library, Sortivire, Source-Level Design, Star, Star-DC, Star-MS, Star-MTB, Star-Power, Star-Rail, Star-RC, Star-RCXT, Star-Sim, Star-SimXT, Star-Time, Star-Power, Star-Rail, Star-RC, Star-RcXT, Star-Sim, Star-SimXT, Star-Time, Star-XP, SWIFT, Taurus, TimeSlice, TimeTracker, Timing Annotator, TopoPlace,

Service Marks (SM)

MAP-in, SVP Café, and TAP-in are service marks of Synopsys, Inc.

 $\mathsf{SystemC^{TM}}$ is a trademark of the Open SystemC Initiative and is used under license.

ARM and AMBA are registered trademarks of ARM Limited. All other product or company names may be trademarks of their respective owners.

Printed in the U.S.A.

Man Page Viewing and Printing Instructions

The following sections describe how to set up your UNIX environment so you can view and print man pages.

Setting Up the UNIX Environment

Edit your .cshrc file to contain these lines:

setenv SYN_MAN_DIR synopsys_root/doc/syn/man
setenv MANPATH \${MANPATH}:\${SYN_MAN_DIR}

SYN_MAN_DIR is a variable that contains the path to the man page directories, and *synopsys_root* represents the specific path to the Synopsys synthesis software directory at your site.

Viewing Man Pages From UNIX

Command

% man command name

Variable

% man variable_name

Variable group

% man variable_group_name

All attributes

% man attributes

Attribute group

% man attribute group name

Error, warning, or information message

% man message id

Viewing Man Pages From dc shell

Command

dc_shell> man command_name

```
Variable
```

dc_shell> man variable_name

Variable group

dc_shell> man variable_group_name

All attributes

dc_shell> man attributes

Attribute group

dc_shell> man attribute_group_name

Error, warning, or information message

dc_shell> man message_id

Printing Man Pages From UNIX

User command

```
% man command_name | lpr [-P printer_name]
```

Synopsys command

% man command_name | lpr [-P printer_name]

Variable

% man variable_name | lpr [-P printer_name]

All attributes

% man attributes | lpr [-P printer_name]

Attribute group

You cannot print error, warning, or information message man pages from UNIX.

Printing Man Pages From dc_shell

You cannot print man pages from dc_shell.

Automated Chip Synthesis Commands

The following tools support the Automated Chip Synthesis feature: Design Compiler, Design Compiler FPGA, and Physical Compiler. Invoke these commands from within one of these tools. All Automated Chip Synthesis commands are available from a Tcl-based shell only.

acs check directories

Checks Automated Chip Synthesis (ACS) directory structure settings for correctness.

```
int acs check directories
```

acs_compile_design

Compiles the constrained RTL to a netlist using constraints propagated from the top-level design.

```
int acs_compile_design
[-destination pass_name]
[-prepare_only]
[-force]
[-update]
[-update_source source_pass]
design_name
```

acs_create_directories

Creates the project directory tree for Automated Chip Synthesis.

```
int acs_create_directories
```

acs_get_parent_partition

Creates a collection of designs that are compile partitions and that contain the specified subdesign.

```
string acs_get_parent_partition design_name [-hierarchy] [-list]
```

acs get path

Gets the path location for the specified file. To specify a file, you specify its file type and for pass-dependent files, its pass directory.

```
string acs_get_path
-file_type filetype
[-mode read | write]
[-pass pass_name]
[-name filename [-append] ]
[-relative]
```

acs merge design

Preprocesses a design for incremental design update by merging the modified designs and their parent compile partitions with the mapped design being updated.

```
int acs_merge_design
[-auto_update | -update design_list]
[-unmapped source_dir]
[-mapped data_dir]
[-type pre | post]
[-destination dest_dir]
[-reference pre_compile_partition_dir]
design_name
```

acs read hdl

Reads in the HDL source code of a design and generates the GTECH representation.

```
int acs_read_hdl
[design_name]
[-hdl_source file_or_dir_list]
[-exclude_list file_or_dir_list]
[-format {verilog | vhdl}]
[-recurse]
[-no_dependency_check]
[-no elaborate]
[-library design_lib_name]
[-verbose]
[-auto_update | -update file_list]
[-destination destination_dir]
```

acs recompile design

Compiles an unmapped constrained .db file using time budgets. The time budgets are created by using a previously mapped design.

```
int acs_recompile_design
-budget_source budget_pass
-destination destination_pass
[-source source_pass]
[-prepare_only]
[-force]
[-update]
[-update_source source_pass]
design_name
```

acs refine design

Refines an already mapped design.

```
int acs refine design
[-source pass_name]
[-destination pass_name]
[-prepare_only]
[-force]
[-update]
[-update_source source_pass]
design name
```

acs remove dont touch

Removes the dont touch attributes on the specified designs.

```
int acs remove dont touch
[-force | design list]
```

acs report attribute

Reports the ACS attributes on the specified partitions.

```
int acs_report_attribute
[-partitions partition list]
[attribute_name]
```

acs report directories

Reports the current directory structure settings.

```
int acs report directories
[-file_types type_list]
```

acs report user messages

Reports the number of error, warning, and information messages.

```
int acs_report_user_messages
[-total]
[-errors]
[-warnings]
[-infos]
[-reset]
```

acs reset directory structure

Resets the project directory tree for Automated Chip Synthesis to its default setting.

```
int acs_reset_directory_structure
```

acs set attribute

Sets Automated Chip Synthesis compile attributes on one or more partitions.

```
int acs set attribute
[-partitions partitions]
[attribute_value]
attribute name
```

acs submit

Specifies the compile configuration for normal compile partitions.

```
int acs submit
[-command command]
[-host host]
[-exec exec]
[-show]
```

acs_submit_large

Specifies the compile configuration for large compile partitions.

```
int acs submit large
[-command command]
[-host host]
[-exec exec]
[-partitions part_list]
[-show]
```

acs write html

Creates an HTML page in the destination directory.

```
int acs write html
-destination pass_name
[-acs_work_dir acs_working_directory]
design name
```

check error

Prints extended information on errors from last command.

```
int check error [-verbose] [-reset]
```

compile partitions

Distributes compile jobs for a design.

```
compile_partitions -destination pass
```

create pass directories

Creates the directory structure required for storing Automated Chip Synthesis data.

```
int create pass directories pass list
```

derive constraints

Propagates design environment, constraints, and attribute settings from the top-level design to the specified subdesigns.

```
int derive constraints
[-attributes_only]
[-verbose]
[-budget]
cell list
```

read_partition

Reads the database for a design.

```
int read_partition
-source pass
-type pre | post
-format db | ddc
design_name
```

remove pass directories

Removes the data directories associated with the specified passes.

```
int remove_pass_directories pass_list
```

report partitions

Lists the hierarchical designs and their associated attributes and relative size (estimated in RTL).

```
int report partitions [-nosplit]
```

report pass data

Reports the data files that are available for a design created by Automated Chip Synthesis.

```
int report_pass_data
[-hierarchy]
[-pass_list pass_list]
[design]
```

set compile partitions

Specifies the compile partitions for the current design.

```
int set_compile_partitions
{-level level} | {-designs design_list} |
-all | -auto
[-force]
[-no_reset]
```

set_default_input_delay

Sets the value of the input delay as a percentage of the clock period to be assigned during environment propagation.

```
int set_default_input_delay
[-none]
[cell_or_pin_list]
percent_delay
```

set default output delay

Sets the output delay as a percentage of the clock period to be assigned during environment propagation.

```
int set_default_output_delay
[-none]
[cell_or_pin_list]
percent_delay
```

set svf

Generates a Formality setup information file for efficient compare point matching in Formality.

```
boolean set_svf
filename
[-append]
[-off]
```

sub designs of

Gets the subdesigns according to the options.

```
collection sub designs of
[-hierarchy]
[-in_partition | -partition_only]
[-dt_only | -ndt_only]
[-multiple_instances | -single_instances]
[-names_only]
design
```

sub instances of

Gets the subinstances according to the options.

```
collection sub_instances_of
[-hierarchy]
[-in_partition] [-partition_only]
[-dt_only] [-ndt_only]
[-of_references reference_list]
[-master instance]
[-names_only]
design
```

write compile script

Writes a compile script for the specified design.

```
int write compile script
[-absolute paths]
[-hierarchy]
[-no_reports]
[-refining]
-destination pass
[-update design_list]
[design]
```

write environment

Writes the variable settings and constraints for the specified cells or designs.

write environment

```
[-cells cell_list | -designs design_list]
[-output file_name]
[-suffix suffix]
[-environment only]
[-constraints_only]
[-no_lib_info]
```

write makefile

Writes a makefile that defines the dependencies and commands required to compile the specified desian.

```
int write makefile
[-absolute_paths]
[-dependencies depends]
-destination pass
[-target target_name]
[-lsf [-bsubargs bsub_args]]
[-update design list]
[design]
```

write_partition

Writes the database for a design into the Automated Chip Synthesis data structure.

```
int write partition
-type pre | post
[-destination pass]
[-hierarchy]
[design]
```

write_partition_constraints

Writes out the timing constraints for a design.

int write_partition_constraints [-hierarchy] -destination pass [-update design_list] [design]

Automated Chip Synthesis Variables

Automated Chip Synthesis defines a set of variables that are used to control its behavior. These variables have an effect in dctcl mode only.

acs area report suffix

Specifies the suffix for area reports generated during the automated compile process.

Default value for this variable is area.

acs autopart max area

Defines partition threshold; used with other acs variables to control chip-level partitioning.

Default value for this variable is 0.0 (no maximum area specified).

acs_autopart_max_percent

Controls chip-level partitioning; used with other acs variables

Default value for this variable is 0.0% (no maximum percentage specified).

acs_budgeted_cstr_suffix

Specifies the suffix for constraint files generated by the derive partition budgets command.

Default value for this variable is con.

acs_compile_script_suffix

Specifies the default suffix for script files generated by the write compile script command, sourced in the makefile generated by the write makefile command, and located by the report pass data command.

Default value for this variable is autoscr.

acs_constraint_file_suffix

Specifies the default suffix for constraint files generated by write_partition_constraints during the automated compile process.

Default value for this variable is con.

acs_cstr_report_suffix

Specifies the default suffix for constraint reports generated during the automated compile process.

Default value for this variable is cstr.

acs db suffix

Specifies the default suffix for .db files that are read or written during the automated compile process.

Default value for this variable is db.

acs_dc_exec

Specifies the location of the dc_shell executable. This variable is used by the acs_compile_design, acs_refine_design, and acs_recompile_design commands to generate the makefile.

Default value for this variable is \$SYNOPSYS/\$arch/syn/bin/dc_shell.

acs_default_pass_name

Specifies the prefix for the default data directory names. The pass number (either 0 or 1) is added to the prefix to generate the directory name.

Default value for this variable is pass.

acs exclude extensions

Specifies the file endings of files you do not want the acs_read_hdl command to analyze.

Default value for this variable is "".

acs exclude list

Specifies files and directories you do not want the acs read hdl command to analyze.

Default value for this variable is "[list \$synopsys root]".

acs_global_user_compile_strategy_script

Specifies the base file name for the user-defined default compile strategy.

Default value for this variable is default.

acs hdl source

Specifies the location of the source code files analyzed by the acs read hdl command.

Default value for this variable is "".

acs_hdl_verilog_define_list

Specifies a list of text macros which are to be defined by the acs read hdl command during verilog file analysis.

Default value for this variable is "".

acs lic wait

Specifies the maximum wait time for checking out all the licenses required by a compile job.

Default value for this variable is 0.

acs log file suffix

Specifies the default suffix for log files generated during the automated compile process.

Default value for this variable is log.

acs make args

Specifies the command arguments for the make utility command (gmake, by default).

Default value for this variable is "-j".

acs_make_exec

Specifies the make utility command used to run the compile jobs.

Default value for this variable is gmake.

acs_makefile_name

Specifies the file name for the makefile generated by the write_makefile command and run by the compile_partitions command.

Default value for this variable is makefile.

acs_num_parallel_jobs

Specifies the number of compile jobs to run in parallel when using gmake as the make utility. .

Default value for this variable is 1.

acs_override_report_suffix

Specifies the suffix for user-defined partition report scripts.

Default value for this variable is report.

acs_override_script_suffix

Specifies the suffix for user-defined partition compile scripts.

Default value for this variable is scr.

acs_qor_report_suffix

Specifies the suffix for QOR reports generated during the automated compile process; the default is qor.

Default value for this variable is qor.

acs svf suffix

Specifies the suffix for SVF files generated during the automated compile process.

Default value for this variable is svf.

acs timing report suffix

Specifies the suffix for timing reports generated during the automated compile process.

Default value for this variable is tim.

acs use autopartition

Sets autopartitioning as the default partitioning strategy for the chip-level compile commands.

Default value for this variable is false.

acs use default delays

Sets top-down environment propagation as the constraint generation method for GTECH designs (the acs compile design command). When this variable is false (the default), the acs compile design command uses RTL budgeting to generate constraints for the compile partitions.

Default value for this variable is false.

acs user budgeting script

Specifies the file name for the user-defined budgeting script.

Default value for this variable is budget.scr.

acs user compile strategy script suffix

Specifies the suffix for user-defined partition compile strategies.

Default value for this variable is compile.

acs verilog extensions

Specifies the file endings of files analyzed as Verilog source code by the acs_read_hdl command.

Default value for this variable is ".v".

acs_vhdl_extensions

Specifies the file endings of files the acs_read_hdl command analyzes as VHDL source code.

Default value for this variable is vhd.

acs work dir

Specifies the root of the Automated Chip Synthesis project directory.

Default value for this variable is the current working directory.

check_error_list

Specifies the error codes that the check_error command checks for.

Default value for this variable is EQN-16 EQN-18 EQN-20.

default_input_delay

Specifies the global default input delay value to be used for environment propagation.

Default value for this variable is 30.0.

default_output_delay

Specifies the global default output delay value to be used for environment propagation.

Default value for this variable is 30.0.