

DW_fp_In


Floating-Point Natural Logarithm

Version, STAR, and myDesignWare Subscriptions: IP Directory

Features and Benefits

Revision History

- The precision is controlled by parameters, and covers formats in the IEEE Standard 754
- Exponents can range from 3 to 31 bits
- Fractional part of the floating-point number can range from 2 to 60 bits
- A parameter controls the use of denormal values



Description

This component computes the natural logarithm of a floating-point input a, delivering an output z = ln(a) that is also a floating-point value. All the parameters available in this component are listed in Table 1-2 on page 2.

The parameter *ieee_compliance* controls the use of denormals and NaNs, as done for other FP operators in this library (see datasheet of DW_fp_log2). When *ieee_compliance* = 0, the operator takes NaN values as infinities, and denormals as zeros. When *ieee_compliance* = 1, the component accepts and generates denormalized values, handles NaN inputs, and delivers NaN outputs when appropriate.

Using *sig_width* (significand size) and *exp_width* (exponent field size) the floating-point format used for input and output operands can be adjusted to match some of the formats defined in the IEEE Standard 754.

The output status is an 8-bit value that carries the status flags for the FP operation, as described in the *Datapath Floating-Point Overview*.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
а	(sig_width + exp_width + 1) bits	Input	Input data
Z	(sig_width + exp_width + 1) bits	Output	Logarithm value ln(a)
status	8 bits	Output	 Status flags for the result; for details, see STATUS Flags in the Datapath Floating-Point Overview status[7]: Divide-by-zero flag for logarithm functions

Table 1-2 Parameter Description

Parameter	Values	Description
sig_width	2 to 59 bits	Word length of fraction field of floating-point numbers ${\tt a}$ and ${\tt z}$
exp_width	3 to 31 bits	Word length of biased exponent of floating-point numbers \mathtt{a} and \mathtt{z}
ieee_compliance	0 or 1	Controls the use of denormals and NaNs: 0 = Do not use denormals or NaNs 1 = Use denormals and NaNs
extra_prec	0 to (59 - <i>sig_width</i>) Default: 0	Internal extra precision (in bits) used in the computation of the FP output.
arch	0 or 1 Default: 0	Implementation selection: ■ 0 = Area optimized ■ 1 = Speed optimized

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl	Implementation using the Datapath Generator technology combined with static DesignWare components	DesignWare

Table 1-4 Simulation Model

Model	Function
DW04.DW_FP_LN_CFG_SIM	Design unit name for VHDL simulation
dw/dw04/src/DW_fp_ln_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_fp_ln.v	Verilog simulation model source code

The DW_fp_ln does not include a rounding mode control, given the properties of algorithms used to compute the logarithms and the goal to deliver the best possible QoR.

The component can deliver outputs with 1 ulp error for most of the FP range. The special case when the input is in the vicinity of 1.0, and therefore the output approaches 0.0, requires extra hardware just to deal with it. For this special case, consider setting the parameter *extra_prec* to minimize the extra hardware.

When <code>extra_prec</code> = 0, the implementation uses the minimum number of bits required to guarantee an error of 1 ulp for most of the calculated values. When the input value is near 1.0, the output may exhibit larger relative errors. By using non-zero values for <code>extra_prec</code>, you get smaller errors when the input is near 1, but the error bound for other input values does not improve (continues to be 1 ulp). The use of <code>extra_prec</code> affects QoR, so you should experiment with it to reach a good compromise between accuracy around the input value 1.0 and QoR. Consider using values of <code>extra_prec</code> in the range [0, <code>sig_width</code>]. When

extra_prec = *sig_width*, the error is bounded to 1 ulp for any input value. Values of *extra_prec* larger than *sig_width* do not improve accuracy.

The *arch* parameter controls implementation alternatives for this component. Different values result in different numerical behavior. You should experiment with this parameter to find out which value provides the best QoR for your design constraints and technology. Using *arch* = 0 (area optimized implementation) usually provides the best QoR for most time constraints.

For more information on the floating-point system defined for all the floating-point components in the DesignWare Library, including status bits and floating-point formats, refer to the *Datapath Floating-Point Overview*.

Related Topics

- Datapath Floating-Point Overview
- DesignWare Building Block IP User Guide

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW Foundation comp arith.all;
entity DW fp ln inst is
   generic (
       inst sig width : POSITIVE := 10;
       inst exp width : POSITIVE := 5;
       inst ieee compliance : INTEGER := 0;
       inst_extra prec : INTEGER := 0;
       inst arch : INTEGER := 0
            );
  port (
       inst_a : in std_logic_vector(inst_sig_width+inst exp width downto 0);
       z inst : out std logic vector(inst sig width+inst exp width downto 0);
       status_inst : out std_logic_vector(7 downto 0)
       );
   end DW fp ln inst;
architecture inst of DW fp ln inst is
begin
    -- Instance of DW fp ln
    U1 : DW fp ln
        generic map (
                sig width => inst sig width,
                exp width => inst_exp_width,
                ieee compliance => inst ieee compliance,
                extra prec => inst extra prec,
                arch => inst arch
        port map (
                a => inst a,
                z \Rightarrow z inst,
                status => status inst
                );
end inst;
-- pragma translate off
configuration DW fp ln cfg inst of DW fp ln inst is
 for inst
 end for; -- inst
end DW fp ln cfg inst;
-- pragma translate on
```

HDL Usage Through Component Instantiation - Verilog

endmodule

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates	
April 2018	DWBB_201709.5	■ For STAR 9001308455, corrected width of the extra_prec port	
		■ Added this Revision History table and the document links on this page	

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com