

DW01_cmp6

6-Function Comparator

Version, STAR, and myDesignWare Subscriptions: IP Directory

Features and Benefits

Revision History

- Parameterized word length
- Unsigned and signed (two's-complement) data comparison

Description

DW01_cmp6 is a two-input comparator. DW01_cmp6 compares two signed or unsigned numbers (A and B) and produces the following six output conditions:

- 1. Less-than (LT),
- 2. Greater-than (GT),
- 3. Equal (EQ),
- 4. Less-than-or-equal (LE),
- 5. Greater-than-or-equal (GE), and
- 6. Not equal (NE).

The input signal TC determines whether the two input numbers are compared as unsigned (TC = 0) or signed (TC = 1).

Table 1-1 Pin Description

Pin Name	Width	Direction	Function	
Α	width bits	Input	Input data	
В	width bits	Input	Input data	
TC	1 bit	Input	Two's complement control 0 = Unsigned 1 = Signed	
LT	1 bit	Output	Less-than output condition	
GT	1 bit	Output	Greater-than output condition	
EQ	1 bit	Output	Equal output condition	
LE	1 bit	Output	Less-than-or-equal output condition	
GE	1 bit	Output	Greater-than-or-equal output condition	
NE	1 bit	Output	Not equal output condition	




Table 1-2 Parameter Description

Parameter	Values	Description
width	≥ 1	Word length of A and B

Table 1-3 Synthesis Implementations^a

Implementation Name	Function	License Feature Required
rpl	Ripple-carry synthesis model	None
pparch	Delay-optimized flexible parallel-prefix	DesignWare
apparch	Area-optimized flexible architecture that can be optimized for area, for speed, or for area, speed	DesignWare

a. During synthesis, Design Compiler selects the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table.

Table 1-4 Simulation Models

Model	Function
DW01.DW01_CMP6_CFG_SIM	Design unit name for VHDL simulation
dw/dw01/src/DW01_cmp6_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW01_cmp6.v	Verilog simulation model source code

Table 1-5 Functional Description

Condition	GT	LT	EQ	LE	GE	NE
A > B	1	0	0	0	1	1
A < B	0	1	0	1	0	1
A = B	0	0	1	1	1	0

Related Topics

- Math Arithmetic Overview
- DesignWare Building Block IP User Guide

SolvNetPlus

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW01 cmp6 inst is
  generic ( inst width : NATURAL := 8 );
  port ( inst A : in std logic vector(inst width-1 downto 0);
         inst B : in std logic vector(inst width-1 downto 0);
         inst_TC : in std logic;
         LT inst : out std logic;
         GT inst : out std logic;
         EQ inst : out std logic;
         LE inst : out std logic;
         GE inst : out std logic;
         NE inst : out std logic );
end DW01 cmp6 inst;
architecture inst of DW01 cmp6 inst is
begin
  -- Instance of DW01 cmp6
  U1 : DW01 cmp6
    generic map ( width => inst width )
    port map ( A => inst_A, B => inst_B, TC => inst_TC, LT => LT_inst,
               GT => GT inst, EQ => EQ inst, LE => LE inst,
               GE => GE inst, NE => NE inst );
end inst;
-- pragma translate off
configuration DW01 cmp6 inst cfg inst of DW01 cmp6 inst is
  for inst
  end for; -- inst
end DW01 cmp6 inst cfg inst;
-- pragma translate on
```

HDL Usage Through Component Instantiation - Verilog

```
module DW01_cmp6_inst( inst_A, inst_B, inst_TC, LT_inst, GT_inst,
                       EQ inst, LE inst, GE inst, NE inst );
 parameter width = 8;
  input [width-1:0] inst A;
  input [width-1 : 0] inst B;
  input inst_TC;
 output LT inst;
 output GT inst;
 output EQ_inst;
 output LE inst;
 output GE inst;
 output NE_inst;
 // Instance of DW01 cmp6
 DW01 cmp6 #(width)
   U1 ( .A(inst A), .B(inst B), .TC(inst TC), .LT(LT inst), .GT(GT inst),
         .EQ(EQ inst), .LE(LE inst), .GE(GE inst), .NE(NE inst));
```

endmodule

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates	
March 2019	DWBB_201903.0	■ Removed Table 1-4, "Obsolete Synthesis Implementations"	
January 2019	DWBB_201806.5	■ Updated example in "HDL Usage Through Component Instantiation - VHDL" on page 3	
		■ Added this Revision History table and the document links on this page	

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com