

# DW\_stream\_sync

## Data Stream Synchronizer

Version, STAR, and myDesignWare Subscriptions: IP Directory

#### **Features and Benefits**

#### Interface between dual asynchronous clock domains

- Coordinated clearing between clock domains
- Parameterized data bus width
- Parameterized number of synchronizing stages
- Parameterized test feature
- All data-related outputs registered
- Ability to model missampling of data on source clock domain

#### init s n rst s n data\_s clr\_sync\_s send\_s clr\_in\_prog\_s clr s clr cmplt s clk s clr\_sync\_d clr\_d clr\_in\_prog\_d clr cmplt d prefill\_d prefilling d > clk d data d test data\_avail\_d init d n rst d n

**Revision History** 

## **Description**

The DW\_stream\_sync passes a data stream from the source domain to the destination domain with a minimum amount of latency. As long as the aggregate data rate from the source domain does not exceed the destination flow rate, a wide variety of disparate clock rates can be used. Using the parameter <code>prefill\_lvl</code>, the data stream FIFO can be prefilled to a predetermined level for use as an elasticity buffer. A single <code>clk\_d</code> cycle pulse of the <code>prefill\_d</code> input directs the first-in-first-out (FIFO) to be prefilled during which time a destination domain output called <code>prefilling\_d</code> is asserted when the number of valid entries in the FIFO is below the threshold set by <code>prefill\_lvl</code>. Full feedback hand-shake is not used, so there is no busy or done status on in the source domain.

A unique built-in verification feature enables you to turn on a random sampling error mechanism that models skew between bits of the incoming data bus from the source domain (for more information, see "Simulation Methodology" on page 8). This facility provides an opportunity for determining system robustness during the early development phases without having to develop special test stimulus.



As of DesignWare versions F-2011.09-SP1 and later, the underlying component DW\_reset\_sync was enhanced to improve the clearing sequence. As a result, Figure 1-3, Figure 1-4 and Figure 1-5 of this datasheet have been updated to reflect the change of behavior of the clearing sequence. This enhancement of DW\_reset\_sync does not impact the basic function of DW\_stream\_sync with respect to the streaming of data before, during, and after the clearing sequence. For more details about the changes to DW\_reset\_sync refer to the DW\_reset\_sync datasheet.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
clk_s	1	Input	Source Domain clock source
rst_s_n	1	Input	Source Domain asynchronous reset (active low)
init_s_n	1	Input	Source Domain synchronous reset (active low)
clr_s	1	Input	Source Domain clear
send_s	1	Input	Source initiate valid data vector control
data_s	width	Input	Source Domain data vector
clr_sync_s	1	Output	Source Domain clear for sequential logic
clr_in_prog_s	1	Output	Source Domain clear sequence in progress
clr_cmplt_s	1	Output	Source Domain that clear sequence complete (single clk_s cycle pulse)
clk_d	1	Input	Destination Domain clock source
rst_d_n	1	Input	Destination Domain asynchronous reset (active low)
init_d_n	1	Input	Destination Domain synchronous reset (active low)
clr_d	1	Input	Destination Domain clear
prefill_d	1	Input	Destination Domain prefill control
clr_in_prog_d	1	Output	Destination Domain clear sequence in progress
clr_sync_d	1	Output	Destination Domain clear for sequential logic
clr_cmplt_d	1	Output	Destination Domain that clear sequence complete (single clk_d cycle pulse)
data_avail_d	1	Output	Destination Domain data update
data_d	width	Output	Destination Domain data vector
prefilling_d	1	Output	Destination Domain prefilling FIFO in progress
test	1	Input	Scan test mode select

**Table 1-2** Parameter Description

Parameter	Values	Description
width	1 to 1024 Default: 8	Vector width of input data_s and output data_d
depth	1 to 256	Depth of FIFO
prefill_lvl	0 to depth-1 Default: 0	The number of valid entries in the FIFO before transferring packets to destination (enabled when prefill_d asserted)

Table 1-2 Parameter Description (Continued)

Parameter	Values	Description
f_sync_type	0 to 4 Default: 2	Forward Synchronization Type Defines type and number of synchronizing stages:  0: Single clock design, no synchronizing stages implemented  1: 2-stage synchronization with first stage negative-edge capturing and second stage positive-edge capturing  2: 2-stage synchronization with both stages positive-edge capturing  3: 3-stage synchronization with all stages positive-edge capturing  4: 4-stage synchronization with all stages positive-edge capturing
reg_stat	0 or 1 Default: 1	Registering Internal Status (affects prefilling_d)  1: Register internally calculated status (prefilling_d appears one cycle sooner than if reg_stat = 1)  1: Register internally calculated status
tst_mode	0 to 2 Default: 0	Test Mode  0: No latch is inserted for scan testing  1: Insert negative-edge capturing register on data_s input vector when test input is asserted  2: Insert hold latch using active low latch
verif_en	0 to 4 Default: 2	<ul> <li>Verification Enable Control</li> <li>0: No sampling errors inserted</li> <li>1: Sampling errors randomly inserted with 0 or up to 1 destination clock cycle delays</li> <li>2: Sampling errors randomly inserted with 0, 0.5, 1, or 1.5 destination clock cycle delays</li> <li>3: Sampling errors randomly inserted with 0, 1, 2, or 3 destination clock cycle delays</li> <li>4: Sampling errors randomly inserted with 0 or up to 0.5 destination clock cycle delays</li> <li>For more information, see "Simulation Methodology" on page 8.</li> </ul>
r_sync_type	0 to 4 Default: 2	<ul> <li>Reverse Synchronization Type (Destination to Source Domains)</li> <li>0: No synchronization, single clock system</li> <li>1: 2-stage synchronization w/ 1st stage negative-edge and 2nd stage positive-edge capturing</li> <li>2: 2-stage synchronization w/ both stages positive-edge capturing</li> <li>3: 3-stage synchronization w/ all stages positive-edge capturing</li> <li>4: 4-stage synchronization w/ all stages positive-edge capturing</li> </ul>
clk_d_faster	0 to 15 Default: 1	Obsolete parameter; the value setting is ignored This parameter is kept in place only for backward compatibility.

### Table 1-2 Parameter Description (Continued)

Parameter	Values	Description
reg_in_prog	0 or 1 Default: 1	Register the clr_in_prog_s and clr_in_prog_d Outputs  0: Unregistered  1: Registered

#### Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl	Synthesis model	DesignWare

#### Table 1-4 Simulation Models


Model	Function
DW03.DW_STREAM_SYNC_CFG_SIM	Design unit name for VHDL simulation
DW03.DW_STREAM_SYNC_CFG_SIM_MS	Design unit name for VHDL simulation with mis-sampling enabled
dw/dw03/src/DW_stream_sync_sim.vhd	VHDL simulation model source code (modeling RTL)—with or without missampling For usage, see "Simulation Methodology" below.
dw/sim_ver/DW_stream_sync.v	Verilog simulation model source code

SolvNetPlus

DesignWare.com

## **Block Diagram**

Figure 1-1 DW\_stream\_sync Basic Block Diagram



#### **Reset Considerations**

#### System Resets (synchronous and asynchronous)

The instantiated DW\_reset\_sync converts the clearing inputs (clr\_s and clr\_d) to 'toggle' events (from the source and destination domains, respectively). These 'toggle' events do not rely on state value but rather on state change from the originating domain. As a result, an assertion of rst\_s\_n or init\_s\_n could cause an erroneous 'toggle' event to occur that translates over into the destination domain in a 'false' assertion of clr\_sync\_d. Similarly, an assertion of rst\_d\_n or init\_d\_n, could result in a 'false' assertion of clr\_sync\_s. This inherently could cause inconsistencies when the activation of these resets is not coordinated between the two domains at the system level. Therefore, as a requirement to insure clean set and release of the reset state, both source and destination domains must be, at some point, in the active reset state simultaneously when performing system resets. That is, when asserting rst\_s\_n and/or init\_s\_n, then rst\_d\_n and/or init\_d\_n must also be asserted at the same time and vice versa. As a general requirement the length of the system reset signal(s) assertion should be a minimum of 4 clock cycles of the slowest clock between the two domains. System reset signals for both clock domains, when asserted, should overlap for a minimum of  $f_sync_type + 1$  or  $r_sync_type + 1$  cycles (which ever is larger) of the slowest clock of the two domains.

Besides satisfying simultaneous assertion of each domains system reset signals for a minimum number of cycles, the timing of the assertion between these signals needs some consideration. To prevent erroneous clr\_sync\_s and clr\_sync\_d pulses from occurring when system resets are asserted, it is recommended that:

- 1. If the source domain reset is asserted first, then the destination domain should assert its reset within  $f_sync_type + 1 \text{ clk_d}$  cycles from the time the assertion of the source domain reset occurred OR
- 2. If the destination domain reset is asserted first, then the source domain should assert its within  $r\_sync\_type + 1 \ clk \ s$  cycles from the time the assertion of the destination domain reset occurred.
- 3. If both domains can tolerate a false clr\_sync\_s or clr\_sync\_d (whichever the case) during system reset conditions, then this recommendation can be ignored as long as both clock domains eventually have overlapping active reset conditions.

There are no restrictions on when to release the reset condition on either side. However, to be completely safe, it is recommended, though not required, to release the source clock domain's reset last.

Additionally, the clearing signals (clr\_s and clr\_d) should not be asserted sooner than one clock cycle after their respective domain's system reset de-assertion. In fact, if possible, the first assertion of clr\_s or clr\_d shouldn't occur until one clock cycle within its domain from the last de-assertion of system reset between both domains.

## Local Clearing (synchronous clearing)

The DW\_stream\_sync contains a DW\_reset\_sync module that provides clearing signals for each domain, called 'clr\_s' and 'clr\_d'. A minimum of a single clock cycle pulse on either one of these clearing signals initiates a synchronized clearing sequence to each domain for resetting of sequential elements of the system. This clearing sequence is orchestrated to ensure that the destination domain interface is completely cleared and ready before the source domain is permitted to initiating new activity.

In general, independent of which domain initiates the clearing sequence, the destination domain always goes into the active clearing state before the source domain does as indicated by clr in proq d and

clr\_in\_prog\_s going to '1', respectively. Similarly, the destination domain exits the active clearing state before the source domain does as indicated by clr\_in\_prog\_d and clr\_in\_prog\_s going to '0', respectively.

Figure 1-3 on page 11 through Figure 1-5 on page 13 show various timing for clr\_s and clr\_d.

It is imperative for system integrity to cease source domain activity after asserting <code>clr\_s</code> (and while waiting for a subsequent <code>clr\_cmplt\_s</code> pulse) and/or when observing an active <code>clr\_in\_prog\_s</code>. From the destination domain, accepting activity after <code>clr\_d</code> is asserted and/or observing an active <code>clr\_in\_prog\_d</code> would result in corrupting system integrity. Ultimately, it is important to halt source domain and destination domain activity during the clearing sequence and only start source domain activity after the <code>clr\_cmplt\_s</code> pulse is observed.

There is no restriction on how often or how long  $clr_s$  and  $clr_d$  can be asserted. The clearing operation is maintained if in progress and subsequent  $clr_s$  and/or  $clr_d$  initiations are made. Once the final assertion of  $clr_s$  and/or  $clr_d$  is made, the sustained clearing sequence eventually comes to completion and all 'in progress' flags de-assert.

#### **Test**

The synthesis parameter,  $tst\_mode$ , controls the insertion of lock-up latches at the points where signals cross between the clock domains, clk\_s and clk\_d. Lock-up latches are used to ensure proper cross-domain operation during the capture phase of scan testing in devices with multiple clocks. When  $tst\_mode = 1$ , lock-up latches will be inserted during synthesis and will be controlled by the input, test.

With  $tst_{mode} = 1$ , the input, test, controls the bypass of the latches for normal operation where test=0 bypasses latches and test = 1 includes latches. In order to assist DFT compiler in the use of the lock-up latches, use the set test hold 1 tst mode command before using the insert scan command.

When *tst\_mode* = 0 (which is its default value when not set in the design) no lock-up latches are inserted and the test input is not connected.

Note: The insertion of lock-up latches requires the availability of an active low enable latch cell. If the target library does not have such a latch or if latches are not allowed (using dont\_use commands for instance), synthesis of this module with *tst\_mode* = 1 will fail.

## Simulation Methodology

Because this component contains synchronizing devices, there are two methods available for simulation. One method is to use the simulation models that emulate the RTL model. Or, you can enable modeling of random skew between bits of signals traversing to and from each domain (called missampling).

To use the simulation models that emulate the RTL model, no special configuration is required.

To use missampling requires the following considerations:

■ To enable missampling in Verilog simulations, define the macro DW\_MODEL\_MISSAMPLES:

```
`define DW MODEL MISSAMPLES
```

- If `DW\_MODEL\_MISSAMPLES is defined, the *verif\_en* parameter comes into play to configure the simulation model as described by Table 1-2 on page 2. If `DW\_MODEL\_MISSAMPLES is not defined, the Verilog simulation model behaves as if *verif\_en* is set to 0.
- To enable missampling in VHDL simulations, a simulation architecture named sim\_ms is provided. The parameter *verif\_en* only has meaning when using sim\_ms. That is, when the sim simulation architecture is used instead, the model behaves as though *verif\_en* is set to 0. For examples of how each architecture is used, see "HDL Usage Through Component Instantiation VHDL" on page 14.

## **Suppressing Warning Messages During Verilog Simulation**

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW\_SUPPRESS\_WARN macro in either of the following ways:

Specify the Verilog preprocessing macro in Verilog code:

```
`define DW SUPPRESS WARN
```

Or, include a command line option to the simulator, such as:

```
+define+DW SUPPRESS WARN (which is used for the Synopsys VCS simulator)
```

The warning messages for this model include the following:

■ If values other than 1 or 0 are present on a clock port, the following message is displayed:

```
WARNING: <instance_path>.<clock_name>_monitor:
    at time = <timestamp>, Detected unknown value, x, on <clock_name> input.
```

To suppress only this warning message for all DWBB components, use the following macro:

- □ Define the DW\_DISABLE\_CLK\_MONITOR macro. You can define this macro in the following ways:
  - Specify the Verilog preprocessing macro in Verilog code:

```
`define DW DISABLE CLK MONITOR
```

• Or, include a command line option to the simulator, such as:

```
+define+DW_DISABLE_CLK_MONITOR (which is used for the Synopsys VCS simulator)
```

This message is also suppressed using the DW\_SUPPRESS\_WARN macro explained earlier.

## **Timing Diagrams**

Figure 1-2 on page 9 depicts the case in which the destination domain clock (clk\_d) is slightly faster than the source domain clock (clk\_s) with a contiguous data burst and the assertion of prefill\_d. To maintain a contiguous packet with no bubbles received at the destination domain, the FIFO is instructed to fill up with two valid entries (prefill\_lvl is 2) from the source domain before transferring packets. If the prefill\_d was not asserted (to allow prefilling of the FIFO) and with clk\_d faster than clk\_s, there could be cycles of clk\_d where data\_avail\_d would be de-asserted for a packet that was meant to be contiguous. In this example, depth is 6, width is 8, f\_sync\_type is 2, prefill\_lvl is 2, reg\_stat is 1, tst\_mode is 0, verif\_en is 0, r\_sync\_type is 2, and reg\_in\_prog is 1. The signal at the bottom, count\_d[2:0] represents the synchronized (to the destination domain) number of valid entries in the FIFO and is shown for reference only.

Figure 1-2 clk\_d Faster than clk\_s and Assertion of prefill\_d




Figure 1-3 on page 11 shows an example of <code>clr\_s</code> initiating a local clearing sequence of the DW\_stream\_sync. When <code>clr\_s</code> is asserted, it propagates to the destination domain where it is synchronized and produces the assertion of <code>clr\_in\_prog\_d</code> (which stays active until the clearing sequence from the destination domain's perspective completes). The event of the <code>clr\_in\_prog\_d</code> assertion is fed back to the source domain where it is synchronized and, in turn, starts the source domain clearing event in the form of <code>clr\_sync\_s</code> and <code>clr\_in\_prog\_s</code> assertions. As with the <code>clr\_in\_prog\_d</code> for the destination domain, <code>clr\_in\_prog\_s</code> stays asserted until the completion of the clearing sequence in the source domain.

The event of the clr\_sync\_s assertion then gets routed back to the destination domain to initiate the synchronized completion of the clearing sequence on that end. This is indicated by the clr\_sync\_d pulse and de-assertion of clr\_in\_prog\_d followed by the clr\_cmplt\_d. At this point, the destination domain is in its initialized state and ready to receive data streams from the source domain.

To finish up the clearing sequence between the two domains, the <code>clr\_sync\_d</code> pulse is sent back to the source domain where it is synchronized and de-asserts <code>clr\_in\_prog\_s</code> which is followed by the <code>clr\_cmplt\_s</code> pulse. Once the <code>clr\_cmplt\_s</code> gets asserted, it is the indication to the source domain that the destination domain is cleared and ready for the new data streams.

Internally, the clr\_in\_prog\_s and clr\_in\_prog\_d are used to reset their respective domain's sequential elements; this is evident as seen for dated as it goes to '0x00' on the next rising-edge of clk\_d after the assertion of clr\_in\_prog\_d.

For this waveform example *f\_sync\_type* is 2, *r\_sync\_type* is 2, and *reg\_in\_prog* is 1 (relevant parameters with regard to the clearing sequence).

SolvNetPlus

Figure 1-3 Example of clr\_s Initiated Clearing Sequence




Figure 1-4 on page 12 shows an example of clr dinitiating a clearing sequence. The clr dinitiated pulse places the destination domain in the clearing state as indicated by the assertion of clr in proq d. At the same time, clr d gets sent to the source domain where it is synchronized and triggers the clr sync s and clr in prog s signals. At this point, the source domain needs to realize, based on clr sync s or clr in prog s assertions that the destination domain is in the clearing state and is not receiving any more data.

Once the clr sync s assertion occurs it is re-synchronized back in the destination domain to generate the clr sync doutput as well as the de-assertion of the clr in prog doutput followed by the active pulse of clr cmplt d. At this point, the destination domain is in its initialized state and ready to receive data streams from the source domain.

The assertion of clr sync d is sent back to the source domain which triggers the de-assertion of clr in prog s followed by the clr cmplt s pulse activation. Once the clr cmplt s gets asserted, it is the indication to the source domain that the destination domain is cleared and ready for the new data streams.

Internally, the clr\_in\_prog\_s and clr\_in\_prog\_d are used to reset their respective domain sequential elements; this is most evident as seen when data\_d goes to '0x00' and data\_avail\_d goes to '0' on the next rising-edge of clk\_d after the assertion of clr\_in\_prog\_d even though there is a valid data packet of '0x40' on the heals of '0x50' as sent from the source domain.

Parameter settings: width = 8, depth = 6,  $prefill\_lvl = 2$ ,  $f\_sync\_type = 2$ ,  $reg\_stat = 1$ ,  $tst\_mode = 1$ ,  $verif\_en = 0$ ,  $r\_sync\_type = 2$ , and  $reg\_in\_prog = 1$ .

Figure 1-4 Example of clr d Initiated Clearing Sequence





Figure 1-5 shows an initiation of a clr\_s where its duration is much longer than one clk\_s cycle. From this, the behavior of the clr\_in\_prog\_s and clr\_in\_prog\_d flags are sustained longer than those seen in Figure 1-3 on page 11 in which clr s was only asserted a single clk s cycle.

Figure 1-5 Example of sustained clr\_s initiated clearing sequence.



## **Related Topics**

- Memory Registers Overview
- DesignWare Building Block IP User Guide

## **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DW Foundation comp.all;
entity DW stream sync inst is
      generic (
        inst width : INTEGER := 8;
        inst depth : INTEGER := 4;
        inst prefill lvl : INTEGER := 0;
        inst f sync type : INTEGER := 2;
        inst_reg_stat : INTEGER := 1;
        inst tst mode : INTEGER := 0;
        inst verif en : INTEGER := 2;
            inst r sync type : NATURAL
                                         := 2;
            inst clk d faster : NATURAL range 0 to 15
                                                          := 1;
            inst reg in prog : NATURAL range 0 to 1
        );
      port (
        inst clk s : in std logic;
        inst rst s n : in std logic;
        inst init s n : in std logic;
        inst clr s : in std logic;
        inst send s : in std logic;
        inst data s : in std logic vector(inst width-1 downto 0);
        clr sync s inst : out std logic;
        clr in prog s inst : out std logic;
        clr cmplt s inst : out std logic;
        inst clk d : in std_logic;
        inst rst d n : in std logic;
        inst init d n : in std logic;
        inst clr d : in std logic;
        inst prefill d : in std logic;
            clr in prog d inst : out std logic;
        clr sync d inst : out std logic;
            clr cmplt d inst
                               : out std logic;
        data avail d inst : out std logic;
        data d inst : out std logic vector(inst width-1 downto 0);
        prefilling d inst : out std logic;
        inst test: in std logic
        );
    end DW stream sync inst;
architecture inst of DW stream sync inst is
begin
```

```
-- Instance of DW stream sync
   U1 : DW stream sync
    generic map ( width => inst width, depth => inst depth, prefill lvl =>
inst prefill lvl,
                f sync type => inst f sync type, reg stat => inst reg stat,
                tst mode => inst tst mode, verif en => inst verif en,
          r sync type => inst r sync type, clk d faster => inst clk d faster,
                      reg in prog => inst reg in prog )
port map ( clk s => inst clk s, rst s n => inst rst s n, init s n =>
                      inst init s n,
    clr s => inst clr s, send s => inst send s, data s => inst data s,
     clr sync s => clr sync s inst, clr in prog s => clr in prog s inst,
    clr cmplt s => clr cmplt s inst,
    clk d => inst clk d, rst d n => inst rst d n, init d n => inst init d n,
    clr d => inst clr d, prefill d => inst prefill d,
    clr in prog d => clr in prog d inst, clr sync d => clr sync d inst,
    clr cmplt d => clr cmplt d inst, data avail d => data avail d inst,
    data d => data d inst, prefilling d => prefilling d inst, test =>
                           inst test );
end inst;
-- Configuration for use with a VHDL simulator
-- pragma translate off
library DW03;
configuration DW stream sync inst cfg inst of DW stream sync inst is
  for inst
    -- NOTE: If desiring to model missampling, uncomment the following
    -- line. Doing so, however, will cause inconsequential errors
    -- when analyzing or reading this configuration before synthesis.
    -- for U1 : DW stream sync use configuration DW03.DW stream sync cfg sim ms;
                                                                                   end
for;
 end for; -- inst
end DW stream sync inst cfg inst;
-- pragma translate on
```

## **HDL Usage Through Component Instantiation - Verilog**

```
module DW stream sync inst(inst clk s, inst rst s n, inst init s n,
    inst clr s, inst send s, inst data s,
    clr sync s inst, clr in prog s inst, clr cmplt s inst,
    inst clk d, inst rst d n, inst init d n, inst clr d, inst prefill d,
    clr in prog d inst, clr sync d inst, clr cmplt d inst,
    data avail d inst, data d inst, prefilling d inst, inst test );
parameter width
                       = 8; // RANGE 1 to 1024
                       = 4; // RANGE 2 to 256
parameter depth
parameter prefill lvl = 0; // RANGE 0 to 255
parameter f_sync_type = 2; // RANGE 0 to 3
                       = 1; // RANGE 0 to 1
parameter req stat
                       = 0; // RANGE 0 to 1
parameter tst mode
                       = 2; // RANGE 0 to 2
parameter verif en
parameter r sync type = 2; // RANGE 0 to 3
parameter clk d faster = 1; // RANGE 0 to 15
parameter reg in prog = 1; // RANGE 0 to 1
input inst clk s;
input inst rst s n;
input inst init s n;
input inst clr s;
input inst send s;
input [width-1 : 0] inst data s;
output clr sync s inst;
output clr in prog s inst;
output clr cmplt s inst;
input inst clk d;
input inst rst d n;
input inst init d n;
input inst clr d;
input inst prefill d;
output clr in prog d inst;
output clr sync d inst;
output clr_cmplt_d inst;
output data avail d inst;
output [width-1:0] data d inst;
output prefilling d inst;
input inst test;
// Instance of DW stream sync
```

```
DW stream sync #(width, depth, prefill_lvl, f_sync_type, reg_stat, tst_mode, verif_en,
r sync type, clk d faster, reg in prog) U1 (
            .clk s(inst clk s),
            .rst s n(inst rst s n),
            .init s n(inst init s n),
            .clr s(inst clr s),
            .send s(inst send s),
            .data s(inst data s),
            .clr sync s(clr sync s inst),
            .clr in prog s(clr in prog s inst),
            .clr_cmplt_s(clr_cmplt_s_inst),
            .clk d(inst clk d),
            .rst d n(inst rst d n),
            .init d n(inst init d n),
            .clr d(inst clr d),
            .prefill d(inst prefill d),
            .clr in prog d(clr in prog d inst),
            .clr sync d(clr sync d inst),
            .clr cmplt d(clr cmplt d inst),
            .data avail d(data avail d inst),
            .data d(data d inst),
            .prefilling d(prefilling d inst),
            .test(inst_test)
            );
```

endmodule

## **Revision History**

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
July 2020	DWBB_201912.5	<ul> <li>Adjusted the material in "Simulation Methodology" on page 8</li> <li>Adjusted content and title of "Suppressing Warning Messages During Verilog Simulation" on page 8 and added the DW_SUPPRESS_WARN macro</li> </ul>
October 2019	DWBB_201903.5	<ul> <li>Added the "Disabling Clock Monitor Messages" section</li> <li>Added this Revision History table and the document links on this page</li> </ul>

### **Copyright Notice and Proprietary Information**

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

#### Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

#### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com