



# DW\_sqrt\_pipe


#### Stallable Pipelined Square Root

Version, STAR, and myDesignWare Subscriptions: IP Directory

#### **Features and Benefits**

#### **Revision History**

- Re-uses the DW\_sqrt component and adds pipeline structures
- Parameterized word length
- Unsigned and signed (two's complement) data operation
- Parameterized number of pipeline stages
- Parameterized stall mode (stallable or non-stallable)
- Parameterized reset mode (no reset, asynchronous or synchronous reset)
- Automatic pipeline retiming
- Provides minPower benefits (for details, see Table 1-3 on page 2)



# **Description**

DW\_sqrt\_pipe is a universal stallable pipelined square root generator. DW\_sqrt\_pipe computes the square root of operand a with a latency of *num\_stages* – 1 clock cycles.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
clk	1 bit	Input	Input clock
rst_n	1 bit	Input	Reset, active-low (not used if parameter rst_mode = 0)
en	1 bit	Input	Register enable, active high (used only if parameter stall_mode = 1)  0 = Stall  1 = Enable register
а	width bits	Input	Radicand
root	(width + 1)/2 bits	Output	Square root

**Table 1-2** Parameter Description

Parameter	Values	Description
width	≥ 2	Word length of a
	Default: None	

Table 1-2 Parameter Description (Continued)

Parameter	Values	Description	
num_stages	≥ 2 Default: None	Number of pipeline stages	
stall_mode	0 or 1 Default: 1	Stall mode  0: Non-stallable  1: Stallable	
rst_mode	0 to 2 Default: 1	Reset mode  0: No reset  1: Asynchronous reset  2: Synchronous reset)	
tc_mode	0 or 1 Default: 0	Two's complement mode  0: Unsigned number  1: Signed number	
op_iso_mode	0 to 4 Default: 0	Operand isolation mode (controls datapath gating for minPower flow) Allows you to set the style of minPower datapath gating for this module  0: Use the DW_lp_op_iso_mode <sup>a</sup> synthesis setting  1: 'none'  2: 'and'  3: 'or'  4: Preferred gating style: 'and' For details about enabling minPower datapath gating for this component, see "Enabling minPower" on page 6.	

a. The DW\_lp\_op\_iso\_mode synthesis variable is available only in Design Compiler.

DW\_lp\_op\_iso\_mode sets a global style of datapath gating. To use the global style, set op\_iso\_mode to '0', Note that If the op\_iso\_mode parameter is set to '0' and DW\_lp\_op\_iso\_mode is either not set or set to 0', then no datapath gating is inserted for this component.

Table 1-3 Synthesis Implementations

Implementation Name	Implementation	License Feature Required
str	Pipelined str synthesis model	DesignWare
lpwr <sup>a</sup>	Low Power synthesis model	<ul><li>DesignWare (P-2019.03 and later)</li><li>DesignWare-LP (before P-2019.03)</li></ul>

a. Requires that you enable minPower; for details, see "Enabling minPower" on page 6. When minPower is enabled, the lpwr implementation is always chosen during synthesis.

Table 1-4 Simulation Models


Model	Function
DW02.DW_SQRT_PIPE_CFG_SIM	Design unit name for VHDL simulation
dw/dw02/src/DW_sqrt_pipe_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_sqrt_pipe.v	Verilog simulation model source code

#### **Functional Description**

The parameter  $tc\_mode$  determines whether the input and output data is interpreted as unsigned ( $tc\_mode = 0$ ) or signed ( $tc\_mode = 1$ ) numbers.

Automatic pipeline retiming ensures optimal placement of pipeline registers within the square root generator to achieve maximum throughput. The pipeline can be stalled by setting the load enable signal en = 0 (when  $stall\_mode = 1$ ). The pipeline registers can either have no reset ( $rst\_mode = 0$ ) or an asynchronous ( $rst\_mode = 1$ ) or synchronous reset ( $rst\_mode = 2$ ) connected to the reset signal rst\\_n.

Figure 1-1 Pipeline Retiming



### **Suppressing Warning Messages During Verilog Simulation**

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW\_SUPPRESS\_WARN macro in either of the following ways:

• Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_SUPPRESS_WARN
```

• Or, include a command line option to the simulator, such as:

```
+define+DW SUPPRESS WARN (which is used for the Synopsys VCS simulator)
```

The warning messages for this model include the following:

■ If values other than 1 or 0 are present on a clock port, the following message is displayed:

```
WARNING: <instance_path>.<clock_name>_monitor:
    at time = <timestamp>, Detected unknown value, x, on <clock name> input.
```

To suppress only this warning message for all DWBB components, use the following macro:

- □ Define the DW\_DISABLE\_CLK\_MONITOR macro. You can define this macro in the following ways:
  - Specify the Verilog preprocessing macro in Verilog code:

```
`define DW DISABLE CLK MONITOR
```

Or, include a command line option to the simulator, such as:

```
+define+DW DISABLE CLK MONITOR (which is used for the Synopsys VCS simulator)
```

This message is also suppressed using the DW\_SUPPRESS\_WARN macro explained earlier.

# **Timing Waveform**

Figure 1-2 Waveform 1





Figure 1-3 Waveform 2



<sup>&</sup>lt;sup>1</sup>If parameter stall\_mode=0, then pin en has no effect.

Figure 1-4 Waveform 3





Figure 1-5 Waveform 4



### **Enabling minPower**

You can instantiate this component without enabling minPower, but to achieve datapath gating power savings, you must enable minPower optimization, as follows:

- Design Compiler
  - □ Version P-2019.03 and later:

```
set power enable minpower true
```

□ Before version P-2019.03 (requires the DesignWare-LP license feature):

```
set synthetic_library {dw_foundation.sldb dw_minpower.sldb}
set link library {* $target library $synthetic library}
```

Fusion Compiler

Optimization for minPower is enabled as part of the total\_power metric setting. To enable the total\_power metric, use the following:

```
set_qor_strategy -stage synthesis -metric total_power
```

# **Related Topics**

- Math Arithmetic Overview
- DesignWare Building Block IP User Guide

#### **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DW Foundation comp arith.all;
entity DW sqrt pipe inst is
  generic (inst width
                      : POSITIVE := 2; inst tc mode : NATURAL := 0;
           inst num stages : POSITIVE := 2; inst stall mode : NATURAL := 1;
           inst_rst_mode : NATURAL := 1; inst_op_iso mode : NATURAL := 0 );
 port (inst clk : in std logic;
        inst_rst_n : in std logic;
        inst en : in std logic;
                 : in std logic vector(inst width-1 downto 0);
        root inst : out std logic vector((inst width+1)/2-1 downto 0) );
end DW sqrt pipe inst;
architecture inst of DW sqrt pipe inst is
 -- Instance of DW sqrt pipe
 U1 : DW sqrt pipe
   generic map (width => inst width, tc mode => inst tc mode,
                num stages => inst num stages, stall mode => inst stall mode,
                rst mode => inst rst mode, op iso mode => inst op iso mode )
   port map (clk => inst clk, rst n => inst rst n, en => inst en,
             a => inst_a, root => root inst );
end inst;
-- Configuration for use with VSS simulator
-- pragma translate off
configuration DW sqrt pipe inst cfg inst of DW sqrt pipe inst is
  for inst
  end for; -- inst
end DW sqrt pipe inst cfg inst;
-- pragma translate on
```

### **HDL Usage Through Component Instantiation - Verilog**

```
module DW sqrt pipe inst(inst clk, inst rst n, inst en, inst a, root inst);
  parameter inst width = 2;
 parameter inst tc mode = 0;
 parameter inst num stages = 2;
 parameter inst stall mode = 1;
  parameter inst rst mode = 1;
 parameter inst op iso mode = 0;
  input inst clk;
  input inst rst n;
  input inst_en;
  input [inst width-1 : 0] inst a;
  output [(inst width+1)/2-1 : 0] root inst;
  // Instance of DW sqrt pipe
 DW sqrt pipe #(inst_width, inst_tc_mode, inst_num_stages,
                 inst stall mode, inst rst mode, inst op iso mode)
   U1 (.clk(inst clk),
                          .rst n(inst rst n),
        .en(inst en), .a(inst a), .root(root inst) );
endmodule
```

# **Revision History**

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates	
July 2020	DWBB_201912.5	<ul> <li>Adjusted content and title of "Suppressing Warning Messages During Verilog Simulation" on page 4 and added the DW_SUPPRESS_WARN macro</li> </ul>	
October 2019	DWBB_201903.5	■ Added the "Disabling Clock Monitor Messages" section	
March 2019	DWBB_201903.0	<ul> <li>Clarified the op_iso_mode parameter in Table 1-2 on page 1</li> <li>Clarified license requirements in Table 1-3 on page 2</li> <li>Added "Enabling minPower" on page 6</li> <li>Added this Revision History table and the document links on this page</li> </ul>	

#### **Copyright Notice and Proprietary Information**

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

#### Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

#### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com