

DW_fp_mac


Floating-Point Multiply-and-Add

Version, STAR, and myDesignWare Subscriptions: IP Directory

Features and Benefits

Revision History

- The precision format is parameterizable for either IEEE single, double precision, or a user-defined custom format
- Hardware for denormal numbers of IEEE 754 standard is selectively provided
- Accuracy conforms to IEEE 754 Floating-point standard



Description

DW_fp_mac is a floating-point component that performs the multiply and add operation. It sums up a floating-point product of input a and b to input c (ab + c) to produce a floating-point multiply and add result, z.

The output of this component has accuracy consistent with the IEEE Standard 754, where the computation happens as it was done using infinite precision, and rounding is executed as a last step to obtain the final result. As a consequence, the accuracy of DW_fp_mac is much better than the accuracy of an implementation using DW_fp_mult and DW_fp_add.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
а	exp_width + sig_width + 1 bits	Input	Multiplier
b	exp_width + sig_width + 1 bits	Input	Multiplicand
С	exp_width + sig_width + 1 bits	Input	Addend
rnd	3 bits	Input	Rounding mode; supports all rounding modes described in the <i>Datapath Floating-Point Overview</i>
z	exp_width + sig_width + 1 bits	Output	MAC result (a x b + c)
status	8 bits	Output	Status flags for the result z For details, see STATUS Flags in the Datapath Floating-Point Overview.

Table 1-2 Parameter Description

Parameter	Values	Description
sig_width	2 to 253 bits Default: 23	Word length of fraction field of floating-point numbers $\mathtt{a},\mathtt{b},\mathtt{c},\mathtt{and}\ \mathtt{z}$
exp_width	3 to 31 bits Default: 8	Word length of biased exponent of floating-point numbers a,b,c and z
ieee_compliance	0 or 1 Default: 0	 Level of support for IEEE 754: ■ 0: No support for IEEE 754 NaNs and denormals; NaNs are considered infinities and denormals are considered zeros ■ 1: Fully compliant with the IEEE 754 standard, including support for NaNs and denormals For more, see IEEE 754 Compatibility in the Datapath Floating-Point Overview.

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl	Area-optimized synthesis model	DesignWare
str	Delay-optimized synthesis model	DesignWare

Table 1-4 Simulation Models

Model	Function
DW02.DW_FP_MAC_CFG_SIM	Design unit name for VHDL simulation
dw/dw02/src/DW_fp_mac_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_fp_mac.v	Verilog simulation model source code

Suppressing Warning Messages During Verilog Simulation

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW_SUPPRESS_WARN macro in either of the following ways:

• Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_SUPPRESS_WARN
```

• Or, include a command line option to the simulator, such as:

```
+define+DW SUPPRESS WARN (which is used for the Synopsys VCS simulator)
```

The warning messages for this model include the following:

■ If an invalid rounding mode has been detected on rnd, the following message is displayed:

```
WARNING: <instance_path>:
    at time = <timestamp>: Illegal rounding mode.
```

To suppress this message, use the DW_SUPPRESS_WARN macro explained earlier.

Related Topics

- Datapath Floating-Point Overview
- DesignWare Building Block IP User Guide

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW Foundation comp arith.all;
entity DW fp mac inst is
     generic (
      inst sig width : POSITIVE := 23;
      inst exp width : POSITIVE := 8;
      inst ieee compliance : INTEGER := 0
      );
     port (
      inst a : in std logic vector(inst sig width+inst exp width downto 0);
      inst_b : in std_logic_vector(inst_sig_width+inst_exp_width downto 0);
      inst c : in std logic vector(inst sig width+inst exp width downto 0);
      inst rnd : in std logic vector(2 downto 0);
      z inst : out std logic vector(inst sig width+inst exp width downto 0);
      status inst : out std logic vector(7 downto 0)
      );
    end DW fp mac inst;
architecture inst of DW_fp_mac_inst is
begin
    -- Instance of DW fp mac
    U1 : DW fp mac
    generic map (
          sig width => inst sig width,
          exp_width => inst exp width,
          ieee compliance => inst ieee compliance
    port map (
          a => inst a,
          b => inst b,
          c => inst c,
          rnd => inst rnd,
          z \Rightarrow z inst,
          status => status inst
          );
end inst;
-- pragma translate off
configuration DW fp mac inst cfg inst of DW fp mac inst is
for inst
end for; -- inst
end DW fp mac inst cfg inst;
```

```
-- pragma translate_on
```

HDL Usage Through Component Instantiation - Verilog

```
module DW_fp_mac_inst( inst_a, inst_b, inst_c, inst_rnd, z_inst, status_inst );
parameter inst sig width = 23;
parameter inst exp width = 8;
parameter inst ieee compliance = 0;
input [inst sig width+inst exp width : 0] inst a;
input [inst sig width+inst exp width : 0] inst b;
input [inst sig width+inst exp width : 0] inst c;
input [2 : 0] inst rnd;
output [inst sig width+inst exp width : 0] z inst;
output [7 : 0] status_inst;
    // Instance of DW fp mac
    DW fp mac #(inst sig width, inst exp width, inst ieee compliance) U1 (
                 .a(inst a),
                .b(inst b),
                .c(inst c),
                .rnd(inst rnd),
                .z(z inst),
                .status(status inst));
```

endmodule

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
July 2020	DWBB_201912.5	 Adjusted the description of the ieee_compliance parameter in Table 1-2 on page 2
		 Added "Suppressing Warning Messages During Verilog Simulation" on page 3
		 Added this Revision History table and the document links on this page

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com