DW_ram_rw_s_dff

Synchronous Single-Port, Read/Write RAM (Flip-Flop-Based)

Version, STAR, and myDesignWare Subscriptions: IP Directory

Features and Benefits

Revision History

- Parameterized word depth
- Parameterized data width
- Synchronous static memory
- Parameterized reset mode (asynchronous or synchronous)
- High testability using DFT Compiler



Description

DW_ram_rw_s_dff implements a parameterized, synchronous, single-port static RAM.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock
rst_n	1 bit	Input	Reset, active low
cs_n	1 bit	Input	Chip select, active low
wr_n	1 bit	Input	Write enable, active low
rw_addr	ceil($\log_2$[*depth*]) bits	Input	Address bus
data_in	*data_width* bits	Input	Input data bus
data_out	*data_width* bits	Output	Output data bus

Table 1-2 Parameter Description

Parameter	Values	Description
data_width	1 to 2048 Default: None	Width of `data_in` and `data_out` buses
depth	2 to 1024 Default: None	Number of words in the memory array (address width)
rst_mode	0 or 1 Default: 1	Determines the reset methodology: ■ 0: `rst_n` asynchronously initializes the RAM ■ 1: `rst_n` synchronously initializes the RAM

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl[a]	Synthesis model	DesignWare

a. The implementation, “rtl,” replaces the obsolete implementation, “str.” Existing designs that specify the obsolete implementation (“str”) will automatically have that implementation replaced by the new superseding implementation (“rtl”) as will be noted by an information message (SYNDB-36) generated during DC compilation.

Table 1-4 Simulation Models

Model	Function
DW06.DW_RAM_RW_S_DFF_CFG_SIM	VHDL simulation configuration
dw/dw06/src/DW_ram_rw_s_dff_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_ram_rw_s_dff.v	Verilog simulation model source code

The write operation of the RAM is fully synchronous with respect to the clock, `clk`. The read operation is asynchronous to the clock, allowing the data written into the RAM to be instantly read.

The write data enters the RAM through the `data_in` input port, and is read out through the `data_out` port. The RAM is constantly reading regardless of the state of `cs_n`.

The `rw_addr` port is used to address the *depth* words in the memory. For addresses beyond the maximum depth (example: `rw_addr` = 7 and `depth` = 6), the `data_out` bus is driven low. No warnings are given during simulations when an address beyond the scope of *depth* is used.

Chip Selection, Reading and Writing

The `cs_n` input is the chip select, active low signal that enables the RAM. When `cs_n` is low, data is constantly read from the RAM.

When `wr_n`, the active-low write enable, is low, and `cs_n` is low, data is written into the RAM on the rising edge of `clk`.

When `cs_n` is high, the RAM is disabled and the `data_out` bus is driven low.

Reset

The `rst_n` port is an active low input that initializes the RAM to zeros independent of the value of `cs_n`. If the *rst_mode* parameter is set to 0, `rst_n` asynchronously resets the RAM. If the *rst_mode* parameter is set to 1, `rst_n` synchronously resets the RAM. If the `rst_n` port is tied high, synthesis optimizes the logic, and builds a non-resetable RAM.

Application Notes

DW_ram_rw_s_dff is intended to be used as small scratch-pad memory or register file. Because DW_ram_rw_s_dff is built from the cells within the ASIC cell library, it should be kept small to obtain an efficient implementation. If a larger memory is required, you should consider using a hard macro RAM from the ASIC library in use.

Suppressing Warning Messages During Verilog Simulation

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW_SUPPRESS_WARN macro in either of the following ways:

- Specify the Verilog preprocessing macro in Verilog code:

  ```
  `define DW_SUPPRESS_WARN
  ```

- Or, include a command line option to the simulator, such as:

  `+define+DW_SUPPRESS_WARN` (which is used for the Synopsys VCS simulator)

The warning messages for this model include the following:

- If values other than 1 or 0 are present on a clock port, the following message is displayed:

```
WARNING: <instance_path>.<clock_name>_monitor:
    at time = <timestamp>, Detected unknown value, x, on <clock_name> input.
```

To suppress only this warning message for all DWBB components, use the following macro:

- Define the DW_DISABLE_CLK_MONITOR macro. You can define this macro in the following ways:
  - Specify the Verilog preprocessing macro in Verilog code:
    `` `define DW_DISABLE_CLK_MONITOR ``
  - Or, include a command line option to the simulator, such as:
    `+define+DW_DISABLE_CLK_MONITOR` (which is used for the Synopsys VCS simulator)

This message is also suppressed using the DW_SUPPRESS_WARN macro explained earlier.

Timing Waveforms

The figures in this section show timing diagrams for various conditions of DW_ram_rw_s_dff.

Figure 1-1 Instantiated RAM Timing Waveforms

Write Timing, rst_n = 1, cs_n = 0



* data_out has the value of the previous word stored in the location pointed to by the current address.

** data_out has the value of the new word (value from data_in) which is now stored at the current address.

Read Timing, address controlled, rst_n = 1, cs_n = don't care



Figure 1-2 RAM Reset Timing Waveforms

Asynchronous Reset, rst_n = 0, cs_n = 0



Synchronous Reset, rst_n = 1, cs_n = don't care



[1] Internal RAM Data is the array of memory bits; the memory is not available to users.

Related Topics

- Memory – Synchronous RAMs Listing
- DesignWare Building Block IP User Guide

HDL Usage Through Component Instantiation - VHDL

```
library IEEE,DWARE;
use IEEE.std_logic_1164.all;
use DWARE.DWpackages.all;
use DWARE.DW_foundation_comp.all;

entity DW_ram_rw_s_dff_inst is
  generic (inst_data_width : INTEGER := 8;
           inst_depth      : INTEGER := 8;
           inst_rst_mode   : INTEGER := 0  );
  port (inst_clk     : in std_logic;   inst_rst_n   : in std_logic;
        inst_cs_n    : in std_logic;   inst_wr_n    : in std_logic;
        inst_rw_addr : in std_logic_vector(bit_width(inst_depth)-1 downto 0);
        inst_data_in : in std_logic_vector(inst_data_width-1 downto 0);
        data_out_inst: out std_logic_vector(inst_data_width-1 downto 0) );
end DW_ram_rw_s_dff_inst;

architecture inst of DW_ram_rw_s_dff_inst is
begin

  -- Instance of DW_ram_rw_s_dff
  U1 : DW_ram_rw_s_dff
  generic map (data_width => inst_data_width,   depth => inst_depth,
               rst_mode => inst_rst_mode )
  port map (clk => inst_clk,   rst_n => inst_rst_n,   cs_n => inst_cs_n,
            wr_n => inst_wr_n,   rw_addr => inst_rw_addr,
            data_in => inst_data_in,   data_out => data_out_inst );
end inst;

-- pragma translate_off
configuration DW_ram_rw_s_dff_inst_cfg_inst of DW_ram_rw_s_dff_inst is
  for inst
  end for; -- inst
end DW_ram_rw_s_dff_inst_cfg_inst;
-- pragma translate_on
```

HDL Usage Through Component Instantiation - Verilog

```
module DW_ram_rw_s_dff_inst(inst_clk, inst_rst_n, inst_cs_n, inst_wr_n,
                            inst_rw_addr, inst_data_in, data_out_inst );

  parameter data_width = 8;
  parameter depth = 8;
  parameter rst_mode = 0;
  `define bit_width_depth 3 // ceil(log2(depth))

  input inst_clk;
  input inst_rst_n;
  input inst_cs_n;
  input inst_wr_n;
  input [`bit_width_depth-1 : 0] inst_rw_addr;
  input [data_width-1 : 0] inst_data_in;
  output [data_width-1 : 0] data_out_inst;

  // Instance of DW_ram_rw_s_dff
  DW_ram_rw_s_dff #(data_width, depth, rst_mode)
    U1 (.clk(inst_clk),   .rst_n(inst_rst_n),   .cs_n(inst_cs_n),
        .wr_n(inst_wr_n),   .rw_addr(inst_rw_addr),   .data_in(inst_data_in),
        .data_out(data_out_inst) );
endmodule
```

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
July 2020	DWBB_201912.5	■ Adjusted content and title of "Suppressing Warning Messages During Verilog Simulation" on page 3 and added the DW_SUPPRESS_WARN macro
October 2019	DWBB_201903.5	■ Added the "Disabling Clock Monitor Messages" section
January 2019	DWBB_201806.5	■ Updated example in "HDL Usage Through Component Instantiation - VHDL" on page 6 ■ Added this Revision History table and the document links on this page

Copyright Notice and Proprietary Information

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc.
www.synopsys.com