



# DW\_shifter

### Combined Arithmetic and Barrel Shifter

Version, STAR, and myDesignWare Subscriptions: IP Directory

### **Features and Benefits**

- Dynamically selectable arithmetic or barrel shift mode
- Parameterized input control (inverted and non-inverted logic)
- Parameterized padded logic value control (for arithmetic shift only)
- Parameterized data and shift coefficient word lengths
- Inferable using a function call (support for inv mode = 0 only)

# data\_in data\_tc sh data\_out sh\_tc sh\_mode

**Revision History** 

# **Description**

DW\_shifter is a general-purpose shifter that can be dynamically programmed to operate in arithmetic or barrel shift mode.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
data_in	data_width bits	Input	Input data
data_tc	1 bit	Input	Two's complement control on data_in  0 = Unsigned data_in  1 = Signed data_in
sh	sh_width bits	Input	Shift control
sh_tc	1 bit	Input	Two's complement control on sh  0 = Unsigned sh  1 = Signed sh
sh_mode	1 bit	Input	Arithmetic or barrel shift mode  ■ 0 = Barrel shift mode  ■ 1 = Arithmetic shift mode
data_out	data_width bits	Output	Output data

**Table 1-2** Parameter Description

Parameter	Values	Description
data_width	≥ 2	Word length of data_in and data_out
sh_width	1 to (ceil(log <sub>2</sub> [data_width]) + 1)	Word length of sh
inv_mode	0 to 3 Default: 0	Logic mode  ■ 0 = Normal input, 0 padding in output  ■ 1 = Normal input, 1 padding in output  ■ 2 = Inverted input <sup>a</sup> ,0 padding in output  ■ 3 = Inverted input, 1 padding in output

a. Inverted input refers to sh, sh\_tc, and data\_tc pins only.

Table 1-3 Synthesis Implementations<sup>a</sup>

Implementation	Function	License Feature Required
mx2	Implement using 2:1 multiplexers only	DesignWare
mx2i	Synthesis model	DesignWare
mx4	Synthesis model	DesignWare
mx8	Synthesis model	DesignWare

a. During synthesis, Design Compiler selects the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table.

Table 1-4 Simulation Models

Model	Function
DW01.DW_shifter_CFG_SIM	Design unit name for VHDL simulation
dw/dw01/src/DW_shifter_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_shifter.v	Verilog simulation model source code

The input data data\_in is shifted left or right by the number of bits specified by the control input sh.

When  $sh_{mode} = 0$ , barrel shift operation is performed — shifted data wraps around from the MSB to the LSB. An arithmetic shift is performed if  $sh_{mode} = 1$  — input data is shifted left or right by the number of bits specified by the control input sh. For more information, refer to Table 1-5 on page 3 and Table 1-6 on page 4.

When the control signal  $sh_tc = 0$ , the coefficient sh is interpreted as an unsigned positive number, and DW\_shifter performs only left shift operations.

\_\_\_\_

When sh\_tc = 1, sh is a two's complement number, with a negative coefficient performing a right shift and a positive coefficient performing a left shift.

The input data, data\_in, is interpreted as an unsigned number when data\_tc = 0. When data\_tc = 1, data\_in is interpreted as a signed number, and a sign extension is performed for right arithmetic shift operations.

The parameter inv\_mode determines the following:

- Interpretation of input data as non-inverted or inverted logic (for data\_tc, sh, and sh\_tc pins only)
- Padded logic value at the output (for arithmetic shift only)

Table 1-5 Truth Table

Parameter inv_mode	MSB of sh	sh_tc	data_tc	sh_mode	Operation
0	_a	0	-	1	Left arithmetic shift, logic 0 padding
	0	1	-	1	Left arithmetic shift, logic 0 padding
	1	1	0	1	Right arithmetic shift, logic 0 padding
	1	1	1	1	Right arithmetic shift, sign-extended padding
	-	0	-	0	Left barrel shift
	0	1	-	0	Left barrel shift
	1	1	-	0	Right barrel shift
1	-	0	-	1	Left arithmetic shift, logic 1 padding
	0	1	-	1	Left arithmetic shift, logic 1 padding
	1	1	0	1	Right arithmetic shift, logic 1 padding
	1	1	1	1	Right arithmetic shift, sign-extended padding
	-	0	-	0	Left barrel shift
	0	1	-	0	Left barrel shift
	1	1	-	0	Right barrel shift

Table 1-5 Truth Table (Continued)

Parameter inv_mode	MSB of sh	sh_tc	data_tc	sh_mode	Operation
2	-	1	-	1	Left arithmetic shift, logic 0 padding
	1	0	-	1	Left arithmetic shift, logic 0 padding
	0	0	1	1	Right arithmetic shift, logic 0 padding
	0	0	0	1	Right arithmetic shift, sign-extended padding
	-	1	-	0	Left barrel shift
	1	0	-	0	Left barrel shift
	0	0	-	0	Right barrel shift
3	-	1	-	1	Left arithmetic shift, logic 1 padding
	1	0	-	1	Left arithmetic shift, logic 1 padding
	0	0	1	1	Right arithmetic shift, logic 1 padding
	0	0	0	1	Right arithmetic shift, sign-extended padding
	-	1	-	0	Left barrel shift
	1	0	-	0	Left barrel shift
	0	0	-	0	Right barrel shift

a. "-" indicates a "don't care" state.

Table 1-6 Example (data\_width = 8, sh\_width = 3)

sh(2:0) inv_mo	ode <sup>a</sup>	sh_tc inv_m		data_ inv_m		sh_mode	B(7) <sup>b</sup>	B(6)	B(5)	B(4)	B(3)	B(2)	B(1)	B(0)
0, 1	2, 3	0, 1	2, 3	0, 1	2, 3									
000	111	0	1	-c	-	1	A(7) <sup>d</sup>	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)
001	110	0	1	-	-	1	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)	F
010	101	0	1	-	-	1	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)	F	F
011	100	0	1	-	-	1	A(4)	A(3)	A(2)	A(1)	A(0)	F	F	F
100	011	0	1	-	-	1	A(3)	A(2)	A(1)	A(0)	F	F	F	F
101	010	0	1	-	-	1	A(2)	A(1)	A(0)	F	F	F	F	F
110	001	0	1	-	-	1	A(1)	A(0)	F	F	F	F	F	F

Table 1-6 Example (data\_width = 8, sh\_width = 3) (Continued)

sh(2:0) inv_mo	) ode <sup>a</sup>	sh_tc inv_m	ode	data_ inv_m		sh_mode	B(7) <sup>b</sup>	B(6)	B(5)	B(4)	B(3)	B(2)	B(1)	B(0)
111	000	0	1	-	-	1	A(0)	F	F	F	F	F	F	F
000	111	1	0	-	-	1	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)
001	110	1	0	-	-	1	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)	F
010	101	1	0	-	ı	1	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)	F	F
011	100	1	0	-	ı	1	A(4)	A(3)	A(2)	A(1)	A(0)	F	F	F
100	011	1	0	0	1	1	F	F	F	F	A(7)	A(6)	A(5)	A(4)
101	010	1	0	0	1	1	F	F	F	A(7)	A(6)	A(5)	A(4)	A(3)
110	001	1	0	0	1	1	F	F	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)
111	000	1	0	0	1	1	F	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)
100	011	1	0	1	0	1	A(7)	A(7)	A(7)	A(7)	A(7)	A(6)	A(5)	A(4)
101	010	1	0	1	0	1	A(7)	A(7)	A(7)	A(7)	A(6)	A(5)	A(4)	A(3)
110	001	1	0	1	0	1	A(7)	A(7)	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)
111	000	1	0	1	0	1	A(7)	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)
000	111	0	1	-	-	0	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)
001	110	0	1	-	-	0	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)	A(7)
010	101	0	1	-	-	0	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)	A(7)	A(6)
011	100	0	1	-	-	0	A(4)	A(3)	A(2)	A(1)	A(0)	A(7)	A(6)	A(5)
100	011	0	1	-	-	0	A(3)	A(2)	A(1)	A(0)	A(7)	A(6)	A(5)	A(4)
101	010	0	1	-	-	0	A(2)	A(1)	A(0)	A(7)	A(6)	A(5)	A(4)	A(3)
110	001	0	1	-	-	0	A(1)	A(0)	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)
111	000	0	1	-	-	0	A(0)	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)
100	011	1	0	-	-	0	A(3)	A(2)	A(1)	A(0)	A(7)	A(6)	A(5)	A(4)
101	010	1	0	-	-	0	A(2)	A(1)	A(0)	A(7)	A(6)	A(5)	A(4)	A(3)
110	001	1	0	-	-	0	A(1)	A(0)	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)
111	000	1	0	-	-	0	A(0)	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)

a. Fill Value: F = 0 for  $inv\_mode = 0$  or 2. F = 1 for  $inv\_mode = 1$  or 3.

b. "B" stands for data\_out.

c. "-" indicates a "don't care" state.

 $d. \ \ \text{``A" stands for } \texttt{data\_in}.$ 

# **Application Notes**

Proper selection of the *inv\_mode* parameter at design time can eliminate the need for glue logic around the shifter. The value of the *inv\_mode* parameter depends on the following:

- The signals arriving at the input pins (sh, sh\_tc, and data\_tc) being positive or negative logic (for example, if the input signals follow negative logic, *inv\_mode* can be set to 2. This eliminates the need for inserting inverters at the shifter inputs).
- The padded value at the output for arithmetic shift operations (for example, if logic 1 is the desired padded value, parameter *inv\_mode* can be set to 1).

All four possible combinations of input logic values and output fill values are covered within the *inv\_mode* parameter range.

### **Related Topics**

- Math Arithmetic Overview
- DesignWare Building Block IP User Guide

### **HDL Usage Through Function Inferencing - VHDL**

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use IEEE.std logic arith.all;
use DWARE.DW foundation arith.all;
entity DW_shifter func is
  generic(func data width:integer:=8; func sh width : integer := 3);
  port(func data in : in std logic vector(func data width-1 downto 0);
       func data tc : in std logic;
       func sh
                 : in std logic vector(func sh width-1 downto 0);
       func sh tc : in std logic;
       func sh mode : in std logic;
       data out func: out std logic vector(func data width-1 downto 0) );
end DW shifter func;
architecture func of DW shifter func is
  process (func data tc, func sh tc, func data in, func sh, func sh mode)
  begin
    if func DATA TC = '0' and func SH TC = '0' then
      data out func <=
            std logic vector (DWF shifter (unsigned (func data in),
                                          unsigned(func SH), func sh mode));
    elsif func DATA TC = '1' and func SH TC = '0' then
      data out func <=
            std logic vector (DWF shifter (signed (func data in),
                                          unsigned(func SH), func sh mode));
    elsif func DATA TC = '1' and func SH TC = '1' then
      data out func <=
            std logic vector (DWF shifter (signed (func data in),
                                          signed(func SH), func sh mode));
    else
      data out func <=
            std logic vector (DWF shifter (unsigned (func data in),
                                          signed(func SH), func sh mode));
    end if;
  end process;
end func;
```



Function inferencing supports *inv\_mode* = 0 only

# **HDL Usage Through Function Inferencing - Verilog**

```
module DW shifter func (func data in, func data tc, func sh,
                        func sh tc, func sh mode, data out func);
 parameter func data width = 8;
 parameter func sh width = 3;
  // Passes the widths to the shifter function
 parameter data width = func data width;
 parameter sh width = func sh width;
  // Please add search path = search path + {synopsys root + "/dw/sim ver"}
  // to your .synopsys dc.setup file (for synthesis) and add
  // +incdir+$SYNOPSYS/dw/sim ver+ to your verilog simulator command line
  // (for simulation).
  `include "DW shifter function.inc"
  input [func data width-1:0] func data in;
  input [func sh width-1:0] func sh;
  input func data tc, func sh tc, func sh mode;
 output [func data_width-1:0] data_out_func;
 reg [func data width-1:0] data out func;
  // infer DW shifter
  always @ (func data in or func data tc or func sh
            or func sh tc or func sh mode)
 begin
    casex({func data tc,func sh tc}) // synopsys full case
      2'b00: data out func =
        DWF shifter uns uns (func data in, func sh, func sh mode);
      2'b10: data out func =
        DWF shifter tc uns (func data in, func sh, func sh mode);
      2'b01: data out func =
        DWF shifter uns tc(func data in, func sh, func sh mode);
      2'b11: data out func =
        DWF shifter tc tc(func data in, func sh, func sh mode);
    endcase
  end
```

### **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW shifter inst is
 generic (inst data width: POSITIVE := 8;
            inst sh width : POSITIVE := 3;
            inst inv mode : INTEGER := 0 );
 port ( inst data in : in std logic vector(inst data width-1 downto 0);
         inst data tc : in std logic;
         inst sh
                     : in std logic vector(inst sh width-1 downto 0);
         inst sh tc : in std logic;
         inst sh mode : in std logic;
         data out inst : out std logic vector(inst data width-1 downto 0) );
end DW shifter inst;
architecture inst of DW shifter inst is
  -- Instance of DW_shifter
 U1 : DW shifter
   generic map ( data width => inst data width, sh width => inst sh width,
                  inv mode => inst inv mode)
   port map ( data in => inst data in,
                                          data tc => inst data tc,
               sh => inst sh,
                               sh tc => inst sh tc,
               sh mode => inst sh mode,
                                         data out => data out inst );
end inst;
-- pragma translate off
configuration DW shifter inst cfg inst of DW shifter inst is
  for inst
 end for; -- inst
end DW shifter inst cfg inst;
-- pragma translate on
```

# **HDL Usage Through Component Instantiation - Verilog**

```
module DW shifter inst (inst data in, inst data tc, inst sh,
                        inst sh tc, inst sh mode, data out inst );
 parameter data width = 8;
 parameter sh width = 3;
 parameter inv mode = 0;
  input [data width-1 : 0] inst data in;
  input inst_data_tc;
  input [sh width-1:0] inst sh;
  input inst sh tc;
  input inst_sh_mode;
 output [data width-1 : 0] data out inst;
  // Instance of DW_shifter
 DW shifter #(data width, sh width)
   U1 ( .data_in(inst_data_in),
                                   .data_tc(inst_data_tc), .sh(inst_sh),
         .sh_tc(inst_sh_tc), .sh_mode(inst_sh_mode),
         .data out(data out inst) );
```

## **Revision History**

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
January 2019	DWBB_201806.5	■ Updated example in "HDL Usage Through Component Instantiation - VHDL" on page 9
		■ Added this Revision History table and the document links on this page

# **Copyright Notice and Proprietary Information**

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

### Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com