

DW_iir_sc

High-Speed Digital IIR Filter with Static Coefficients


Version, STAR, and myDesignWare Subscriptions: IP Directory

Features and Benefits

■ High-speed direct-form vector sum architecture

- High-speed transposed-form multiplier architecture
- Parameterized input, output, and feedback data widths
- Parameterized coefficient values and widths
- Parameterized fraction widths and saturation mode
- DesignWare datapath generator is employed for better timing and area

Revision History



Applications

- 1-D filtering
- Matched filtering
- Correlation
- Pulse shaping
- Equalization

Description

DW_iir_sc is a high-speed digital IIR (Infinite Impulse Response) filter designed for Digital Signal Processing applications employing very high sampling rates.

The coefficient values, coefficient widths, and data widths are parameterized.

Table 1-1 Signal Description

Name	Width	I/O	Description	
clk	1 bit	Input	Clock signal All internal registers are sensitive to the positive edge of clk and all setup and hold times are with respect to this edge of clk.	
rst_n	1 bit	Input	Synchronous reset, active-low; clears all registers	
init_n	1 bit	Input	Synchronous, active-low signal to clear all registers	
enable	1 bit	Input	Active-high signal to enable all registers	

Table 1-1 Signal Description (Continued)

Name	Width	I/O	Description
data_in	data_in_width bits	Input	Input data
data_out	data_out_width bits	Output Accumulated sum of products of the IIR filter	
saturation	1 bit	Output	Used to indicate the output data or feedback data is in saturation

Table 1-2 Parameter Description

Parameter	Values	Description	
data_in_width	≥ 2 Default: 4	Input data word length	
data_out_width	≥ 2 Default: 6	Width of output data. This parameter should also satisfy the following equation: data_out_width ≤ maximum(feedback_width, data_in_width + frac_data_out_width) + max_coef_width + 3 - frac_coef_width This upper bound comes from the internal datapath widths of the architectures shown in Figure 1-1 on page 4 and Figure 1-2 on page 5.	
frac_data_out_width	0 to data_out_width -1 Default: 0	Width of fraction portion of data_out	
feedback_width	≥ 2 Default: 8	Width of feedback_data (feedback_data is internal to the DW_iir_sc)	
max_coef_width	≥ 2 to 31 Default: 4	Maximum coefficient word length	
frac_coef_width	0 to max_coef_width -1 Default: 0	Width of the fraction portion of the coefficients	
saturation_mode	0 or 1 Default: 1	Controls the mode of operation of the saturation output	
out_reg	0 or 1 Default: 1	Controls whether data_out and saturation are registered	
A1_coef	range Default: -2	Constant coefficient value A1 range = -2 ^{max_coef_width-1} to 2 ^{max_coef_width-1} -1	
A2_coef	range Default: 3	Constant coefficient value A2 range = -2 ^{max_coef_width-1} to 2 ^{max_coef_width-1} -1	
B0_coef	range Default: 5	Constant coefficient value B0 $range = -2^{max_coef_width-1}$ to $2^{max_coef_width-1}-1$	

Table 1-2 Parameter Description (Continued)

Parameter	Values	Description
B1_coef	range Default: -6	Constant coefficient value B1 $range = -2^{max_coef_width-1}$ to $2^{max_coef_width-1}-1$
B2_coef	range Default: -2	Constant coefficient value B2 $range = -2^{max_coef_width-1}$ to $2^{max_coef_width-1}-1$

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Required
vsum	Vector sum synthesis model	DesignWare

Table 1-4 Simulation Models

Model	Function
DW03.DW_IIR_SC_CFG_SIM	Design unit name for VHDL simulation
dw/dw03/src/dw_iir_sc_sim.vhd	VHDL simulation model source code
dw/sim_ver/dw_iir_sc.v	Verilog simulation model source code

Table 1-5 Modes of Operation

saturation_mode	Operation
0	$-2^{data_out_width-1} \leq data_out \leq 2^{data_out_width-1} - 1 \text{ and } \\ -2^{feedback_width-1} \leq feedback_data \leq 2^{feedback_width-1} - 1$
1	$-2^{data_out_width-1} + 1 \leq data_out \leq 2^{data_out_width-1} - 1 \text{ and } \\ -2^{feedback_width-1} + 1 \leq feedback_data \leq 2^{feedback_width-1} - 1$

Functional Description

The data-flow diagram for the DW_iir_sc multiplier architecture is shown in Figure 1-1. The vector sum architecture data-flow diagram is shown in Figure 1-2 on page 5.

Figure 1-1 DW_iir_sc Multiplier Architecture





Figure 1-2 dw_iir_sc Vector Sum Architecture



The DW_iir_sc is clocked with the clk signal and is sensitive to the rising edge of clk. An active-low, asynchronous reset signal, rst_n, clears all registers to the zero state. An active-low, synchronous initialization signal, init_n, clears all registers to the zero state on the rising edge of clk. Signal init_n is also used to asynchronously gate data_in so that internally generated signal gated_data_in becomes zero if init_n is zero. The filter is set by choosing the parameters for the coefficients.

Because the output width and the feedback width are parameters, it is possible for the filter to try to generate a value that exceeds the two's complement range of the parameter of either output width or feedback width, or both. When this case occurs, the output signal saturation is asserted. Because the two's complement of a given width can represent a maximum negative number that is one larger than the maximum positive number, a parameter called *saturation_mode* is provided.

The operations controlled by *saturation_mode* is shown in Table 1-5 on page 3. When *saturation_mode* = 0, the full range of numbers is employed. When *saturation_mode* = 1, the range of numbers is symmetrically limited.

If <code>frac_data_out_width > 0</code>, the products of <code>data_in</code> and coefficients are scaled up by $2^{frac_data_out_width}$ in order to align the fractional parts of addition operands. If <code>frac_coef_width > 0</code>, the right <code>frac_coef_width</code> bits of <code>psum0</code> in Figure 1-1 on page 4 and <code>vsum0</code> in Figure 1-2 on page 5 are truncated and rounded to the nearest for <code>feedback_data</code> and <code>data_out</code>. In Figure 1-1 on page 4 and Figure 1-2 on page 5, block "R&S" implements the operation of rounding and saturation.

If *feeback_width = data_out_width*, the rounding and saturation circuitry for feedback_data and data_out is shared.

The mult architecture (Figure 1-1 on page 4) is a transposed-form implementation of an IIR filter with the delay elements repositioned. It has the benefit of breaking up the critical path on clk to data_out, making it faster. In some cases with certain parameter settings, the total number of flip-flops is reduced in transposed-

form implementation. The mult architecture finds every possible case of coefficients equal to one, coefficients equal to zero, and two coefficients being equal, and then simplifies the logic accordingly.

The vector sum (vsum) architecture (see Figure 1-2 on page 5) is a direct-form implementation of an IIR filter. It is similar to the multiplier architecture, except that all of the multipliers have been absorbed into a massive vector sum of all the Booth coded partial products of the constant coefficients. Furthermore, three or more adjacent 1 bits in any group of coefficients are reduced to a positive 1 and a negative 1, which results in just two partial products for each such pattern of 1s. For example, the binary number "0111100" can be replaced with a positive "1000000" and a negative ""0000100", reducing the ones count from four to two, thus reducing the number of partial products from four to two. This is done using signed binary arithmetic and, each partial product is either a positive input or a negative input to the final vector sum.

Theory of Operation

In a sampled linear system, the inputs and outputs are coupled by finite difference equations. These equations can be written as follows:

$$\begin{array}{ll}
N & M \\
\sum_{r=0}^{\infty} -A_r y(n-r) & \sum_{k=0}^{\infty} B_k x(n-k) \\
k=0 & k=0
\end{array}$$

Because changes in the output cannot precede changes in the input, the output can be computed from the current input, previous inputs, and previous outputs as follows:

$$y(n) = \sum_{k=0}^{M} b_k x(n-k) + \sum_{r=1}^{N} a_r y(n-r)$$

In the FIR filter, the outputs are not dependent upon the previous states of the outputs (the a_r coefficients are all zero). Thus, the system's response will be of only finite duration (finite impulse response). The IIR filter contains feedback from the previous outputs. Some a_r coefficients are non-zero. Thus, a filter set in motion may continue to respond forever (infinite impulse response), though usually at diminished amplitudes (damping). Limiting it to second order, the following simpler biquad equation is derived:

$$y(n) = b_0x(n) + b_1x(n-1) + b_2x(n-2) + a_1y(n-1) + a_2y(n-2)$$

Suppressing Warning Messages During Verilog Simulation

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW_SUPPRESS_WARN macro in either of the following ways:

• Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_SUPPRESS_WARN
```

• Or, include a command line option to the simulator, such as:

```
+define+DW SUPPRESS WARN (which is used for the Synopsys VCS simulator)
```

The warning messages for this model include the following:

■ If values other than 1 or 0 are present on a clock port, the following message is displayed:

```
WARNING: <instance_path>.<clock_name>_monitor:
    at time = <timestamp>, Detected unknown value, x, on <clock name> input.
```

To suppress only this warning message for all DWBB components, use the following macro:

- □ Define the DW_DISABLE_CLK_MONITOR macro. You can define this macro in the following ways:
 - Specify the Verilog preprocessing macro in Verilog code:

```
`define DW DISABLE CLK MONITOR
```

Or, include a command line option to the simulator, such as:


```
+define+DW DISABLE CLK MONITOR (which is used for the Synopsys VCS simulator)
```

This message is also suppressed using the DW_SUPPRESS_WARN macro explained earlier.

Timing Waveforms

Figure 1-3 dw_iir_sc Timing Diagram

Parameters: data_in_width=8, data_out_width=16, frac_data_out_width=4, feedback_width=12, max_coef_width=8, frac_coef_width=4, saturation_mode=0, out_reg=1, A1_coef=-9, A2_coef=4, B0_coef=14, B1_coef=-5, B2_coef=-6



Related Topics

DesignWare Building Block IP User Guide

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DW Foundation comp.all;
entity DW iir sc inst is
  generic (inst data in width
                                : POSITIVE := 4;
           inst data out width : POSITIVE := 6;
           inst frac data out width : NATURAL := 0;
           inst feedback width : POSITIVE := 8;
           inst max coef width : POSITIVE := 4;
           inst frac coef width : NATURAL := 0;
           inst saturation mode : NATURAL := 1;
           inst out req : NATURAL := 1;
           inst A1 coef : INTEGER := -2;
           inst A2 coef : INTEGER := 3;
           inst B0 coef : INTEGER := 5;
           inst B1 coef : INTEGER := -6;
           inst B2 coef : INTEGER := -2 );
  port (inst clk
                     : in std logic; inst rst n : in std logic;
        inst init n : in std logic; inst enable : in std logic;
        inst data in : in std logic vector(inst data in width-1 downto 0);
        data out inst : out std logic vector(inst data out width-1 downto 0);
        saturation inst : out std logic );
end DW iir sc inst;
architecture inst of DW iir sc inst is
begin
  -- Instance of DW iir sc
  U1 : DW iir sc
    generic map (data in width => inst data in width,
                 data out width => inst data out width,
                 frac data out width => inst frac data out width,
                 feedback width => inst feedback width,
                 max coef width => inst max coef width,
                 frac coef width => inst frac coef width,
                 saturation mode => inst saturation mode,
                 out reg => inst out reg, Al coef => inst Al coef,
                 A2 coef => inst A2 coef,
                                           B0 coef => inst B0 coef,
                 B1 coef => inst B1 coef,
                                          B2 coef => inst B2 coef )
    port map (clk => inst clk,
                                 rst n => inst rst n,
              init n => inst init n, enable => inst enable,
              data in => inst data in,
                                         data out => data out inst,
              saturation => saturation inst );
end inst;
```

HDL Usage Through Component Instantiation - Verilog

```
module DW iir sc inst(inst clk, inst rst n, inst init n, inst enable,
                      inst data in, data out inst, saturation inst );
 parameter data in width = 4;
 parameter data out width = 6;
 parameter frac data out width = 0;
 parameter feedback_width = 8;
 parameter max coef width = 4;
 parameter frac coef width = 0;
 parameter saturation mode = 1;
 parameter out_reg = 1;
 parameter A1 coef = -2;
 parameter A2 coef = 3;
 parameter B0_coef = 5;
 parameter B1 coef = -6;
 parameter B2 coef = -2;
  input inst clk;
  input inst rst n;
  input inst init n;
  input inst enable;
  input [data in width-1: 0] inst data in;
  output [data out width-1: 0] data out inst;
  output saturation inst;
  // Instance of DW iir sc
 DW iir sc #(data in width, data out width, frac data out width,
              feedback width, max coef width, frac coef width,
              saturation mode, out reg, A1 coef, A2 coef, B0 coef,
              B1 coef, B2 coef)
   U1 (.clk(inst clk),
                          .rst n(inst rst n),
                                                 .init n(inst init n),
        .enable(inst enable), .data in(inst data in),
        .data out (data out inst),
                                  .saturation(saturation inst) );
endmodule
```

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
July 2020	DWBB_201912.5	 Adjusted content and title of "Suppressing Warning Messages During Verilog Simulation" on page 7 and added the DW_SUPPRESS_WARN macro
October 2019	DWBB_201903.5	■ Added the "Disabling Clock Monitor Messages" section
June 2019	DWBB_201903.2	has been obsoleted
		Added this Revision History table and the document links on this page

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com