

# DW02\_mult\_4\_stage

# Four-Stage Pipelined Multiplier

Version, STAR, and myDesignWare Subscriptions: IP Directory

#### **Features and Benefits**

### **Revision History**

- Parameterized word length
- Unsigned and signed (two's-complement) data operation
- Four-stage pipelined architecture
- Automatic pipeline retiming

## **Description**

DW02\_mult\_4\_stage is a four-stage pipelined multiplier. DW02\_mult\_4\_stage multiplies the operand A by B to produce a product (PRODUCT) with a latency of three clock (CLK) cycles.




Table 1-1 Pin Description

Pin Name	Width	Direction	Function
Α	A_width bits	Input	Multiplier
В	<i>B_width</i> bits	Input	Multiplicand
тс	1 bit	Input	Two's complement control  ■ 0 = Unsigned  ■ 1 = Signed
CLK	1 bit	Input	Clock
PRODUCT	A_width + B_width bits	Output	Product (A × B)

**Table 1-2** Parameter Description

Parameter	Values	Description	
A_width	≥ 1	Word length of A	
B_width	≥ 1	Word length of B	

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
str	Area or delay optimized flexible architecture	DesignWare


**Table 1-4** Simulation Models

Model	Function	
DW02.DW02_MULT_4_STAGE_CFG_SIM	Design unit name for VHDL simulation	
dw/dw02/src/DW02_mult_4_stage_sim.vhd	VHDL simulation model source code	
dw/sim_ver/DW02_mult_4_stage.v	Verilog simulation model source code	

The control signal, TC, determines whether the input and output data is interpreted as unsigned (TC = 0) or signed (TC = 1) numbers.

Automatic pipeline retiming ensures optimal placement of pipeline registers within the multiplier to achieve maximum throughput.

Figure 1-1 Block Diagram



#### **Related Topics**

- Math Arithmetic Overview
- DesignWare Building Block IP User Guide

### **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW02 mult 4 stage inst is
  generic (inst A width : POSITIVE := 8;
           inst B width : POSITIVE := 8 );
  port (inst A : in std logic vector(inst A width-1 downto 0);
        inst B : in std logic vector(inst B width-1 downto 0);
        inst TC: in std logic;
        inst CLK: in std logic;
    PRODUCT inst: out std logic vector(inst A width+inst B width-1 downto 0)
        );
end DW02 mult 4 stage inst;
architecture inst of DW02 mult 4 stage inst is
begin
  -- Instance of DW02_mult_4_stage
    U1 : DW02 mult 4 stage
    generic map ( A width => inst A width, B width => inst B width )
                                             TC => inst TC,
    port map ( A => inst A,
                             B \Rightarrow inst B,
               CLK => inst CLK,
                                  PRODUCT => PRODUCT inst );
end inst;
-- pragma translate off
configuration DW02 mult 4 stage inst cfg inst of DW02 mult 4 stage inst is
  for inst
  end for; -- inst
end DW02 mult 4 stage inst cfg inst;
-- pragma translate on
```

#### **HDL Usage Through Component Instantiation - Verilog**

```
module DW02_mult_4_stage_inst( inst_A, inst_B, inst_TC,
                               inst CLK, PRODUCT inst );
 parameter A width = 8;
 parameter B width = 8;
  input [A_width-1 : 0] inst_A;
  input [B width-1 : 0] inst B;
  input inst TC;
  input inst_CLK;
 output [A width+B width-1 : 0] PRODUCT inst;
 // Instance of DW02_mult_4_stage
 DW02 mult 4 stage #(A width, B width)
   U1 ( .A(inst A),
                      .B(inst_B),
                                     .TC(inst_TC),
         .CLK(inst CLK),
                           .PRODUCT(PRODUCT_inst) );
```

endmodule

### **Revision History**

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
October 2019	DWBB_201903.5	■ Updated description of 'str' implementation in Table 1-3 on page 2
January 2019	DWBB_201806.5	■ Updated example in "HDL Usage Through Component Instantiation - VHDL" on page 3
		■ Added this Revision History table and the document links on this page

# **Copyright Notice and Proprietary Information**

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

#### Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

#### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com