



DW01_ash

Arithmetic Shifter

Version, STAR, and myDesignWare Subscriptions: IP Directory

Features and Benefits

- Parameterized word length
- Parameterized shift coefficient width
- Inferable using a function call

Description

DW01_ash is a general-purpose arithmetic shifter. The input data A is shifted left or right by the number of bits specified by the control input SH.

A DATA_TC B SH SH_TC

Revision History

Table 1-1 Pin Description

Pin Name	Width	Direction	Function				
Α	A_width bits	Input	Input data				
DATA_TC	1 bit	Input	Data two's complement control 0 = Unsigned 1 = Signed				
SH	SH_width bits	Input	Shift control				
SH_TC	1 bit	Input	Shift two's complement control 0 = Unsigned 1 = Signed				
В	A_width bits	Output	Output data				

Table 1-2 Parameter Description

Parameter	Values	Description	
A_width	≥ 2	Word length of A and B	
SH_width	≥ 1	Word length of SH	

Table 1-3 Synthesis Implementations^a

Implementation	Function	License Feature Required		
mx2	Implement using 2:1 multiplexers only.	none		
str	Synthesis model	DesignWare		
astr	Synthesis model	DesignWare		

a. During synthesis, Design Compiler selects the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table.

Table 1-4 Simulation Models

Model	Function
DW01.DW01_ASH_CFG_SIM	Design unit name for VHDL simulation
dw/dw01/src/DW01_ash_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW01_ash.v	Verilog simulation model source code

When the control signal $SH_TC = 0$, the coefficient SH is interpreted as an unsigned positive number and DW01_ash performs only left shift operations.

When SH_TC = 1, SH is a two's complement number, with a negative coefficient performing a right shift and a positive coefficient performing a left shift.

The input data A is interpreted as an unsigned number when DATA_TC = 0 or a two's complement number when DATA_TC = 1.

The type of A is only significant for right shift operations, where zero padding is done on the most significant bits for unsigned data and sign extension is done for signed two's complement data.

Table 1-5 Truth Table (SH_width = 3, A_width = 8)

SH(2:0)	SH_TC	DATA_TC	B(7)	B(6)	B(5)	B(4)	B(3)	B(2)	B(1)	B(0)
000	0	Х	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)
001	0	Х	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)	0
010	0	Х	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)	0	0
011	0	Х	A(4)	A(3)	A(2)	A(1)	A(0)	0	0	0
100	0	Х	A(3)	A(2)	A(1)	A(0)	0	0	0	0
101	0	Х	A(2)	A(1)	A(0)	0	0	0	0	0
110	0	Х	A(1)	A(0)	0	0	0	0	0	0
111	0	Х	A(0)	0	0	0	0	0	0	0
000	1	Х	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)
001	1	Х	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)	0
010	1	Х	A(5)	A(4)	A(3)	A(2)	A(1)	A(0)	0	0
011	1	Х	A(4)	A(3)	A(2)	A(1)	A(0)	0	0	0
100	1	0	0	0	0	0	A(7)	A(6)	A(5)	A(4)
101	1	0	0	0	0	A(7)	A(6)	A(5)	A(4)	A(3)
110	1	0	0	0	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)
111	1	0	0	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)
100	1	1	A(7)	A(7)	A(7)	A(7)	A(7)	A(6)	A(5)	A(4)
101	1	1	A(7)	A(7)	A(7)	A(7)	A(6)	A(5)	A(4)	A(3)
110	1	1	A(7)	A(7)	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)
111	1	1	A(7)	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)

Related Topics

- Math Arithmetic Overview
- DesignWare Building Block IP User Guide

HDL Usage Through Function Inferencing - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use IEEE.std logic arith.all;
use DWARE.DW foundation arith.all;
entity DW01 ash func is
  generic(func A width:integer:=8; func SH width: integer := 3);
  port(func A: in std logic vector(func A width-1 downto 0);
       func DATA TC : in std logic;
       func SH: in std logic vector(func SH width-1 downto 0);
       func_SH_TC : in std_logic;
       B func: out std logic vector(func A width-1 downto 0));
end DW01 ash func;
architecture func of DW01 ash func is
begin
  process (func_DATA_TC, func_SH_TC, func_A, func_SH)
 begin
    if func DATA TC = '0' and func SH TC = '0' then
      B func <= std logic vector(DWF ash(unsigned(func A), unsigned(func SH)));
    elsif func DATA TC = '1' and func SH TC = '0' then
      B func <= std logic vector(DWF ash(signed(func A), unsigned(func SH)));
    elsif func DATA TC = '1' and func SH TC = '1' then
      B func <= std logic vector(DWF ash(signed(func A), signed(func SH)));
    else
      B func <= std logic vector(DWF ash(unsigned(func A), signed(func SH)));
    end if;
  end process;
end func;
```

HDL Usage Through Function Inferencing - Verilog

```
module DW01 ash func (func A, func DATA TC, func SH, func SH TC, B func);
 parameter func A width = 8;
 parameter func SH width = 3;
  // Passes the widths to the arithmetic shifter function
 parameter A width = func A width;
 parameter SH width = func SH width;
  // Please add search path = search path + {synopsys root + "/dw/sim ver"}
  // to your .synopsys dc.setup file (for synthesis) and add
  // +incdir+$SYNOPSYS/dw/sim ver+ to your verilog simulator command line
  // (for simulation).
  `include "DW01 ash function.inc"
  input [func A width-1:0] func A;
  input [func SH width-1:0] func SH;
  input func DATA TC, func SH TC;
  output [func A width-1:0] B func;
  reg [func A width-1:0] B func;
  // infer DW01 ash
  always @ (func_A or func_DATA_TC or func_SH or func_SH_TC)
 begin
    casex({func DATA TC, func SH TC}) // synopsys full case
      2'b00: B func = DWF ash uns uns(func A, func SH);
      2'b10: B func = DWF ash tc uns (func A, func SH);
      2'b01: B func = DWF ash uns tc(func A, func SH);
      2'b11: B_func = DWF ash tc tc(func A, func SH);
    endcase
  end
endmodule
```

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW01 ash inst is
  generic ( inst A width : POSITIVE := 8;
            inst SH width : POSITIVE := 8 );
                      : in std logic vector(inst_A_width-1 downto 0);
 port (inst A
         inst DATA TC : in std logic;
                    : in std_logic_vector(inst_SH_width-1 downto 0);
         inst SH
         inst SH TC
                      : in std logic;
         B inst
                      : out std logic vector(inst A width-1 downto 0) );
end DW01 ash inst;
architecture inst of DW01 ash inst is
begin
  -- Instance of DW01 ash
  U1 : DW01 ash
    generic map ( A width => inst A width, SH width => inst SH width )
   port map ( A => inst A, DATA TC => inst DATA TC, SH => inst SH,
               SH TC => inst SH TC, B => B inst );
  end inst;
-- pragma translate off
configuration DW01 ash inst cfg inst of DW01 ash inst is
  for inst
  end for; -- inst
end DW01 ash inst cfg inst;
-- pragma translate on
```

HDL Usage Through Component Instantiation - Verilog

endmodule

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates			
January 2019	DWBB_201806.5	■ Updated example in "HDL Usage Through Component Instantiation - VHDL" on page 6			
		■ Added this Revision History table and the document links on this page			

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com