

DW01_inc


Incrementer

Version, STAR, and myDesignWare Subscriptions: IP Directory

Features and Benefits

Parameterized word length

Revision History



Description

Incrementer DW01_inc adds 1 to an input number A to produce the output SUM.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
Α	width bits	Input	Input data
SUM	width bits	Output	Increment (A + 1)

Table 1-2 Parameter Description

Parameter	Values	Description
width	≥ 1	Word length of A and SUM

Table 1-3 Synthesis Implementations^a

Implementation Name	Function	License Feature Required
rpl	Ripple-carry synthesis model	none
cla	Carry-look-ahead synthesis model	none
pparch	Delay-optimized flexible parallel-prefix	DesignWare
apparch Area-optimized flexible architecture that can be optimized for area, for speed, or for area, speed		DesignWare

a. During synthesis, Design Compiler selects the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table.

Table 1-4 Simulation Models

Model	Function
DW01.DW01_INC_CFG_SIM	Design unit name for VHDL simulation
dw/dw01/src/DW01_inc_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW01_inc.v	Verilog simulation model source code

Related Topics

- Math Arithmetic Overview
- DesignWare Building Block IP User Guide

HDL Usage Through Operator Inferencing - VHDL

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic arith.all;
entity DW01 inc oper is
  generic(wordlength: integer := 8);
  port(in1 : in STD LOGIC VECTOR(wordlength-1 downto 0);
       sum : out STD LOGIC VECTOR(wordlength-1 downto 0));
end DW01 inc oper;
architecture oper of DW01_inc_oper is
  signal in signed, sum signed: SIGNED(wordlength-1 downto 0);
begin
  in_signed <= SIGNED(in1);</pre>
  -- infer the "+" addition operator
  sum_signed <= in_signed + 1;</pre>
  sum <= STD LOGIC VECTOR(sum signed);</pre>
end oper;
```

HDL Usage Through Operator Inferencing - Verilog

```
module DW01_inc_oper(in1,sum);
  parameter wordlength = 8;

input [wordlength-1:0] in1;
  output [wordlength-1:0] sum;

assign sum = in1 + 1;
endmodule
```

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW01 inc inst is
  generic ( inst width : NATURAL := 8 );
  port ( inst A : in std logic vector(inst width-1 downto 0);
         SUM inst : out std logic vector(inst width-1 downto 0) );
end DW01 inc inst;
architecture inst of DW01 inc inst is
begin
  -- Instance of DW01 inc
  U1 : DW01 inc
    generic map ( width => inst width )
   port map ( A => inst A, SUM => SUM inst );
end inst;
-- pragma translate off
configuration DW01_inc_inst_cfg_inst of DW01_inc_inst is
  for inst
  end for; -- inst
end DW01 inc inst cfg inst;
-- pragma translate on
```

HDL Usage Through Component Instantiation - Verilog

```
module DW01_inc_inst( inst_A, SUM_inst );

parameter width = 8;

input [width-1 : 0] inst_A;
output [width-1 : 0] SUM_inst;

// Instance of DW01_inc
DW01_inc #(width)
    U1 ( .A(inst_A), .SUM(SUM_inst) );

endmodule
```

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates	
March 2019	DWBB_201903.0	■ Removed Table 1-4, "Obsolete Synthesis Implementations"	
January 2019	DWBB_201806.5	■ Updated example in "HDL Usage Through Component Instantiation - VHDL" on page 5	
		 Added this Revision History table and the document links on this page 	

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com