



DW_lp_fp_multifunc_DG

Low Power Floating-Point Multi-Function with Datapath Gating

Version, STAR, and myDesignWare Subscriptions: IP Directory

Features and Benefits

Revision History

- Has the same functionality as DW_lp_fp_multifunc when the component is in normal operation.
- Consumes less dynamic power than DW_lp_fp_multifunc when disabled. (Inputs are active, but outputs are not being used.)
- The precision format can be set for single precision or a user-defined custom floating-point format.
- Hardware for denormal numbers of IEEE 754 standard is selectively provided.
- It implements any combination of the following functions:

$$\frac{1}{x}$$
, $\frac{1}{\sqrt{x}}$, \sqrt{x} , $\sin(\pi x)$ or $\sin(x)$, $\cos(\pi x)$ or $\cos(x)$, $\log_2(x)$, and 2^x

- One function is computed at a time.
- All functions produce monotonic results (depends on input range--see Table 1-6 on page 4)
- Shared polynomial approximation unit provides a solution with reduced area.



You must use VCS to simulate the DW_lp_fp_multifunc_DG component. Non-VCS simulators are not supported.

Description

DW_lp_fp_multifunc_DG is a floating-point multi-function unit that implements any combination of seven functions: reciprocal, square root, reciprocal square root, sine, cosine, base-2 logarithm and base-2 exponential. Additionally, the component has a control input DG_ctrl that disables the component and reduces its dynamic power consumption when the component is not in use but the inputs are still active. The particular set of functions to be implemented is selected with the *func_select* parameter as a one-hot value. At any given time the unit computes one function in the set defined by input func.

The input rnd takes effect only when the reciprocal function is invoked with the input func = 1 and the parameter *faithful_round* = 0. The parameter *pi_multiple* is valid only when sine or cosine function is selected. Both input a and output z have the floating-point format, and the output status is an 8-bit optional status flags, which are described in the *Datapath Floating-Point Overview*.




Table 1-1 Pin Descriptions

Pin Name	Width	Direction	Function	
а	(sig_width + exp_width + 1) bits	Input	Input data	
func	16 bits	Input	Function selection	
DG_ctrl	1 bit	Input	Datapath gating control ■ 0 = Component is disabled ■ 1 = Normal component operation See "Datapath Gating Control with DG_ctrl" on page 5	
rnd	3 bits	Input	Rounding mode for reciprocal function (only valid when func = 1)	
z	(sig_width + exp_width + 1) bits	Output	Output data	
status	8 bits	Output	■ Status flags for the result; for details, see STATUS Flags in the <i>Datapath Floating-Point Overview</i> .	
			status[7]: Indicates divide-by-zero operation of reciprocal, reciprocal square root, and logarithm functions.	

Table 1-2 Parameter Description

Parameter	Values	Description
sig_width	2 to 23 Default: 23	Word length of fraction field of floating point numbers \mathtt{a} and \mathtt{z}
exp_width	3 to 8 Default: 8	Word length of biased exponent of floating point numbers a and $\ensuremath{\mathbf{z}}$
ieee_compliance	0 or 1 Default: 0	When 1, the generated architecture includes the use of denormals and NaNs
func_select	1 to 127 Default: 127	Determines the functions to be implemented among the supported functions (one bit for each function).
faithful_round	0 or 1 Default: 1	Selects the faithful rounding mode 0 = Supports all rounding modes described in Floating Point Overview 1 = Results have maximum of 1 ulp error. Note: rnd is only valid when func = 1 (reciprocal operation)
pi_multiple	0 or 1 Default: 1	Input value (Angle) is multiplied by π This parameter is only valid when sin or cos functions are selected. • $0 = z = \sin(a)$ or $\cos(a)$ • $1 = z = \sin(\pi a)$ or $\cos(\pi a)$

Table 1-3 Synthesis Implementations

Implementation Name	Implementation	License Feature Required		
rtl	Low Power Synthesis model	■ DesignWare (P-2019.03 and later)		
		■ DesignWare-LP (before P-2019.03)		

Table 1-4 Simulation Models

Model	Function
dw/sim_ver/DW_lp_fp_multifunc_DG.v	Verilog simulation model ^a source code Note that you must use VCS to simulate the DW_lp_fp_multifunc_DG component. Non-VCS simulators are not supported.

a. To use this simulation model, the '+v2k' options needs to be used on the VCS command line.

Parameter func_select and Input func

The 7-bit parameter *func_select* is used for selecting the set of functions to be implemented. The value of *func_select* has the range from 1 to 127, and each bit corresponds to a function, as show in Table 1-5.

Table 1-5 func_select Parameter Implementation (design) and func Function Selection (use)

func_select Bit Weight	Function Description	func 16-bit select value	
2 ⁰	reciprocal, 1/a	0000_0000_0000_0001	
2 ¹	square root of a	0000_0000_0000_0010	
2 ²	reciprocal square root of a	0000_0000_0000_0100	
2 ³	sine, $sin(\pi a)$	0000_0000_0000_1000	
2 ⁴	cosine, cos(πa)	0000_0000_0001_0000	
2 ⁵	base-2 logarithm, log ₂ a	0000_0000_0010_0000	
2 ⁶	base-2 exponential, 2 ^a	0000_0000_0100_0000	
	(2 ^{7 -} 2 ¹⁵) reserved for future support	reserved for future support	

For example, if only a reciprocal function is required, *func_select* needs to be 1 (16'h0001). If reciprocal, reciprocal square root and base-2 logarithm functions are needed, *func_select* should be 37 (16'h0025). If all seven functions are implemented, *func_select* is 127 (16'h007f).

During operation, the input port func specifies the single function that is to be computed at that time. The func port is a 16-bit input port, and it receives a one-hot encoded value. The valid one-hot codes for func are defined in Table 1-5.

Error Range and Monotonicity

Reciprocal, square root, reciprocal square root and base-2 exponential functions admit maximum 1 *ulp* error on the normalized significand value. However, sine, cosine and base-2 logarithm functions are not applicable to this rule, but they provide the maximum 2^{-sig_width} error.

The DW_lp_fp_multifunc_DG component produces monotonic results. The input ranges under which monotonic results are produced are shown in Table 1-6.

Table 1-6 Input Range for Monotonic Results

	1/x	sqrt(x)	1/sqrt(x)	sin(x)	cos(x)	log2(x)	exp2(x)
sig_width Input Range	All values of sig_width	All values of sig_width	All values of sig_width	sig_width <= 16	sig_width <= 16	All values of sig_width	All values of sig_width

Denormal Support

DW_lp_fp_multifunc_DG provides the hardware for denormal numbers and NaNs of IEEE 754 standard. If the parameter *ieee_compliance* is turned off, denormal numbers are considered as zeros, and NaNs are considered as infinity. Otherwise, denormal numbers and NaNs become effective and additional hardware to manipulate them is integrated.

For more information about floating point, including status flag bits, and integer and floating point formats, refer to the *Datapath Floating-Point Overview*.

Verilog Description Example

If all functions besides sine and cosine are implemented (*func_select* = 103) and the output needs to produce the result of square root operation, the Verilog instantiation of such component is done as follows:

However, if the above module is used to calculate the sine function (func = 16'h0008), DW_lp_fp_multifunc_DG cannot generate the correct function values because it does not have the hardwired logics for the sine function with the parameter *func_select* = 103.

Datapath Gating Control with DG_ctrl

For DW_lp_fp_multifunc_DG and other combinational components that have the datapath gating feature, the DG ctrl port is provided to control datapath gating.

When DG ctrl = 1, the component behaves as expected according to activity on the input ports.

When DG ctrl = 0:

- The component is disabled and internal gates are totally or partially isolated to block propagation of switching activity inside the component. This makes the component less sensitive to switching activity on the main ports and reduces dynamic power consumption.
- Values at the output ports are not defined.
- Simulation models set 'X' values at the output ports.

Related Topics

- Math Arithmetic Overview
- DesignWare Building Blocks User Guide

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW Foundation comp.all;
entity DW lp fp multifunc DG inst is
      generic (
        inst sig width : INTEGER := 23;
        inst exp width : INTEGER := 8;
        inst ieee compliance : INTEGER := 0;
        inst_func_select : INTEGER := 127;
        inst faithful round : INTEGER := 1;
        inst pi multiple : INTEGER := 1
        );
      port (
        inst_a : in std_logic_vector(inst_sig_width+inst_exp_width downto 0);
        inst func : in std logic vector(15 downto 0);
        inst rnd : in std logic vector(2 downto 0);
        inst DG ctrl : in std logic;
        z inst : out std logic vector(inst sig width+inst exp width downto 0);
        status inst : out std logic vector(7 downto 0)
        );
    end DW lp fp multifunc DG inst;
architecture inst of DW lp fp multifunc DG inst is
begin
    -- Instance of DW lp fp multifunc DG
    U1 : DW lp fp multifunc DG
    generic map (
          sig width => inst sig width,
          exp width => inst exp width,
          ieee compliance => inst ieee compliance,
          func select => inst func select,
          faithful round => inst faithful round,
          pi multiple => inst pi multiple
    port map (
          a => inst a,
          func => inst func,
          rnd => inst rnd,
          DG ctrl => inst DG ctrl,
          z \Rightarrow z inst,
          status => status inst
          );
```

```
end inst;

-- pragma translate_off
configuration DW_lp_fp_multifunc_DG_inst_cfg_inst of DW_lp_fp_multifunc_DG_inst is
  for inst
  end for; -- inst
end DW_lp_fp_multifunc_DG_inst_cfg_inst;
-- pragma translate_on
```

HDL Usage Through Component Instantiation - Verilog

```
module DW lp fp multifunc DG inst (inst a, inst func, inst rnd, inst DG ctrl, z inst,
status inst );
parameter sig width = 23;
parameter exp width = 8;
parameter ieee compliance = 0;
parameter func select = 127;
parameter faithful round = 1;
parameter pi multiple = 1;
input [sig_width+exp_width : 0] inst_a;
input [15:0] inst func;
input [2 : 0] inst rnd;
input inst DG ctrl;
output [sig width+exp width: 0] z inst;
output [7:0] status inst;
    // Instance of DW lp fp multifunc DG
    DW lp fp multifunc DG #(sig width, exp width, ieee compliance, func select,
faithful round, pi multiple) U1 (
                .a(inst a),
                .func(inst func),
                .rnd(inst rnd),
                .DG ctrl(inst DG ctrl),
                .z(z inst),
                .status(status inst));
endmodule
```

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates	
January 2020	DWBB_201912.1	■ Corrected port names to be lowercase in Table 1-1 on page 2, examples, and format presentations	
March 2019	DWBB_201903.0	 Added "Datapath Gating Control with DG_ctrl" on page 5 Clarified some information about minPower 	
July 2018	DWBB_201806.1	■ For STAR 9001366625, added a note about simulator support on page 1 and in Table 1-4 on page 3	
		■ Added this Revision History table and the document links on this page	

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com