

DW_dct_2d

Two Dimensional Discrete Cosine Transform

Version, STAR and Download Information: IP Directory


Features and Benefits

Revision History

- Parameterized input data width and block size
- Parameterized coefficients

Applications

- Linear DCT for audio such as Dolby Digital
- NxN matrix for jpeg mjpeg/mpeg and DV video
- Dolby AC2 and AC3: 1-D DCT
- JPEG (still images): 2-D DCT spatial compression
- MPEG1 and MPEG2: 2-D DCT plus motion compensation
- H.261 and H.263: moving image compression for video conferencing and video telephony



Description

The DW_dct_2d implements the type-II DCT (DCT-II), which can be used in signal processing and data compression. For details, see "Functional Description" on page 5.

Component pins are described in Table 1-1 and configuration parameters in Table 1-2 on page 2.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
clk	1 bit	input	Clock
rst_n	1 bit	input	Asynchronous reset; active low
init_n	1 bit	input	Synchronous reset; active low
enable	1 bit	input	Enable run
start	1 bit	input	Start transform
dct_rd_data	When idct_mode=0: bpp bits When idct_mode=1: (n/2+bpp) bits 	input	Read data input port

Table 1-1 Pin Description (Continued)

Pin Name	Width	Direction	Function
tp_rd_data	When (tc_mode=0 and idct_mode=0): ■ (3bpp/2+5) bits When (tc_mode=1 or idct_mode=1): ■ (3bpp/2+4) bits	input	Read data from transpose RAM
done	1 bit	Output	Read data input done
ready	1 bit	Output	First transformed data ready
dct_rd_add	clog2(n²) bits	Output	Read address for input data
tp_rd_add	clog2(n²) bits	Output	Read address for transpose RAM
tp_wr_add	clog2(n²) bits	Output	Write address for transpose RAM
tp_wr_n	1 bit	Output	Write to transpose RAM (active low)
dct_wr_n	1 bit	Output	Write output signal (active low)
tp_wr_data	When (tc_mode=0 and idct_mode=0): ■ (3bpp/2+5) bits When (tc_mode=1 or idct_mode=1): ■ (3bpp/2+4) bits	Output	Data out to transpose RAM
dct_wr_add	clog2(n²) bits	Output	Write address for transformed data
dct_wr_data	When idct_mode=0: ■ (n/2+bpp) bits When idct_mode=1: ■ bpp bits	Output	Transformed data out

Configuration parameters are described in Table 1-2.

Table 1-2 Parameter Description

Parameter	Value	Description
n	4 - 16 Default: 8	Size of two dimensional matrix to be transformed It must be even and between 4 and 16, so 4, 6, 8, 10,12,14, and 16. The coefficients are generated for each size of <i>n</i> , using the formulas in "Functional Description" on page 5. The scaling factor required for each coefficient must be applied to the coefficient before inserting it in the module.
bpp	4 to 32 Default: 8	Number of bits per pixel

Table 1-2 Parameter Description (Continued)

Parameter	Value	Description
reg_out	0 or 1 Default: 0	Register outputs
tc_mode	0 or 1 Default: 0	Input data type: two's complement Determines the data type of the input data, for forward dct mode only. 0 = The data is assumed to be non-negative 1 = The data is considered two's complement Intermediate data and output data is always in two's complement mode.
rt_mode	0 or 1 Default: 1	Determines the output rounding or truncate 0 = Round the data to the nearest up 1 = Truncate the data at the output width NOTE: two's complement data is output always, and truncation causes errors or weighting to negative numbers.
idct_mode	0 or 1 Default: 0	 Determines the direction of data throughput and the size of the various ports ■ 0 = The data is assumed to be pixel or sample data and the forward DCT algorithm is used; the input is bpp, and the output is n/2+bpp ■ 1 = The input is considered to be DCT data. The width of the input is n/2+bpp bits and the output is bpp bits.
co_a	16 bits Default: 23170	Coefficient A All DCT coefficients are calculated by the formula: $C(0) = \frac{1}{\sqrt{n}} when \ i = 0$ $Coef(i) = \begin{cases} C(1)\cos\left(\frac{i\pi}{2n}\right) = \sqrt{\frac{2}{n}}\cos\left(\frac{i\pi}{2n}\right) & when \ i > 0 \end{cases}$ Where i=0 corresponds to co_a , i=1 corresponds to co_b , and so on.
co_b	16 bits Default: 32138	Coefficient B
co_c	16 bits Default: 30274	Coefficient C
co_d	16 bits Default: 27245	Coefficient D
co_e	16 bits Default: 18205	Coefficient E
co_f	16 bits Default: 12541	Coefficient F

Table 1-2 Parameter Description (Continued)

Parameter	Value	Description
co_g	16 bits Default: 6393	Coefficient G
co_h	16 bits Default: 35355	Coefficient H
co_i	16 bits Default: 49039	Coefficient I
co_j	16 bits Default: 46194	Coefficient J
co_k	16 bits Default: 41573	Coefficient K
co_l	16 bits Default: 27779	Coefficient L
co_m	16 bits Default: 19134	Coefficient M
co_n	16 bits Default: 9755	Coefficient N
co_o	16 bits Default: 35355	Coefficient O
co_p	16 bits Default: 49039	Coefficient P

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl	Synthesis model	DesignWare

Table 1-4 Simulation Models

Model	Function
DW01.DW_DCT_2D_CFG_SIM	Design unit name for VHDL simulation
dw/dw01/src/DW_dct_2d_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_dct_2d.v	Verilog simulation model source code

Functional Description

Contemporary image/audio data processing applications use transform coding as an integral part of the efficient storage and transmission of signals. Current transmission and storage systems require a reduction in data stream size. Conversely, the transmission medium attempts to add redundant information to obtain the highest possible transmission quality. In order to achieve the reduction in data stream size, we need to devise a method of compression or elimination of data.

The discrete cosine transforms forms an integral part of current digital signal processing. The basis of the utility of the transform function relies on the fact that most analog waveforms perceptible to humans contain a large amount of redundant information. This redundancy exists as correlation between neighboring data samples in the digital domain. In still image processing, the redundant information is contained in the relative similarity between neighboring pixels. In order to achieve reduction in data stream size, the transform attempts to remove as much of the redundancy as is possible. Transforms perform a perfect, or lossless transformation of the data as spatial displacements into spatial frequencies. The inverse function reverses this transform and recovers the image data perfectly. The only loss involved in this transform is due to accuracy/truncation/rounding and another step outside of the transform called quantization.

The DW_dct_2d implements the DCT-II. This is described in detail below. The device uses coefficients and data at the input port and generates the DCT data at the output. The data is read using radd, and the forward DCT data is read by rows (0,1,2 to n*n-1). The inverse DCT (IDCT) reads data by columns, (0,n,2n,...1,n+1,2n+1,... to n*(n-1)). This device requires an intermediate RAM to hold the first pass results. This RAM is written by columns and read by rows. It is read continuously and written at tp_wr_n. If continuous stream data is being converted, a dual-length RAM and a toggle method is necessary. This allows the initial data to be written into the transposition memory and then toggled, and the next block is then written to the new transposition memory while the initial data is read from the first transposition block. In this way, the intermediate terms are continually written and read.

The method used for the DCT formula follows. The DCT-II is the most commonly used equation, and is the one referred to when we say DCT. The 1-D DCT formulas are:

1-D DCT (equation (1))

$$X(k) = \sum_{p=0}^{n-1} x(p)C(p)\cos{(\frac{(2p+1)k\pi}{2n})}$$


2-D DCT (equation (2))

$$X(k,j) = C(k)C(j) \sum_{p=0}^{n-1} \left(\sum_{m=0}^{n-1} x(p,m) \cos\left(\frac{(2m+1)k\pi}{2n}\right) \right) \cos\left(\frac{(2p+1)j\pi}{2n}\right)$$

where

$$C(i) = \begin{cases} \frac{1}{\sqrt{n}} & \text{for } i = 0\\ \sqrt{\frac{2}{n}} & \text{otherwise} \end{cases}$$

This property, separability, allows the transform of a 2-D image to be computed in two steps by successive 1-D operations. First, do the operation of a 1-D transform on the row data, and then the second operation on the resulting data in by column.



This device uses the intermediate memory to hold the g(x,v) results listed above.

The scaled coefficients provided as parameters are defined by the following formula:

$$Coef(i) = \begin{cases} C(0) = \frac{1}{\sqrt{n}} & when i = 0\\ C(1)\cos\left(\frac{i\pi}{2n}\right) = \sqrt{\frac{2}{n}}\cos\left(\frac{i\pi}{2n}\right) & when i > 0 \end{cases}$$

Where i=0 corresponds to *co_a*, i=1 corresponds to *co_b*, and so on.

These scaled coefficients can be generated using the following Perl script (call it gen_coef.pl):

```
#!/usr/local/bin/perl -w
use Math::Trig;
$N = 8;
if(defined $ARGV[0]){
  N = ARGV[0];
my $colent = 0;
my \$rowcnt = 0;
  for ($rowcnt = 0; $rowcnt < $N; $rowcnt += 1) {#col
      $Alpha = 1/sqrt($N) if $rowcnt == 0; #scaling factor
      $Alpha = sqrt(2/$N) if $rowcnt != 0; #scaling factor
       = ((\$Alpha*(cos(((2*\$colcnt +1)*\$rowcnt*pi)/(2*\$N))))); 
      $rad /= 1.52590;# convert to decimal fraction
      $rad *= 1000000;#scale up
      rad += 0.5; \#round up
      $rad /= 10;#round up
      \#$rad = int($rad);
      $rad = sprintf("%04d",$rad ) ;#set decimal places
      print "$rad\n";
```

This script will print a series of coefficients based on the 'n' number provided. For example, 'gen_coef.pl 8' will generate coefficients for an 8x8 DCT matrix.

Timing Diagrams

Figure 1-1 displays timing from start to the first tp_wr_n write to transpose memory, for forward DCT.

Figure 1-1 'start' to the First 'tp_wr_n' Write to Transpose Memory





Figure 1-2 on page 9 presents the Done/Ready timing diagram that shows, for n = 8, the timing of the signal done output to the ready output. The done signal signifies the last input data has been read, while ready signifies the last transform data is ready.

Figure 1-2 Done / Ready Timing



Related Topics

- Math Arithmetic Overview
- DesignWare Building Block IP User Guide

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE, WORK;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
entity DW dct 2d inst is
  generic (
    inst bpp : NATURAL := 8;
    inst n : NATURAL := 8;
    inst req out : NATURAL := 0;
    inst tc mode : NATURAL := 0;
    inst rt mode : NATURAL := 1;
    inst idct mode : NATURAL := 0;
    inst co a : NATURAL := 23170;
    inst co b : NATURAL := 32138;
    inst co c : NATURAL := 30274;
    inst co d : NATURAL := 27245;
    inst co e : NATURAL := 23170;
    inst co f : NATURAL := 18205;
    inst co g : NATURAL := 12541;
    inst co h : NATURAL := 6393;
    inst co i : NATURAL := 00000;
    inst co j : NATURAL := 00000;
    inst co k : NATURAL := 00000;
    inst co 1 : NATURAL := 00000;
    inst co m : NATURAL := 00000;
    inst co n : NATURAL := 00000;
    inst co o : NATURAL := 00000;
    inst co p : NATURAL := 00000
    );
  port (
    inst clk: in std logic;
    inst rst n : in std logic;
    inst init n : in std logic;
    inst enable : in std logic;
    inst start : in std logic;
    inst dct rd data : in std logic vector(inst bpp+(inst n/2*inst idct mode)-1 downto
0);
    inst tp rd data: in std logic vector(inst bpp/2+inst bpp+3+((1-inst tc mode)*(1-
inst idct mode)) downto 0);
    tp rd add inst : out std logic vector(bit width(inst n*inst n)-1 downto 0);
    tp wr add inst : out std logic vector(bit width(inst n*inst n)-1 downto 0);
    tp wr data inst : out std logic vector(inst bpp/2+inst bpp+3+((1-inst tc mode)*(1-
inst idct mode)) downto 0);
    tp wr n inst : out std logic;
    dct rd add inst : out std logic vector(bit width(inst n*inst n)-1 downto 0);
    dct wr add inst : out std logic vector(bit width(inst n*inst n)-1 downto 0);
    dct wr n inst : out std logic;
```

```
done inst : out std logic;
    ready inst : out std logic;
    dct wr data inst : out std logic vector(inst bpp-1+(inst n/2*(1-inst idct mode))
downto 0)
    );
    end DW dct 2d inst;
architecture inst of DW dct 2d inst is
    component DW_dct_2d
     generic (
        bpp : NATURAL := 8;
        n : NATURAL := 8;
        reg out : NATURAL := 0;
        tc mode : NATURAL := 0;
        rt mode : NATURAL := 1;
        idct mode : NATURAL := 0;
        co a : NATURAL := 23170;
        co b : NATURAL := 32138;
        co c : NATURAL := 30274;
        co d : NATURAL := 27245;
        co e : NATURAL := 23170;
        co f : NATURAL := 18205;
        co q : NATURAL := 12541;
        co h : NATURAL := 6393;
        co i : NATURAL := 00000;
        co j : NATURAL := 00000;
        co k : NATURAL := 00000;
        co 1 : NATURAL := 00000;
        co_m : NATURAL := 00000;
        co n : NATURAL := 00000;
        co o : NATURAL := 00000;
        co p : NATURAL := 00000 );
     port (clk
                  : in std logic;
        rst n : in std logic;
        init n : in std logic;
        enable: in std logic;
        start : in std logic;
        dct rd data : in std logic vector(bpp+(n/2*idct mode)-1 downto 0);
        tp rd data : in std logic vector(bpp/2+bpp+3+((1-tc mode)*(1-idct mode))
downto 0);
        tp rd add : out std logic vector(bit width(n*n)-1 downto 0);
        tp wr add : out std logic vector(bit width(n*n)-1 downto 0);
        tp wr data : out std logic vector(bpp/2+bpp+3+((1-tc mode)*(1-idct mode))
downto 0);
        tp wr n : out std logic;
        dct rd add : out std logic vector(bit width(n*n)-1 downto 0);
        dct wr add : out std logic vector(bit width(n*n)-1 downto 0);
```

```
dct wr n : out std logic;
        done : out std logic;
        ready: out std logic;
        dct wr data : out std logic vector(bpp-1+(n/2*(1-idct mode)) downto 0)
        );
    end component;
begin
    -- Instance of DW dct 2d
    U1 : DW dct 2d
    generic map ( bpp => inst_bpp,
                      n \Rightarrow inst n,
                      reg out => inst reg out,
                      tc mode => inst tc mode,
                      rt mode => inst rt mode,
                      idct mode => inst idct mode,
                      co a => inst co a,
                      co b => inst_co_b,
                      co c => inst co c,
                      co d => inst co d,
                      co e => inst co e,
                      co_f => inst_co_f,
                      co g => inst co g,
                      co h => inst co h,
                      co_i => inst_co_i,
                      co j => inst co j,
                      co k => inst co k,
                      co l => inst co l,
                      co m => inst co m,
                      co n => inst co n,
                      co o => inst co o,
                      co p => inst co p )
    port map ( clk => inst_clk,
                      rst n => inst rst n,
                      init n => inst init n,
                      enable => inst enable,
                      start => inst start,
                      dct rd data => inst dct rd data,
                      tp rd data => inst tp rd data,
                      tp rd add => tp rd add inst,
                      tp wr add => tp wr add inst,
                      tp wr data => tp wr data inst,
                      tp wr n => tp wr n inst,
                      dct rd add => dct rd add inst,
                      dct wr add => dct wr add inst,
                      dct wr n => dct wr n inst,
                      done => done inst,
                      ready => ready inst,
```

```
dct_wr_data => dct_wr_data_inst );
end inst;
```

HDL Usage Through Component Instantiation - Verilog

```
module DW dct 2d inst( inst clk,
                      inst rst n,
                      inst init n,
                      inst enable,
                      inst start,
                      inst dct rd data,
                      inst tp rd data,
                      tp_rd_add_inst,
                      tp wr add inst,
                      tp_wr_data_inst,
                      tp_wr_n_inst,
                      dct rd add inst,
                      dct wr add inst,
                      dct wr n inst,
                      done inst,
                      ready inst,
                      dct_wr_data_inst );
parameter bpp = 8;
parameter n = 8;
parameter reg out = 1;
parameter tc mode = 0;
parameter rt mode = 1;
parameter idct mode = 1;
parameter co a = 23170;
parameter co b = 32138;
parameter co c = 30274;
parameter co d = 27245;
parameter co e = 23170;
parameter co f = 18205;
parameter co_g = 12541;
parameter co h = 6393;
parameter co i = 00000;
parameter co_j = 00000;
parameter co k = 00000;
parameter co l = 00000;
parameter co m = 00000;
parameter co n = 00000;
```

```
parameter co o = 00000;
parameter co p = 00000;
`define addr width 6 // addr width is ceil(log2(n * n))
input inst clk;
input inst rst n;
input inst init n;
input inst enable;
input inst start;
input [bpp+(n/2*idct mode)-1:0] inst dct rd data;
input [bpp/2+bpp+3+((1-tc mode)*(1-idct mode)) : 0] inst tp rd data;
output [`addr width-1 : 0] tp rd add inst;
output [`addr width-1 : 0] tp wr add inst;
output [bpp/2+bpp+3+((1-tc mode)*(1-idct mode)) : 0] tp wr data inst;
output tp wr n inst;
output ['addr width-1 : 0] dct rd add inst;
output [`addr_width-1 : 0] dct_wr_add_inst;
output dct wr n inst;
output done inst;
output ready inst;
output [bpp-1+(n/2*(1-idct mode)) : 0] dct wr data inst;
    // Instance of DW dct 2d
DW dct 2d #(bpp, n, req out, tc mode, rt mode, idct mode,
            co a, co b, co c, co d, co e, co f, co g, co h, co i, co j,
            co k, co l, co m, co n, co o, co p)
      U1 ( .clk(inst clk),
               .rst n(inst rst n),
               .init n(inst init n),
               .enable(inst enable),
               .start(inst start),
               .dct rd data(inst dct rd data),
               .tp rd data(inst tp rd data),
               .tp rd add(tp rd add inst),
               .tp wr add(tp wr add inst),
               .tp wr data(tp wr data inst),
               .tp wr n(tp wr n inst),
               .dct rd add(dct rd add inst),
               .dct wr add(dct wr add inst),
               .dct wr n(dct wr n inst),
               .done(done inst),
               .ready(ready inst),
               .dct wr data(dct wr data inst) );
```

endmodule

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
July 2021	DWBB_202106.1	■ Removed redundant text on page 1
		■ Added the Width column and two missing pins to Table 1-1 on page 1
		 Added coefficient formula for coefficient parameters in Table 1-2 on page 2 and on page 7
		■ Updated the 1-D DCT formula on page 6 and the coefficient formula on page 6
		■ Updated the flow diagram on page 6
		■ Updated the waveform diagrams on page 8 and page 9
		■ Updated the instantiation examples on page 10 and page 13
		■ Added this Revision History table and the document links on this page

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com