

# DW\_arb\_2t

## Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme

Version, STAR, and myDesignWare Subscriptions: [IP Directory](#)


### Features and Benefits

- Parameterizable number of clients
- Programmable mask for all clients
- Park feature - default grant when no requests are pending
- Lock feature - ability to lock the currently granted client
- Registered/unregistered outputs

### Applications

- Control application
- Networking
- Bus interfaces

### Revision History



### Description

DW\_arb\_2t implements a parameterized, synchronous arbiter with a two-tiered arbitration scheme. In this scheme, you program each client with a priority value that is  $p\_width$  bits wide. These priority values are considered in the first tier of arbitration. When more than one client has the same priority value, the second tier of arbitration, a fair-among-equals scheme, is used.

Component pins are described in [Table 1-1](#) and configuration parameters are described in [Table 1-2](#).

**Table 1-1 Pin Description**

Pin Name	Width	Direction	Function
clk	1 bit	Input	Input clock
rst_n	1 bit	Input	Asynchronous reset for all registers (active low)
init_n	1 bit	Input	Synchronous reset for all registers (active low)
enable	1 bit	Input	Enables clocking (active high)
request	$n$ bits	Input	Input request from clients
prior	$n \times p\_width$ bits	Input	Priority vector from the clients of the arbiter

**Table 1-1 Pin Description (Continued)**

Pin Name	Width	Direction	Function
lock	$n$ bits	Input	Active high signal to lock the grant to the current request <ul style="list-style-type: none"> <li>For <math>\text{lock}(i) = 1</math>, the arbiter is locked to <math>\text{request}(i)</math>, if it is currently granted.</li> <li>For <math>\text{lock}(i) = 0</math>, the lock on the arbiter is removed.</li> </ul>
mask	$n$ bits	Input	Active high input to mask specific clients <ul style="list-style-type: none"> <li>For <math>\text{mask}(i) = 1</math>, <math>\text{request}(i)</math> is masked.</li> <li>For <math>\text{mask}(i) = 0</math>, the mask on the <math>\text{request}(i)</math> is removed.</li> </ul>
parked	1 bit	Output	Flag to indicate that there are no requesting clients and the grant of resources has defaulted to <i>park_index</i>
granted	1 bit	Output	Flag to indicate that arbiter has issued a grant to one of the clients
locked	1 bit	Output	Flag to indicate that the arbiter is locked by a client
grant	$n$ bits	Output	Grant output
grant_index	$\text{ceil}(\log_2 n)$ bits	Output	Index of the requesting client that has been currently granted or the client designated by <i>park_index</i> in <i>park_mode</i>

**Table 1-2 Parameter Description**

Parameter	Values	Description
$n$	2 to 32 Default: 4	Number of arbiter clients
p_width	1 to 5 Default: 2	Width of the priority vector of each client
park_mode	0 or 1 Default: 1	<ul style="list-style-type: none"> <li>1: Includes logic to enable parking when no clients are requesting</li> <li>0: Contains no logic for parking</li> </ul>
park_index	0 to $n-1$ Default: 0	Index of the client used for parking
output_mode	0 or 1 Default: 1	<ul style="list-style-type: none"> <li>1: Includes registers at the outputs (for more, see <a href="#">Figure 1-3</a> on page 5)</li> <li>0: Contains no output registers (for more, see <a href="#">Figure 1-4</a> on page 6)</li> </ul>

**Table 1-3 Synthesis Implementations**

Implementation Name	Function	License Feature Required
rtl	Synthesis Model	DesignWare

**Table 1-4 Simulation Models**

Model	Function
DW05.DW_ARB_2t_SIM_CFG	Design unit name for VHDL simulation
dw/dw05/DW_arb_2t_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_arb_2t.v	Verilog simulation model source code

**Table 1-5 Arbiter Status Flags**

Flag	Characteristic	Description
parked	If parked is active, there are no active requests at the input of the arbiter.	The parked output, active high, indicates that grant of the resources has defaulted to the client defined by <i>park_index</i> in <i>park_mode</i> = 1. In <i>park_mode</i> = 0, this flag does not exist.
granted	If granted is active, there is at least one active request at the input of the arbiter.	The granted output, active high, indicates that the grant of resources is to one of the actively requesting inputs.
locked	If locked is active, the current grant and the corresponding lock signal must be active.	The locked output, active high, indicates that the currently granted client has locked out all other clients.

## Functional Description

The DW\_arb\_2t component uses two-tier arbitration based on the concatenated numeric priority values on the input port, *prior*. In the first tier of arbitration, clients that are programmed with lower numeric values have higher arbitration priority. Thus, when the bits of the *prior* input for a particular client are set to all zeros, that client is part of the highest priority group.

If two or more clients have the same priority value, a second-tier arbitration (based on a fair-among-equals scheme) is used. In this scheme, the grant is issued fairly on a cycle-by-cycle basis (for one cycle each) among requesting clients that are in the same priority group.

All the input requests from arbiter clients are assumed to be synchronous to the arbiter clock signal *clk*.


The lock, park and mask features add flexibility to the arbiter.

- The lock feature, which is controlled by the *lock\_mode* parameter, enables one client, despite requests from other clients, to have an exclusive grant for the duration of the corresponding *lock* input. After a client receives the grant, it can lock out other clients from the arbitration process by setting the corresponding *lock* input.
- The park feature, which is controlled by the *park\_mode* parameter, allows the resources to be granted to a designated client defined by the *park\_index* parameter when there are no active requests pending. Parking a grant to a designated client saves an arbitration cycle and the parked client can lock the grant without issuing a request to the arbiter.
- By setting bits of the *mask* input, the corresponding clients are masked off from consideration for arbitration. The mask remains active until the mask bit for the corresponding client is reset.

The arbiter flags (*locked*, *granted*, and *parked*) indicate arbiter status. [Table 1-5](#) describes the status flags.

As stated earlier, the `prior` input is an  $n \times p\_width$  wide vector formed by concatenating the priority values of all clients, as shown in Figure 1-1.

**Figure 1-1 Priority Vector (prior)**




If two or more clients are programmed with the same priority value and are requesting the grant (and there are no other clients requesting at a higher priority level), the grant is issued to one among those clients on a fair-among-equal basis, for one cycle for each arbitration.

For this second-tier arbitration, DW\_arb\_2t maintains an internal register containing **internal priority** values (ranging from 0 to  $2^{\text{ceil}(\log_2 n)} - 1$ ) that is updated each cycle. For each request, the internal priority is appended to the client priority value and the result determines which of the requesting clients gets the grant.

The internal priorities are updated based on the current state of the arbiter. The state diagram in Figure 1-2 on page 4 details the different states of the arbiter.

**Figure 1-2 Two-Tiered Arbitration Scheme**



The criteria used to update the priorities are as follows:

- The non-requesting clients have their internal priorities set to the lowest value of  $2^{\lceil \log_2 n \rceil} - 1$ .
- The internal priorities of actively requesting clients are increased by one each cycle until granted.
- The internal priority is rolled over to lowest priority value when highest priority is reached but the request is not granted. This happens when a client whose external priority is lower than currently granted and it has not received the grant in the last  $n$  cycles.
- The internal priority of the currently granted client is set to the lowest value in the next cycle.

In the lock state, the internal priorities of actively requesting inputs are held at the levels they were prior to entering the lock state. But, if any of the inputs de-assert the request during the lock state, its internal priority is set to the lowest level.

A potential deadlock condition could occur if two or more clients have the same priority value and assert the request during the same cycle. In such cases, the DW\_arb\_2t uses the index of clients as a tie-breaker among the requesting clients. For example, the client connected to the input request [0] has the highest priority, while the client connected to request [ $n-1$ ] has the lowest priority.

## Block Diagrams

Figure 1-3 Block Diagram of DW\_arb\_2t Arbiter, *output\_mode* = 1





Figure 1-4 Block Diagram of DW\_arb\_2t Arbiter *output\_mode = 0*



## Suppressing Warning Messages During Verilog Simulation

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW\_SUPPRESS\_WARN macro in either of the following ways:

- Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_SUPPRESS_WARN
```

- Or, include a command line option to the simulator, such as:

```
+define+DW_SUPPRESS_WARN (which is used for the Synopsys VCS simulator)
```

The warning messages for this model include the following:

- If values other than 1 or 0 are present on a clock port, the following message is displayed:

```
WARNING: <instance_path>.<clock_name>_monitor:  
        at time = <timestamp>, Detected unknown value, x, on <clock_name> input.
```

To suppress only this warning message for all DWBB components, use the following macro:

- Define the DW\_DISABLE\_CLK\_MONITOR macro. You can define this macro in the following ways:

- Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_DISABLE_CLK_MONITOR
```

- Or, include a command line option to the simulator, such as:


```
+define+DW_DISABLE_CLK_MONITOR (which is used for the Synopsys VCS simulator)
```

This message is also suppressed using the DW\_SUPPRESS\_WARN macro explained earlier.

## Timing Waveforms

The following figures shows timing diagrams for various conditions:

Figure 1-5 Waveform 1




The priorities of the three clients of the arbiter in the above mentioned case are `client [0] =1`, `client [1] =0`, and `client [2] =2`.

Any client can be masked off by setting the corresponding mask bit. By doing so it will not be considered for the arbitration. If mask bits are set and none of the non-masked clients are actively requesting, the arbiter will be parked to the designated client defined by `park_index`. In the non-locked state of the arbiter, setting the mask bit of the currently granted client effectively invalidates the request from the client. In the following cycle, the current grant is de-asserted, and based on the current unmasked requests from other clients, a new client is generated. However, when a client has locked the arbiter, setting the mask bit of any client has no effect on the current grant.




Figure 1-6 Waveform 2



The priorities of the three clients of the arbiter in the above mentioned case are `client[0]=1`, `client[1]=0`, and `client[2]=2`.

Figure 1-7 Waveform 3



The priorities of the three clients of the arbiter in the above mentioned case are all equal - `client [0]=1`, `client [1]=1`, and `client [2]=1`.

In Figure 1-8, the values of `prior` are shown only in hexadecimal.

Figure 1-8 Waveform 4





Figure 1-9 Waveform 5



## Related Topics

- [Application Specific – Control Logic Overview](#)
- [DesignWare Building Block IP User Guide](#)

## HDL Usage Through Component Instantiation - VHDL

```

library IEEE,DWARE;
use IEEE.std_logic_1164.all;
use DWARE.DWpackages.all;
use DWARE.dw_foundation_comp.all;

entity DW_arb_2t_inst is
  generic (
    inst_n : NATURAL := 4;
    inst_p_width : NATURAL := 2;
    inst_park_mode : NATURAL := 1;
    inst_park_index : NATURAL := 0;
    inst_output_mode : NATURAL := 1
  );
  port (
    inst_clk : in std_logic;
    inst_rst_n : in std_logic;
    inst_init_n : in std_logic;
    inst_enable : in std_logic;
    inst_request : in std_logic_vector(inst_n-1 downto 0);
    inst_prior : in std_logic_vector(inst_p_width*inst_n-1 downto 0);
    inst_lock : in std_logic_vector(inst_n-1 downto 0);
    inst_mask : in std_logic_vector(inst_n-1 downto 0);
    parked_inst : out std_logic;
    granted_inst : out std_logic;
    locked_inst : out std_logic;
    grant_inst : out std_logic_vector(inst_n-1 downto 0);
    grant_index_inst : out std_logic_vector(bit_width(inst_n)-1
      downto 0)
  );
end DW_arb_2t_inst;

```

architecture inst of DW\_arb\_2t\_inst is

begin

```

-- Instance of DW_arb_2t
U1 : DW_arb_2t
generic map (
  n => inst_n,
  p_width => inst_p_width,
  park_mode => inst_park_mode,
  park_index => inst_park_index,
  output_mode => inst_output_mode
)
port map (
  clk => inst_clk,

```

```
        rst_n => inst_rst_n,
        init_n => inst_init_n,
        enable => inst_enable,
        request => inst_request,
        prior => inst_prior,
        lock => inst_lock,
        mask => inst_mask,
        parked => parked_inst,
        granted => granted_inst,
        locked => locked_inst,
        grant => grant_inst,
        grant_index => grant_index_inst
    );

end inst;

-- pragma translate_off
configuration DW_arb_2t_inst_cfg_inst of DW_arb_2t_inst is
    for inst
        end for; -- inst
end DW_arb_2t_inst_cfg_inst;
-- pragma translate_on
```

## HDL Usage Through Component Instantiation - Verilog

```

module DW_arb_2t_inst( inst_clk, inst_rst_n, inst_init_n, inst_enable,
                      inst_request, inst_prior, inst_lock, inst_mask, parked_inst,
                      granted_inst, locked_inst, grant_inst, grant_index_inst );

parameter inst_n = 4;
parameter inst_p_width = 2;
parameter inst_park_mode = 1;
parameter inst_park_index = 0;
parameter inst_output_mode = 1;

`define bit_width_n 2// bit_width_n is set to ceil(log2(n))

input inst_clk;
input inst_rst_n;
input inst_init_n;
input inst_enable;
input [inst_n-1 : 0] inst_request;
input [inst_p_width*inst_n-1 : 0] inst_prior;
input [inst_n-1 : 0] inst_lock;
input [inst_n-1 : 0] inst_mask;
output parked_inst;
output granted_inst;
output locked_inst;
output [inst_n-1 : 0] grant_inst;
output [`bit_width_n-1 : 0] grant_index_inst;

// Instance of DW_arb_2t
DW_arb_2t #(inst_n, inst_p_width, inst_park_mode, inst_park_index,
            inst_output_mode) U1 (
    .clk(inst_clk),
    .rst_n(inst_rst_n),
    .init_n(inst_init_n),
    .enable(inst_enable),
    .request(inst_request),
    .prior(inst_prior),
    .lock(inst_lock),
    .mask(inst_mask),
    .parked(parked_inst),
    .granted(granted_inst),
    .locked(locked_inst),
    .grant(grant_inst),
    .grant_index(grant_index_inst) );

endmodule

```

## Revision History

For notes about this release, see the [DesignWare Building Block IP Release Notes](#).

For lists of both known and fixed issues for this component, refer to the [STAR report](#).

For a version of this datasheet with visible change bars, click [here](#).

Date	Release	Updates
July 2020	DWBB_201912.5	<ul style="list-style-type: none"><li>Adjusted content and title of “<a href="#">Suppressing Warning Messages During Verilog Simulation</a>” on page 7 and added the DW_SUPPRESS_WARN macro</li></ul>
June 2020	DWBB_201812.4	<ul style="list-style-type: none"><li>In “<a href="#">Functional Description</a>” on page 3, clarified the arbitration behavior</li><li>Removed an unneeded diagram</li></ul>
October 2019	DWBB_201903.5	<ul style="list-style-type: none"><li>Added “Disabling Clock Monitor Messages”</li></ul>
March 2019	DWBB_201903.0	<ul style="list-style-type: none"><li>Removed minPower designation from this datasheet</li><li>Added this Revision History table and the document links on this page</li></ul>



## Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

### Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

### Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

### Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at <https://www.synopsys.com/company/legal/trademarks-brands.html>.

All other product or company names may be trademarks of their respective owners.

### Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

### Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc.  
[www.synopsys.com](http://www.synopsys.com)

