

DW01_satrnd

Arithmetic Saturation and Rounding Logic

Version, STAR, and myDesignWare Subscriptions: IP Directory

Features and Benefits

Revision History

- Parameterized word length
- Dynamically or statically configurable
- Arithmetic saturation (clipping) or wrap-around for MSB truncation
- Round to nearest logic for LSB truncation
- Signed and unsigned data operation

din dout tc rnd ov sat

Applications

- Digital Signal Processing (DSP)
- Graphics

Description

DW01_satrnd performs arithmetic, precision-handling rounding and saturation functions on its input bus din.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
din	width bits	Input	Input data
tc	1 bit	Input	Two's complement control ■ 0 = Unsigned ■ 1 = Signed
sat	1 bit	Input	Saturation enable 0 = No saturation 1 = Enable saturation
rnd	1 bit	Input	Rounding enable 0 = No rounding 1 = Enable rounding
ov	1 bit	Output	Overflow status
dout	msb_out - lsb_out + 1 bits	Output	Output data

Table 1-2 Parameter Description

Parameter	Values	Description
width	≥ 2 Default: 16	Word length of din
msb_out	width–1 ≥ msb_out > lsb_out Default: 15	dout MSB position after truncation of din MSBs
lsb_out	msb_out > lsb_out ≥ 0 Default: 0	dout LSB position after truncation of din LSBs

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare

Table 1-4 Simulation Models

Model	Function	
DW01.DW01_SATRND_CFG_SIM	Design unit name for VHDL simulation	
dw/dw01/src/DW01_satrnd_sim.vhd	VHDL simulation model source code	
dw/sim_ver/DW01_satrnd.v	Verilog simulation model source code	

The width of the din bus is set with the width parameter. The output bus, dout, is a subset of din. The width of dout is determined by the msb_out and lsb_out parameters such that dout equals din(msb_out:lsb_out).

When the least significant bits $din(lsb_out-1:0)$ are truncated, the round-to-nearest operation is performed if rounding is enabled (rnd = 1) and overflow has not occurred (ov = 0).


When the most significant bits din(width-1:msb_out+1) are truncated or rounding of a maximally positive value has occurred, data wrap-around may occur as a consequence of the finite data word length.

If saturation is enabled (sat = 1) and overflow has occurred (ov 1), the output dout is saturated (or clipped) according to whether:

- The input data din is signed (tc = 1) or unsigned (tc = 0), and
- The sign of din.

Saturation always takes precedence over rounding. If overflow occurs and both saturation and rounding modes are enabled, the output dout is the saturation value.

Figure 1-1 Block Diagram



Related Topics

- Math Arithmetic Overview
- DesignWare Building Block IP User Guide

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW01 satrnd inst is
 generic (inst width
                       : POSITIVE := 8;
            inst msb out : NATURAL := 7;
            inst lsb out : NATURAL := 1 );
 port ( inst din : in std logic vector(inst width-1 downto 0);
         inst tc : in std logic;
         inst sat : in std_logic;
         inst rnd : in std logic;
        ov inst : out std logic;
        dout inst : out std logic vector(inst msb out-inst lsb out downto 0)
       );
end DW01 satrnd inst;
architecture inst of DW01 satrnd inst is
begin
  -- Instance of DW01 satrnd
 U1 : DW01 satrnd
   generic map ( width => inst width,
                                        msb out => inst msb out,
                  lsb_out => inst_lsb out )
   port map (din => inst din, tc => inst tc, sat => inst sat,
              rnd => inst_rnd, ov => ov_inst, dout => dout_inst );
end inst;
-- pragma translate off
configuration DW01 satrnd inst cfg inst of DW01 satrnd inst is
  for inst
 end for; -- inst
end DW01 satrnd inst cfg inst;
-- pragma translate on
```

HDL Usage Through Component Instantiation - Verilog

```
module DW01_satrnd_inst( inst_din, inst_tc, inst_sat, inst_rnd,
                         ov_inst, dout_inst );
 parameter width = 8;
 parameter msb out = 7;
 parameter lsb_out = 1;
  input [width-1 : 0] inst_din;
  input inst tc;
  input inst sat;
  input inst_rnd;
 output ov inst;
  output [msb_out-lsb_out : 0] dout_inst;
  // Instance of DW01 satrnd
 DW01 satrnd #(width, msb out, lsb out)
   U1 ( .din(inst_din),    .tc(inst_tc),
                                           .sat(inst_sat),
         .rnd(inst rnd),
                         .ov(ov inst),
                                           .dout(dout inst) );
endmodule
```

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
January 2019	DWBB_201806.5	■ Updated example in "HDL Usage Through Component Instantiation - VHDL" on page 4
		■ Added this Revision History table and the document links on this page

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com