

DW_fifo_s1_df


Synchronous (Single Clock) FIFO with Dynamic Flags

Version, STAR and Download Information: IP Directory

Features and Benefits

Revision History

- Fully registered synchronous flag output ports
- D flip-flop-based memory array for high testability
- All operations execute in a single clock cycle
- FIFO empty, half full, and full flags
- FIFO error flag indicating underflow, overflow, and pointer corruption
- Dynamically programmable almost full and almost empty flags
- Parameterized word width
- Parameterized word depth
- Parameterized reset mode (synchronous or asynchronous, memory array initialized or not)



Description

DW_fifo_s1_df is a fully synchronous, single-clocked FIFO. It combines the DW_fifoctl_s1_df FIFO controller and the DW_ram_r_w_s_dff flip-flop-based RAM DesignWare Building Blocks.

The FIFO provides parameterized width and depth, and a full complement of flags: full, almost full, half full, almost empty, empty, and error.

Reset can be selected at instantiation to be either synchronous or asynchronous, and can either include or exclude the RAM array.

The DW_fifo_s1_df is recommended for relatively small configurations. For large FIFOs, you should consider using the DW_fifoctl_s1_df in conjunction with a compiled, full-custom RAM array.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
clk	1 bit	Input	Input clock
rst_n	1 bit	Input	Reset input, active low (asynchronous if <i>rst_mode</i> = 0 or 2, synchronous if <i>rst_mode</i> = 1 or 3)
push_req_n	1 bit	Input	FIFO push request, active low
pop_req_n	1 bit	Input	FIFO pop request, active low
diag_n	1 bit	Input	Diagnostic control, active low

Table 1-1 Pin Description (Continued)

Pin Name	Width	Direction	Function
ae_level	ceil(log ₂ [depth]) bits	Input	Almost empty level (the number of words in the FIFO at or below which the almost_empty flag is active)
af_thresh	ceil(log ₂ [depth]) bits	Input	Almost full threshold (the number of words stored in the FIFO at or above which the almost_full flag is active)
data_in	width bits	Input	FIFO data to push
empty	1 bit	Output	FIFO empty output, active high
almost_empty	1 bit	Output	FIFO almost empty output, active high
half_full	1 bit	Output	FIFO half full output, active high
almost_full	1 bit	Output	FIFO almost full output, active high
full	1 bit	Output	FIFO full output, active high
error	1 bit	Output	FIFO error output, active high
data_out	width bits	Output	FIFO data to pop

Table 1-2 Parameter Description

Parameter	Values	Description
width	1 to 2048, Default: 8	Width of data_in and data_out buses
depth	2 to 1024, Default: 4	Number of memory elements used in FIFO
err_mode	0 to 2 Default: 0	 Error mode ■ 0: Underflow/overflow and pointer latched checking ■ 1: Underflow/overflow latched checking ■ 2: Underflow/overflow unlatched checking
rst_mode	0 to 3 Default: 0	Reset mode 0 = asynchronous reset including memory 1: Synchronous reset including memory 2: Asynchronous reset excluding memory 3: Synchronous reset excluding memory

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl	Synthesis Model	DesignWare

Table 1-4 Simulation Models

Model	Function
DW06.DW_FIFO_S1_DF_CFG_SIM	Design unit name for VHDL simulation
dw/dw06/src/DW_fifo_s1_df_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_fifo_s1_df.v	Verilog simulation model source code

Table 1-5 Error Mode Description

error_mode	Error Types Detected	Error Output	diag_n
0	Underflow/Overflow and Pointer Corruption	Latched	Connected
1	Underflow/Overflow	Latched	N/C
2	Underflow/Overflow	Not Latched	N/C

Writing to the FIFO (Push)

A push is executed when the push reg n input is asserted (low), and either:

■ The full flag is inactive (low),

or:

- The full flag is active (high), and
- The pop_req_n input is asserted (low).

Thus, a push can occur even if the FIFO is full, as long as a pop is executed in the same cycle.

Asserting push_req_n in either of the above cases causes the data at the data_in port to be written to the next available location in the FIFO. This write occurs on the clk following the assertion of push_req_n. The data at the data_in port must be stable for a setup time before the rising edge of clk.

An error occurs if a push is attempted while the FIFO is full. That is, if:

- The push_req_n input is asserted (low),
- The full flag is active (high), and
- The pop req n input is inactive (high).

Reading from the FIFO (Pop)

A pop operation occurs when pop_req_n is asserted (low), as long as the FIFO is not empty. Asserting pop_req_n causes the internal read pointer to be incremented on the next rising edge of clk. Thus, the RAM read data must be captured on the clk following the assertion of pop_req_n.

For details of the pop operation, see "Timing Waveforms" on page 8.

An error occurs if:

- The pop_req_n input is active (low), and
- The empty flag is active (high).

Simultaneous Push and Pop

Push and pop can occur at the same time if there is data in the FIFO, even when the FIFO is full. With the FIFO not empty, the internal read pointer points to the next address to be popped, and the pop data is available at the data_out output. When pop_req_n and push_req_n are both asserted, the following events occur on the next rising edge of clk:

- Pop data is captured by the next stage of logic after the FIFO, and
- The new data is pushed into the same location from which the data was popped.

Thus, there is no conflict in a simultaneous push and pop when the FIFO is full. A simultaneous push and pop cannot occur when the FIFO is empty, since there is no pop data to prefetch. However, push data is captured in the FIFO.

Reset

rst mode

This parameter selects whether reset is asynchronous ($rst_mode = 0$ or 2) or synchronous ($rst_mode = 1$ or 3). If an asynchronous mode is selected, asserting rst_n (setting it low) immediately causes the internal address pointers to be set to 0, and the flags and error outputs to be initialized. If a synchronous mode is selected, the address pointers, flags, and error outputs are initialized at the rising edge of clk after the assertion of rst_n .

The error outputs and flags are initialized as follows:

- The empty and almost empty are initialized to 1, and
- All other flags and the error output are initialized to 0.

If $rst_mode = 0$ or 1, the RAM array is also initialized when rst_n is asserted. If $rst_mode = 2$ or 3, only the address pointers, and error and flag outputs are initialized; the RAM array is not initialized.

Errors

The *err_mode* parameter determines which possible fault conditions are detected, and whether the error output remains active until reset or for only the clock cycle in which the error is detected.

When the *err_mode* parameter is set to 0 at design time, the diag_n input provides an unconditional synchronous reset to the value of the read pointer. This can be used to intentionally cause the FIFO address pointers to become corrupted, forcing a pointer inconsistency-type error.

For normal operation when $err_mode = 0$, diag_n should be driven inactive (high). When the err_mode parameter is set to 1 or 2, the diag_n input is ignored (unconnected).

error

The error output indicates a fault in the operation of the FIFO control logic. There are several possible causes for the error output to be activated as follows:

- 1. Overflow (push and no pop while full).
- 2. Underflow (pop while empty).
- 3. Empty pointer mismatch (read pointer \neq write pointer when empty).
- 4. Full pointer mismatch (read pointer ≠ write pointer when full).
- 5. In between pointer mismatch (read pointer = write pointer when neither empty nor full).

When $err_mode = 0$, all five causes are detected, and the error output (once activated) remains active until reset. When $err_mode = 1$, only causes 1 and 2 are detected, and the error output (once activated) remains active until reset. When $err_mode = 2$, only causes 1 and 2 are detected, and the error output only stays active for the clock cycle in which the error is detected. Refer to Table 1-5 on page 3 for err_mode descriptions. The error output is set low when rst n is applied.

Controller Status Flag Outputs

Refer to Figure 1-1 on page 6 for operation of the status flags.

empty

The empty output indicates that there are no words in the FIFO available to be popped. The empty output is set high when rst_n is applied.

almost empty

The almost_empty output is asserted when there are no more than ae_level words currently in the FIFO available to be popped. The value present on the ae_level port defines the almost empty threshold. The almost_empty output is updated only on the rising edge of clk. This signal is useful for preventing the FIFO from underflowing. The almost_empty output is set high when rst_n is applied.

half full

The half_full output is active (high) when at least half the FIFO memory locations are occupied. The half_full output is set low when rst_n is applied.

almost full

The almost_full output is asserted when there are no more than depth — af_thresh empty locations in the FIFO. The value present on the af_thresh port defines the almost full threshold. The almost_full output is updated only on the rising edge of clk. This signal is useful for preventing the FIFO from overflowing. The almost_full output is set low when rst_n is applied.

full

The full output indicates that the FIFO is full and there is no space available for push data. The full output is set low when rst_n is applied.

Application Notes

The ae level value is supplied by the application, and is chosen:

- To allow input flow control logic to interrupt the pushing of data into the FIFO, or
- To give output flow control logic enough time to begin popping data.

Systems can characterize their own response time dynamically against the data stream. This allows you to set the ae level as tight as practical on the fly for optimal utilization of FIFO memory.

The af thresh value is supplied by the application, and is chosen:

- To give output flow control logic enough time to begin popping data, or
- To allow input flow control logic to interrupt the pushing of data into the FIFO.

Systems can characterize their own response time dynamically against the data stream. This allows you to set the almost full flag trip point on the fly for optimal utilization of FIFO memory.

Figure 1-1 on page 6 shows the status flags of the DW_fifo_s1_df FIFO at various FIFO storage levels.

Figure 1-1 DW_fifo_s1_df FIFO Status Flags



Suppressing Warning Messages During Verilog Simulation

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW_SUPPRESS_WARN macro in either of the following ways:

Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_SUPPRESS_WARN
```

• Or, include a command line option to the simulator, such as:

```
+define+DW SUPPRESS WARN (which is used for the Synopsys VCS simulator)
```

The warning messages for this model include the following:

■ If values other than 1 or 0 are present on a clock port, the following message is displayed:

```
WARNING: <instance_path>.<clock_name>_monitor:
    at time = <timestamp>, Detected unknown value, x, on <clock_name> input.
```

To suppress only this warning message for all DWBB components, use the following macro:

- □ Define the DW_DISABLE_CLK_MONITOR macro. You can define this macro in the following ways:
 - Specify the Verilog preprocessing macro in Verilog code:

```
`define DW DISABLE CLK MONITOR
```

Or, include a command line option to the simulator, such as:

```
+define+DW DISABLE CLK MONITOR (which is used for the Synopsys VCS simulator)
```

This message is also suppressed using the DW_SUPPRESS_WARN macro explained earlier.

Timing Waveforms

The following figures show timing diagrams for various conditions of DW_fifo_s1_df.

Figure 1-2 Status Flag Timing Waveforms While Pushing

Writing to FIFOs with depth = 9




Figure 1-3 Status Flag Timing Waveforms While Popping

Reading from FIFOs with depth = 9




Figure 1-4 Status Flag Timing Waveforms for ae_level and af_thresh Inputs

DW_fifo_s1_df Timing on ae_level and af_thresh Inputs (Synchronous Inputs)






Figure 1-5 Error Flag Timing Waveforms





DW_fifo_s1_df with depth = 9; err_mode = 2




Figure 1-6 Error Flag Timing Waveforms (continued)

DW_fifo_s1_df with depth = 9; err_mode = 0




Figure 1-7 Error Flag Timing Waveforms (continued)









Figure 1-8 Reset Timing Waveforms

DW_fifo_s1_df with depth = 9, rst_mode = 0 (Asynchronous Reset)







Related Topics

- Memory FIFO Overview
- DesignWare Building Block IP User Guide

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW fifo s1 df inst is
 generic (inst width
                      : INTEGER := 8;
           inst depth
                        : INTEGER := 4;
           inst err mode : INTEGER := 0;
           inst rst mode : INTEGER := 0 );
 port (inst clk
                        : in std logic;
        inst rst n
                        : in std logic;
        inst push req n : in std logic;
        inst_pop_req_n : in std_logic;
        inst diag n
                         : in std logic;
      inst ae level : in std logic vector(bit width(inst depth)-1 downto 0);
      inst af thresh: in std logic vector(bit width(inst depth)-1 downto 0);
                         : in std logic vector(inst width-1 downto 0);
        inst data in
        empty_inst
                          : out std logic;
        almost empty inst : out std logic;
       half full inst : out std logic;
        almost full inst : out std logic;
        full inst
                          : out std logic;
        error inst
                         : out std logic;
        data out inst : out std logic vector(inst width-1 downto 0) );
end DW fifo s1 df inst;
architecture inst of DW fifo s1 df inst is
begin
```

```
-- Instance of DW fifo s1 df
 U1 : DW fifo s1 df
   generic map (width => inst width, depth => inst depth,
                 err mode => inst err mode, rst mode => inst rst mode )
   port map (clk => inst clk,
                                 rst n => inst rst n,
             push req n \Rightarrow inst push req n,
                                               pop req n => inst pop req n,
              diag n => inst diag n, ae level => inst ae level,
              af thresh => inst af thresh, data in => inst data in,
              empty => empty inst, almost empty => almost empty inst,
              half full => half full inst,
                                           almost full => almost full inst,
              full => full inst, error => error inst,
              data_out => data_out_inst );
end inst;
-- pragma translate off
configuration DW fifo s1 df inst cfg inst of DW fifo s1 df inst is
 for inst
  end for;
end DW fifo s1 df inst cfg inst;
-- pragma translate on
```

HDL Usage Through Component Instantiation - Verilog

```
module DW fifo s1 df inst(inst clk, inst rst n, inst push req n,
                          inst pop req n, inst diag n, inst ae level,
                          inst af thresh, inst data in, empty inst,
                          almost empty inst, half full inst,
                          almost full inst, full inst, error inst,
                          data out inst );
 parameter width = 8;
 parameter depth = 4;
 parameter err mode = 0;
 parameter rst mode = 0;
  `define bit_width_depth 2 // ceil(log2(depth))
  input inst clk;
  input inst rst n;
  input inst push req n;
  input inst pop req n;
  input inst diag n;
  input ['bit width depth-1 : 0] inst ae level;
  input ['bit width depth-1 : 0] inst af thresh;
  input [width-1:0] inst data in;
  output empty inst;
  output almost empty inst;
  output half full inst;
  output almost full inst;
  output full inst;
  output error inst;
  output [width-1 : 0] data out inst;
  // Instance of DW fifo s1 df
 DW fifo s1 df #(width, depth, err mode, rst mode)
    U1 (.clk(inst clk),
                          .rst n(inst rst n),
                                                 .push req n(inst push req n),
        .pop req n(inst pop req n), .diag n(inst diag n),
        .ae level(inst ae level),
                                    .af thresh(inst af thresh),
        .data in(inst data in),
                                .empty(empty inst),
        .almost empty(almost empty inst),
                                           .half full(half full inst),
        .almost full (almost full inst),
                                           .full(full inst),
        .error(error inst), .data out(data out inst) );
endmodule
```

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates	
July 2020	DWBB_201912.5	 Adjusted content and title of "Suppressing Warning Messages During Verilog Simulation" on page 7 and added the DW_SUPPRESS_WARN macro 	
October 2019	DWBB_201903.5	■ Added the "Disabling Clock Monitor Messages" section	
March 2019	DWBB_201903.0	 Removed footnote about obsolete implementations from Table 1-3 on page 2 	
January 2019	DWBB_201806.5	 Updated example in "HDL Usage Through Component Instantiation - VHDL" on page 14 	
		 Added this Revision History table and the document links on this page 	

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com