

DW02_sum


Vector Adder

Version, STAR, and myDesignWare Subscriptions: IP Directory

Features and Benefits

Revision History

- Parameterized number of inputs
- Parameterized word length
- Multiple synthesis implementations
- Inferable using a function call



Description

DW02_sum performs a summation of a set of words (INPUT) into a vector result.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
INPUT	num_inputs × input_width bits	Input	Concatenated input data
SUM	SUM input_width bits Output Sum		Sum

Table 1-2 Parameter Description

Parameter	Values	Description
num_inputs	≥ 1	Number of inputs
input_width	≥ 1	Word length of inputs and sum

Table 1-3 Synthesis Implementations^a

Implementation Name	Function	License Feature Required
pparch	Delay-optimized flexible parallel-prefix	DesignWare
apparch	Area-optimized flexible architecture that can be optimized for area, for speed, or for area, speed	DesignWare

a. During synthesis, Design Compiler selects the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table.


Table 1-4 Simulation Models

Model	Function
DW02.DW02_SUM_CFG_SIM	Design unit name for VHDL simulation
dw/dw02/src/DW02_sum_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW02_sum.v	Verilog simulation model source code

Table 1-5 Functional Description

INPUT	SUM
INPUT	INPUT[input_width - 1:0] + INPUT[(2*input_width) - 1:input_width] + INPUT[(3*input_width) - 1:2*input_width] + + INPUT[(num_inputs*input_width) - 1:(num_inputs-1)*input_width]

Figure 1-1 Functional Operation



The equation for the SUM is as follows:

$$SUM(m-1:0) = \sum_{j=0}^{N-1} a[(j+1) \times m-1: j \times m]$$

where:

The set of words to be summed must be concatenated into a single word with a length of <code>num_inputs × input_width</code>. This single word is connected to the <code>INPUT</code> pin. Internally, <code>DW02_sum</code> disassembles the individual words from <code>INPUT</code> and then performs the summation.

To preserve the complete precision of sum values, you must extend the input values before using DW02_sum. For example, when summing three 8-bit unsigned values, the maximum value on each input results in a sum value of $(255 \times 3 = 765)$, which requires 10 bits to be fully represented. The number of bits of extension required to maintain full precision is ceiling(log2(num_inputs)). When using unsigned values, extend with zeros. When using signed values, sign-extend the input values.

Performance

For addition operations involving three or more operands, (for example, Z = A + B + C), the DW02_sum vector adder provides significantly better synthesis results than multiple instances of the DW01_add two-input adder.

Related Topics

- Math Arithmetic Overview
- DesignWare Building Block IP User Guide

HDL Usage Through Function Inferencing - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use IEEE.std_logic arith.all;
use DWARE.DW foundation arith.all;
entity DW02 sum func is
  generic(func num inputs, func input width: INTEGER :=8);
  port(func_INPUT : in std_logic_vector(func_num_inputs *
                                          func input width-1 downto 0);
       SUM func UNS : out std logic vector(func input width-1 downto 0);
       SUM_func_TC : out std_logic_vector(func_input_width-1 downto 0) );
end DW02 sum func;
architecture func of DW02 sum func is
begin
  SUM_func_UNS <= std_logic_vector(DWF_sum(UNSIGNED(func_INPUT),
                                           func num inputs));
  SUM func TC <= std logic vector(DWF sum(SIGNED(func INPUT),
                                           func num inputs));
end func;
```

SolvNetPlus

DesignWare.com

HDL Usage Through Function Inferencing - Verilog

```
module DW02 sum func(SUM func, func INPUT);
  parameter func num inputs = 8;
  parameter func input width = 8;
  // Passes the widths to the vector adder function
  parameter num inputs = func num inputs;
  parameter input width = func input width;
  // Please add search path = search path + {synopsys root + "/dw/sim ver"}
  // to your .synopsys dc.setup file (for synthesis) and add
  // +incdir+$SYNOPSYS/dw/sim ver+ to your verilog simulator command line
  // (for simulation).
  `include "DW02 sum function.inc"
  input [func_input_width*func_num_inputs-1:0] func_INPUT;
  output [func_input_width*func_num_inputs-1:0] SUM_func;
  wire [func input width*func num inputs-1:0] SUM func;
  // infer DW02 sum
  assign SUM func = DWF_sum(func_INPUT);
endmodule
```

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW02 sum inst is
  generic (inst num inputs : NATURAL := 8;
            inst input width : NATURAL := 8 );
  port (inst INPUT: in std logic vector(inst num inputs*
                                           inst input width-1 downto 0);
                    : out std_logic_vector(inst_input_width-1 downto 0) );
         SUM inst
end DW02 sum inst;
architecture inst of DW02_sum_inst is
begin
  -- Instance of DW02 sum
  U1 : DW02 sum
    generic map ( num inputs => inst num inputs,
                  input width => inst input width )
  port map ( INPUT => inst INPUT,
                                    SUM => SUM inst );
end inst;
-- pragma translate off
configuration DW02_sum_inst_cfg_inst of DW02_sum_inst is
  for inst
  end for; -- inst
end DW02_sum_inst_cfg_inst;
-- pragma translate on
```

HDL Usage Through Component Instantiation - Verilog

```
module DW02_sum_inst( inst_INPUT, SUM_inst );

parameter num_inputs = 8;
parameter input_width = 8;

input [num_inputs*input_width-1 : 0] inst_INPUT;
output [input_width-1 : 0] SUM_inst;

// Instance of DW02_sum
DW02_sum #(num_inputs, input_width)
    U1 ( .INPUT(inst_INPUT), .SUM(SUM_inst) );
endmodule
```

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
March 2019	DWBB_201903.0	■ Removed references to an outdated application note
January 2019	DWBB_201806.5	 Updated example in "HDL Usage Through Component Instantiation - VHDL" on page 6
		■ Added this Revision History table and the document links on this page

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com