

DW_ram_2r_w_s_dff


Sync. Write, Async. Dual Read RAM (Flip-Flop-Based)

Version, STAR, and myDesignWare Subscriptions: IP Directory

Features and Benefits

Revision History

- Parameterized word depth
- Parameterized data width
- Synchronous static memory
- Parameterized reset mode (synchronous or asynchronous)
- High testability using DFT Compiler



Description

DW_ram_2r_w_s_dff implements a parameterized, synchronous, three-port static RAM consisting of one write port and two read ports.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock
rst_n	1 bit	Input	Reset, active low
cs_n	1 bit	Input	Chip select, active low
wr_n	1 bit	Input	Write enable, active low
rd1_addr	ceil(log ₂ [depth]) bits	Input	Read1 address bus
rd2_addr	ceil(log ₂ [depth]) bits	Input	Read2 address bus
wr_addr	ceil(log ₂ [depth]) bits	Input	Write address bus
data_in	data_width bits	Input	Input data bus
data_rd1_out	data_width bits	Output	Output data bus for read1
data_rd2_out	data_width bits	Output	Output data bus for read2

Table 1-2 Parameter Description

Parameter	Values	Description	
data_width	1 to 2048 Default: None	Width of data_in and data_out buses	
depth	2 to 1024 Default: None	Number of words in the memory array (address width)	
rst_mode	0 or 1 Default: 1	Determines the reset methodology: 0: rst_n asynchronously initializes the RAM 1: rst_n synchronously initializes the RAM	

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl ^a	Synthesis model	DesignWare

a. The implementation, "rtl," replaces the obsolete implementation, "str." Existing designs that specify the obsolete implementation ("str") will automatically have that implementation replaced by the new superseding implementation ("rtl") as will be noted by an information message (SYNDB-36) generated during DC compilation.

Table 1-4 Simulation Models

Model	Function
DW06.DW_RAM_2R_W_S_DFF_CFG_SIM	VHDL simulation configuration
dw/dw06/src/DW_ram_2r_w_s_dff_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_ram_2r_w_s_dff.v	Verilog simulation model source code

The write operation of the RAM is fully synchronous with respect to the clock, clk, and takes one clock cycle to perform. The RAM can perform simultaneous read and write operations.

Write data enters the RAM through the data_in input port, and is read out through either the data_rd1_out port or the data_rd2_out port. The RAM is constantly reading regardless of the state of cs n.

The rd1_addr, rd2_addr, and wr_addr ports are used to address the *depth* words in the memory. If rd1_addr or rd2_addr contains a value beyond the maximum depth, that corresponding output port is driven low. For example, if rd1_addr = 7 and *depth* = 6, then the data_rd1_out bus is driven low. If rd2_addr is beyond the maximum depth, then data_rd2_out is driven low.

For wr_addr beyond the maximum depth (for example, wr_addr = 7 and depth = 6), nothing occurs and the data is lost. No warnings are given during simulations when an address beyond the scope of depth is used.

Chip Selection, Reading and Writing

The cs_n input is the chip select, active low signal that enables data to be written to the RAM. The RAM is constantly reading, regardless of the state of cs_n.

When cs_n is low and the RAM is enabled by wr_n, the active low write enable, data is written into the RAM on the rising edge of clk. If one of the read address buses is the same value as wr_addr and wr_n is low, data_in is transferred to appropriate data out (data_rd1_out or data_rd2_out) after the first rising edge of clk. When cs_n is high, writing to the RAM is disabled.

Reset

The rst_n port is an active low input that initializes the RAM to zeros. If the rst_mode parameter is set to 0, rst_n asynchronously resets the RAM. If the rst_mode parameter is set to 1, rst_n synchronously resets the RAM, independent of the value of cs_n. If the rst_n port is tied high, the synthesis optimizes the logic and build a non-resetable RAM.

Application Notes

DW_ram_2r_w_s_dff is intended to be used as small scratch-pad memory, programmable lookup tables, and writable control storage. Because DW_ram_2r_w_s_dff is built from the cells within the ASIC cell library, it should be kept small to obtain an efficient implementation. If a larger memory is required, you should consider using a hard macro RAM from the ASIC library in use.

Suppressing Warning Messages During Verilog Simulation

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW_SUPPRESS_WARN macro in either of the following ways:

• Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_SUPPRESS_WARN
```

• Or, include a command line option to the simulator, such as:

```
+define+DW SUPPRESS WARN (which is used for the Synopsys VCS simulator)
```

The warning messages for this model include the following:

■ If values other than 1 or 0 are present on a clock port, the following message is displayed:

```
WARNING: <instance_path>.<clock_name>_monitor:
    at time = <timestamp>, Detected unknown value, x, on <clock name> input.
```

To suppress only this warning message for all DWBB components, use the following macro:

- □ Define the DW_DISABLE_CLK_MONITOR macro. You can define this macro in the following ways:
 - Specify the Verilog preprocessing macro in Verilog code:

```
`define DW DISABLE CLK MONITOR
```

Or, include a command line option to the simulator, such as:

```
+define+DW DISABLE CLK MONITOR (which is used for the Synopsys VCS simulator)
```


This message is also suppressed using the DW_SUPPRESS_WARN macro explained earlier.

Timing Waveforms


The figures in this section show timing diagrams for various conditions of DW_ram_2r_w_s_dff.

Figure 1-1 Instantiated RAM Timing Waveforms

Write Timing, rst_n = 1, cs_n = 0



Read Port 1 Timing, address controlled, rst_n = 1, cs_n = don't care



Read Port 2 Timing, address controlled, rst_n = 1, cs_n = don't care






Figure 1-2 Instantiated RAM Timing Waveforms (continued)

Asynchronous Reset, rst_mode = 0, cs_n = don't care



Synchronous Reset, rst_mode = 1, cs_n = don't care



¹ Internal RAM Data is the array of memory bits; the memory is not available to users.

Related Topics

- Memory Synchronous RAMs Listing
- DesignWare Building Block IP User Guide

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW ram 2r w s dff inst is
  generic (inst data width : INTEGER := 8;
           inst depth : INTEGER := 8;
           inst rst mode : INTEGER := 0 );
  port (inst clk
                    : in std logic;
        inst rst n : in std logic;
        inst cs n
                    : in std logic;
        inst wr n : in std logic;
        inst rd1 addr : in std logic vector(bit width(inst depth)-1
                                                                 downto 0);
        inst rd2 addr : in std logic vector(bit width(inst depth)-1
                                                                 downto 0);
        inst wr addr : in std logic vector(bit width(inst depth)-1 downto 0);
        inst data in : in std logic vector(inst data width-1 downto 0);
        data rd1 out inst : out std logic vector(inst data width-1 downto 0);
        data rd2 out inst : out std logic vector(inst data width-1 downto 0)
end DW ram 2r w s dff inst;
architecture inst of DW ram 2r w s dff inst is
begin
  -- Instance of DW ram 2r w s dff
  U1 : DW_ram 2r w s dff
    generic map (data width => inst data width,
                                                  depth => inst depth,
                 rst mode => inst rst mode )
    port map (clk => inst clk, rst n => inst rst n,
                                                        cs n => inst cs n,
              wr n => inst wr n,
                                   rd1 addr => inst rd1 addr,
              rd2 addr => inst rd2 addr, wr addr => inst wr addr,
              data in => inst data in,
                                       data rd1 out => data rd1 out inst,
              data rd2 out => data rd2 out inst );
end inst;
-- pragma translate off
configuration DW ram 2r w s dff inst cfg inst of DW ram 2r w s dff inst is
  for inst
  end for; -- inst
end DW ram 2r w s dff inst_cfg_inst;
-- pragma translate on
```

SolvNetPlus

DesignWare.com

HDL Usage Through Component Instantiation - Verilog

```
module DW ram 2r w s dff inst( inst clk, inst rst n, inst cs n, inst wr n,
                 inst rd1 addr, inst rd2 addr, inst wr addr, inst data in,
                 data rd1 out inst, data rd2 out inst );
 parameter data width = 8;
 parameter depth = 8;
 parameter rst mode = 0;
  `define bit width depth 3 // ceil(log2(depth))
  input inst clk;
  input inst rst n;
  input inst cs n;
  input inst wr n;
  input ['bit width depth-1 : 0] inst rd1 addr;
  input [`bit_width_depth-1 : 0] inst rd2 addr;
  input [`bit width depth-1 : 0] inst wr addr;
  input [data width-1: 0] inst data in;
  output [data width-1 : 0] data rd1 out inst;
  output [data width-1 : 0] data rd2 out inst;
  // Instance of DW ram 2r w s dff
 DW ram 2r w s dff #(data width,
                                    depth, rst mode)
   U1 (.clk(inst clk),
                          .rst n(inst rst n),
                                                 .cs n(inst cs n),
        .wr n(inst wr n),
                            .rd1 addr(inst rd1 addr),
        .rd2 addr(inst rd2 addr),
                                    .wr addr(inst wr addr),
        .data in(inst data in),
                                  .data_rd1_out(data_rd1_out_inst),
        .data rd2 out (data rd2 out inst) );
endmodule
```

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
July 2020	DWBB_201912.5	 Adjusted content and title of "Suppressing Warning Messages During Verilog Simulation" on page 4 and added the DW_SUPPRESS_WARN macro
October 2019	DWBB_201903.5	■ Added the "Disabling Clock Monitor Messages" section
January 2019	DWBB_201806.5	 Updated example in "HDL Usage Through Component Instantiation - VHDL" on page 7 Added this Revision History table and the document links on this page

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable. Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com