

DW_tap

TAP Controller

Version, STAR, and myDesignWare Subscriptions: IP Directory

Features and Benefits

Revision History

- IEEE Standard 1149.1 compliant
- Synchronous or asynchronous registers with respect to tck
- Supports the standard instructions EXTEST, SAMPLE/PRELOAD, and BYPASS
- Supports the optional instructions IDCODE, INTEST, RUNBIST, CLAMP, and HIGHZ
- Optional use of device identification register and IDCODE instruction

Parameterized instruction register width

Description

DW_tap provides access to on-chip boundary scan logic.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
tck	1 bit	Input	Test clock
trst_n	1 bit	Input	Test reset, active low
tms	1 bit	Input	Test mode select
tdi	1 bit	Input	Test data in
so	1 bit	Input	Serial data from boundary scan register and data registers
bypass_sel	1 bit	Input	Selects the bypass register, active high
sentinel_val	width - 1 bits	Input	User-defined status bits
clock_dr	1 bit	Output	Clocks in data in asynchronous mode
shift_dr	1 bit	Output	Enables shifting of data in both synchronous and asynchronous mode, active high
update_dr	1 bit	Output	Enables updating data in asynchronous mode, active high
tdo	1 bit	Output	Test data out
tdo_en	1 bit	Output	Enable for tdo output buffer, active high




Table 1-1 Pin Description (Continued)

Pin Name	Width	Direction	Function
tap_state	16 bits	Output	Current state of the TAP finite state machine
extest	1 bit	Output	EXTEST decoded instruction
samp_load	1 bit	Output	SAMPLE/PRELOAD decoded instruction
instructions	width bits	Output	Instruction register output
sync_capture_en	1 bit	Output	Enable for synchronous capture, active low
sync_update_dr	1 bit	Output	Enables updating new data in sync_mode, active high
test	1 bit	Input	For scannable designs, the test pin is held active (high) during testing. For normal operation, it is held inactive (low).

Table 1-2 Parameter Description

Parameter	Values	Description	
width	2 to 32 Default: None	Width of instruction register	
id	0 or 1 Default: 0	Determines whether the device identification register is present 0: Not present 1: Present	
version	0 to 15 Default: 0	4-bit version number	
part	0 to 65535 Default: 0	16-bit part number	
man_num	0 to 2047, man_num ≠ 127 Default: 0	11-bit JEDEC manufacturer identity code	
sync_mode	0 or 1 Default: 0	Determines whether the bypass, device identification, and instruction registers are synchronous with respect to tck 1: Synchronous	
tst_mode	0 or 1 Default: 1	Controls whether the test input is used 1: The test input is used; (backward compatible with older versions) 0: The test input is not used, which ensures that unused clock gating logic will not be included	

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare or Test-IEEE-STD-1149-1

Table 1-4 Simulation Models

Model	Function
DW04.DW_TAP_CFG_SIM	Design unit name for VHDL simulation
dw/dw04/src/DW_tap_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_tap.v	Verilog simulation model source code

Table 1-5 Decoded Instructions

Instruction	Decoded Value
BYPASS	all ones
EXTEST	all zeros
IDCODE	00001
SAMPLE/PRELOAD	00010

Control of DW_tap is through the pins tck, tms, tdi, tdo, and trst_n. tck, tms, and trst_n control the states of the boundary scan test logic. tdi and tdo provide serial access to the instruction and data registers.

DW_tap contains the IEEE standard 1149.1 TAP finite state machine, instruction register, bypass register, and the optional device identification register.

The tck signal is the clock for the TAP finite state machine. The data on the tms and tdi signals is loaded on the rising edge of tck. Data is available at tdo on the falling edge of tck. If the parameter $sync_mode = 1$, then tck is used to clock data into the instruction register, bypass register, and identification register. If $sync_mode = 0$, then the signals generated by the TAP finite state machine control the clocking of the registers.


The tms signal controls the transitions of the TAP state machine, as illustrated in the state diagram (Figure 1-1 on page 4). The state transitions occur at the rising edge of tck. The tdi signal is the serial test data input, and the tdo signal is the serial test data output.

The trst_n signal is an active low signal that asynchronously resets the TAP state machine to the Test-Logic-Reset state.

The DW_tap output signals clock_dr, shift_dr, update_dr, sync_update_dr, and sync_capture_en control the boundary scan cells. In synchronous mode, boundary scan cells are updated on the rising edge of tck. In asynchronous mode, the boundary scan cells are updated by the rising edge of the clock_dr signal, asynchronous to tck.

The tap_state port provides access to the one-hot encoded TAP state machine, enabling advanced users to construct add-on circuits.

Figure 1-1 State Diagram



DW_tap Registers

The bypass register is a mandatory IEEE 1149.1 standard 1-bit register that provides a minimum length path through the IC. The instruction value of all ones selects the bypass register as the serial connection between tdi and tdo. Other decoded instructions can select the bypass register through the bypass_sel input signal.

The device identification register is an optional IEEE 1149.1 standard register. If the parameter *id* is set to 1, then synthesis builds the 32-bit device identification register. The parameters *part*, *version*, and *man_num* determine the 32-bit number that is loaded into the device identification register when the instruction:

000...01 (IDCODE instruction)

is selected. This allows the manufacturer, part number, and variant for the component to be read in a serial binary form.

The instruction register is used to serially shift in the instructions that operate the boundary scan circuitry. The instruction register must be at least two bits wide to hold the instruction codes for the three IEEE 1149.1 standard required boundary scan instructions: BYPASS, EXTEST, SAMPLE/PRELOAD. The parameter *width* determines the size of the instruction register.


The sentinel_val bus provides extra status bits in the IC design. You can connect the sentinel_val bus to any signal you want to view when accessing the instruction register. If you do not want to use this feature, you must tie the sentinel_val bus to logic zero. The most significant bit of sentinel_val is always tied to zero.

DW_tap decodes the mandatory instructions BYPASS, EXTEST, SAMPLE/PRELOAD, and the optional instruction IDCODE, as listed in Table 1-5 on page 3. Decoding of other optional and user-defined instructions must be implemented in user-defined instruction decode logic.

DW_tap supports user-defined test data registers. The test data registers are connected serially between tdi and tdo by a user-defined multiplexer. The multiplexer must select either the boundary scan register serial path or any of the user-defined test data registers during the appropriate instruction. The output of the multiplexer is connected to the *so* input of DW_tap.


Figure 1-2 shows the user-defined interface logic needed to implement DW_tap in an integrated circuit.

Figure 1-2 Interface Diagram



Timing Diagram

Figure 1-3 Timing Diagram



Related Topics

- Application Specific JTAG Overview
- DesignWare Building Block IP User Guide

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW tap inst is
      generic (
        inst width : INTEGER := 8;
        inst id : INTEGER := 0;
        inst version : INTEGER := 0;
        inst_part : INTEGER := 0;
        inst man num : INTEGER := 0;
        inst sync mode : INTEGER := 0;
        inst tst mode : INTEGER := 1
        );
      port (
        inst tck: in std logic;
        inst trst n : in std logic;
        inst tms: in std logic;
        inst tdi : in std logic;
        inst so : in std logic;
        inst bypass sel : in std logic;
        inst sentinel val : in std logic vector(inst width-2 downto 0);
        clock dr inst : out std logic;
        shift dr inst : out std logic;
        update dr inst : out std logic;
        tdo inst : out std logic;
        tdo en inst : out std logic;
        tap state inst : out std logic vector(15 downto 0);
        extest inst : out std logic;
        samp load inst : out std logic;
        instructions inst : out std logic vector(inst width-1 downto 0);
        sync capture en inst : out std logic;
        sync update dr inst : out std logic;
        inst test : in std logic
        );
    end DW tap inst;
architecture inst of DW tap inst is
begin
    -- Instance of DW tap
    U1 : DW tap
    generic map ( width => inst width,
                      id => inst id,
```

```
version => inst_version,
                      part => inst part,
                      man num => inst man num,
                      sync mode => inst sync mode,
                      tst mode => inst tst mode )
    port map ( tck => inst tck,
                trst_n => inst_trst_n,
                tms => inst tms,
                tdi => inst tdi,
                so => inst so,
                bypass_sel => inst_bypass_sel,
                sentinel val => inst sentinel val,
                clock dr => clock dr inst,
                shift dr => shift dr inst,
                update dr => update dr inst,
                tdo => tdo inst,
                tdo en => tdo en inst,
                tap state => tap state inst,
                extest => extest inst,
                samp_load => samp_load_inst,
                instructions => instructions inst,
                sync capture en => sync capture en inst,
                sync_update dr => sync_update dr_inst,
                test => inst test );
end inst;
-- pragma translate off
configuration DW tap inst cfg inst of DW tap inst is
 for inst
 end for; -- inst
end DW tap inst cfg inst;
-- pragma translate_on
```

HDL Usage Through Component Instantiation - Verilog

```
module DW_tap_inst( inst_tck,
                     inst trst n,
                     inst tms,
                     inst tdi,
                     inst so,
               inst bypass sel,
                     inst sentinel val,
                     clock dr inst,
                     shift dr inst,
                     update_dr_inst,
               tdo inst,
                     tdo_en_inst,
                     tap state inst,
                     extest_inst,
                     samp_load_inst,
               instructions inst,
                     sync capture en inst,
                     sync update dr inst,
                     inst test );
parameter width = 8;
parameter id = 0;
parameter version = 0;
parameter part = 0;
parameter man num = 0;
parameter sync mode = 0;
parameter tst_mode = 1;
input inst tck;
input inst trst n;
input inst tms;
input inst tdi;
input inst so;
input inst bypass sel;
input [width-2 : 0] inst sentinel val;
output clock dr_inst;
output shift dr inst;
output update dr inst;
output tdo inst;
output tdo en inst;
output [15:0] tap state inst;
output extest inst;
output samp_load_inst;
```

```
output [width-1: 0] instructions inst;
output sync capture en inst;
output sync update dr inst;
input inst_test;
    // Instance of DW tap
    DW tap #(width,
             id,
             version,
             part,
             man num,
             sync mode,
         tst mode)
      U1 ( .tck(inst tck),
                 .trst_n(inst_trst_n),
                .tms(inst tms),
                .tdi(inst tdi),
                 .so(inst so),
                 .bypass sel(inst bypass sel),
                 .sentinel_val(inst_sentinel_val),
                 .clock dr(clock dr inst),
                 .shift dr(shift dr inst),
                 .update dr (update dr inst),
                 .tdo(tdo inst),
                .tdo en(tdo en inst),
                 .tap_state(tap_state_inst),
                 .extest(extest inst),
                 .samp load(samp load inst),
                 .instructions(instructions inst),
                 .sync capture en(sync capture en inst),
                 .sync update dr(sync update dr inst),
                 .test(inst test) );
```

endmodule

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
January 2019	DWBB_201806.5	■ Updated example in "HDL Usage Through Component Instantiation - VHDL" on page 7
		■ Added this Revision History table and the document links on this page

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com