

# DW\_decode\_en


## Binary Decoder with Enable

Version, STAR and Download Information: IP Directory

#### **Features and Benefits**

### **Revision History**

- Parameterized word length
- Integrates enable control



## **Description**

DW\_decode\_en decodes an address on input port a to a single bit-line on output port b. A decoder with width = n bits has  $2^n$  bits at the output, where each output with index i becomes active when en = 1 (enable input) and input a = i. The selected output bit is active high. When en = 0 none of the output bits are active.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
en	1 bit	Input	Enable input (active high)
a	width	Input	Binary input data
b	2 <sup>width</sup>	Output	Decoded output data

**Table 1-2** Parameter Description

Parameter	Values	Description	
width <sup>a</sup>	1 to 16	Word length of input a is <i>width</i> .  Word length of output b is 2 <sup>width</sup>	

a. The width parameter value causes the size of output b to grow exponentially. Therefore, a width value near the upper bound results in a long compile time.

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare
cgen	Datapath generator-based Implementation	DesignWare

#### Table 1-4 Simulation Models

Model	Function
DW01.DW_DECODE_EN_CFG_SIM	Design unit name for VHDL simulation
dw/dw01/src/DW_decode_en_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_decode_en.v	Verilog simulation model source code

Table 1-5 Truth Table (width = 3)

A(2:0)	en	B(7)	B(6)	B(5)	B(4)	B(3)	B(2)	B(1)	B(0)
000	1	0	0	0	0	0	0	0	1
001	1	0	0	0	0	0	0	1	0
010	1	0	0	0	0	0	1	0	0
011	1	0	0	0	0	1	0	0	0
100	1	0	0	0	1	0	0	0	0
101	1	0	0	1	0	0	0	0	0
110	1	0	1	0	0	0	0	0	0
111	1	1	0	0	0	0	0	0	0
XXX	0	0	0	0	0	0	0	0	0

# **Related Topics**

- Logic Combinational Overview
- DesignWare Building Block IP User Guide

## **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW Foundation comp arith.all;
entity DW decode en inst is
      generic (
        inst width : NATURAL := 8
        );
      port (
        inst_en : in std_logic;
        inst a : in std logic vector(inst width-1 downto 0);
        b inst : out std logic vector(2**inst width-1 downto 0)
        );
    end DW decode en inst;
architecture inst of DW decode en inst is
begin
    -- Instance of DW decode en
    U1 : DW decode en
    generic map (
          width => inst_width
    port map (
          en => inst en,
          a => inst a,
          b => b inst
          );
end inst;
-- pragma translate off
configuration DW decode en inst cfg inst of DW decode en inst is
  for inst
  end for; -- inst
end DW decode en inst cfg inst;
-- pragma translate on
```

## **HDL Usage Through Component Instantiation - Verilog**

endmodule

### **Revision History**

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates		
October 2019	DWBB_201903.5	■ Adjusted the footnote in Table 1-2 on page 1		
		■ Added this Revision History table and the document links on this page		

## **Copyright Notice and Proprietary Information**

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

#### Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

#### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com