

# DW\_data\_sync\_na


# Data Bus Synchronizer without Acknowledge

Version, STAR, and myDesignWare Subscriptions: IP Directory

## **Features and Benefits**

- Interface between dual asynchronous clock domains
- Parameterized data bus width
- Parameterized number of synchronizing stages
- Parameterized test feature
- All output registered
- Ability to model missampling of data on incoming clock domain

## **Revision History**



## **Description**

The DW\_data\_sync\_na passes data values from the source domain to the destination domain. Full feedback handshake is not used, so there is no busy or done status in the source domain. This synchronizer is useful in situations where the destination domain is known to always have a significantly faster clock rate than the source domain—greater than three times. This means that every transaction started by the source domain is guaranteed to be completed in the destination domain before another one can be started in the source domain.

A unique built-in verification feature enables the designer to turn on a random sampling error mechanism that models skew between bits of the incoming data bus from the source domain (for more information, see "Simulation Methodology" on page 4). This facility provides an opportunity for determining system robustness during the early development phases without having to develop special test stimulus.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
clk_s	1	Input	Source Domain clock source
rst_s_n	1	Input	Source Domain asynchronous reset (active low)
init_s_n	1	Input	Source Domain synchronous reset (active low)
send_s	1	Input	Source initiate valid data vector control
data_s	width	Input	Source Domain data vector
clk_d	1	Input	Destination clock source
rst_d_n	1	Input	Destination asynchronous reset (active low)
init_d_n	1	Input	Destination synchronous reset (active low)

Table 1-1 Pin Description (Continued)

Pin Name	Width	Direction	Function
test	1	Input	Scan test mode select
data_avail_d	1	Output	Destination data update output
data_d	width	Output	Destination data vector

**Table 1-2** Parameter Description

Parameter	Values	Description
width	1 to 1024 Default: 8	Vector width of input data_s and output data_d
f_sync_type	0 to 4 Default: 2	Forward synchronization type Defines type and number of synchronizing stages:  0: single clock design, no synchronizing stages implemented 1: 2-stage synchronization with first stage negative-edge capturing and second stage positive-edge capturing 2: 2-stage synchronization with both stages positive-edge capturing 3: 3-stage synchronization with all stages positive-edge capturing 4: 4-stage synchronization with all stages positive-edge capturing
tst_mode	0 to 2 Default: 0	Test mode  ■ 0: No latch is inserted for scan testing  ■ 1: Insert negative-edge capturing register on data_s input vector when test input is asserted  ■ 2: Insert hold latch using active low latch
verif_en*	0 to 4 Default: 0	<ul> <li>Verification enable control</li> <li>0: No sampling errors inserted</li> <li>1: Sampling errors are randomly inserted with 0 or up to 1 destination clock cycle delays</li> <li>2: Sampling errors are randomly inserted with 0, 0.5, 1, or 1.5 destination clock cycle delays</li> <li>3: Sampling errors are randomly inserted with 0, 1, 2, or 3 destination clock cycle delays</li> <li>4: Sampling errors are randomly inserted with 0 or up to 0.5 destination clock cycle delays</li> <li>* For more information about <i>verif_en</i>, see the Simulation Methodology section.</li> </ul>
send_mode	0 to 3 Default: 1	<ul> <li>0: Single clock cycle pulse in produces single clock cycle pulse out</li> <li>1: Rising edge transition in produces single clock cycle pulse out</li> <li>2: Falling edge transition in produces single clock cycle pulse out</li> <li>3: Rising and falling transition each produce single clock cycle pulse out</li> </ul>

Table 1-3 Synthesis Implementations


Implementation Name	Function	License Feature Required
rtl	Synthesis model	DesignWare

Table 1-4 Simulation Models

Model	Function
DW03.DW_DATA_SYNC_NA_CFG_SIM	Design unit name for VHDL simulation
dw/dw03/src/DW_data_sync_na_sim.vhd	VHDL simulation model source code (modeling RTL)—no mis-sampling
dw/sim_ver/DW_data_sync_na.v	Verilog simulation model source code

## **Block Diagram**

Figure 1-1 DW\_data\_sync\_na Basic Block Diagram



## **Reset Considerations**

The assertion of the <code>send\_s</code> input is detected by the instantiated DW\_pulse\_sync, which internally converts it to a toggle event from the source domain. This toggle does not rely on state value, but rather on state change from the source domain. As a result, an assertion of <code>rst\_s\_n</code> or <code>init\_d\_n</code> could cause an erroneous toggle to occur that translates into the destination domain as a false assertion of <code>data\_avail\_d</code>. If this behavior cannot be tolerated, it is recommended that both source and destination domains be reset simultaneously.

## Simulation Methodology

Because this component contains synchronizing devices, there are two methods available for simulation. One method is to use the simulation models that emulate the RTL model. Or, you can enable modeling of random skew between bits of signals traversing to and from each domain (called missampling).

To use the simulation models that emulate the RTL model, no special configuration is required.

To use missampling requires the following considerations:

■ To enable missampling in Verilog simulations, define the macro DW\_MODEL\_MISSAMPLES:

```
`define DW MODEL MISSAMPLES
```

- If `DW\_MODEL\_MISSAMPLES is defined, the *verif\_en* parameter comes into play to configure the simulation model as described by Table 1-2 on page 2. If `DW\_MODEL\_MISSAMPLES is not defined, the Verilog simulation model behaves as if *verif\_en* is set to 0.
- To enable missampling in VHDL simulations, a simulation architecture named sim\_ms is provided. The parameter *verif\_en* only has meaning when using sim\_ms. That is, when the sim simulation architecture is used instead, the model behaves as though *verif\_en* is set to 0. For examples of how each architecture is used, see "HDL Usage Through Component Instantiation VHDL" on page 8.

## Simulation Model Assertion for data\_s Hold Violation

Both Verilog and VHDL simulation models contain an assertion to flag cases when the register that captures the data\_s input vector changes while the data\_avail\_d is active. This implies that data presented at the inputs of the data\_d output register are not held long enough for reliable capture, and missed data\_s values could result. The models search during a window of time of one clk\_d cycle just before capturing the data\_d output register. The assertion message is in the form of a warning and looks like the following when running in a Verilog environment:

```
66520 TopModule.U1.SIM: WARNING: #### 'data_d' output register setup-time violation. Captured data_s changes within one clk_d cycle before rising-edge. ####
```

An example of the assertion message for the VHDL simulation model is:

```
Assertion WARNING at 66520000 PS in design unit DW_DATA_SYNC_NA(SIM) from process /MHDL_VH_TOP/\/DW_data_sync_na_top /U1/DW_data_sync_na_vhdl\/SETUP_TIME_VIOLATION_MSG:
```

```
"#### 'data_d' output register setup-time violation. Captured data_s changes within one clk d cycle before rising-edge. ####"
```

The warning message is presented in terms of a setup-time violation with respect to the destination domain, but could also be represented as a hold-time violation from the source domain perspective. The waveform in Figure 1-3 on page 7 illustrates this.

## **Suppressing Warning Messages During Verilog Simulation**

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW\_SUPPRESS\_WARN macro in either of the following ways:

Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_SUPPRESS_WARN
```

• Or, include a command line option to the simulator, such as:

```
+define+DW SUPPRESS WARN (which is used for the Synopsys VCS simulator)
```

The warning messages for this model include the following:

■ If values other than 1 or 0 are present on a clock port, the following message is displayed:

```
WARNING: <instance_path>.<clock_name>_monitor:
    at time = <timestamp>, Detected unknown value, x, on <clock name> input.
```

To suppress only this warning message for all DWBB components, use the following macro:

- □ Define the DW\_DISABLE\_CLK\_MONITOR macro. You can define this macro in the following ways:
  - Specify the Verilog preprocessing macro in Verilog code:

```
`define DW DISABLE CLK MONITOR
```

Or, include a command line option to the simulator, such as:

```
+define+DW DISABLE CLK MONITOR (which is used for the Synopsys VCS simulator)
```

This message is also suppressed using the DW\_SUPPRESS\_WARN macro explained earlier.

## **Timing Diagrams**

Figure 1-2 illustrates how the destination domain clock, <code>clk\_d</code>, is three times faster than the source domain clock, <code>clk\_s</code>. With the <code>f\_sync\_type</code> equal to 2, a new value of <code>data\_s</code> can occur every <code>clk\_s</code> <code>cycle</code>, that is, <code>send\_s</code> continuously active, without the destination domain dropping any data.

Figure 1-2 Fundamental Case where clk\_d is > 3 Times Faster than clk\_s





Figure 1-3 on page 7 shows an example where <code>clk\_d</code> is only two times faster than <code>clk\_s</code>, with <code>f\_sync\_type</code> equal to 2. Because the <code>clk\_d</code> rate is less than three times as fast as <code>clk\_s</code>, there is a potential for <code>data\_s</code> values from the source domain being dropped at the destination domain if there are no gaps in the assertion of <code>send\_s</code>. Here, <code>data\_s</code> values of <code>0xf2</code> and <code>0x42</code> are sent back-to-back—<code>send\_s</code> active two consecutive cycles. During the internal evaluation of the <code>data\_s</code> bus, the 'data\_d\_setup\_violation' flag goes active when it sees captured <code>data\_s</code> change a <code>clk\_d</code> cycle before <code>data\_avail\_d</code> goes active. At the time of the setuptime violation, data internal to <code>DW\_data\_sync\_na</code> as it is presented to the destination domain registers has the value <code>0x49</code> ready for launching. Unfortunately, the <code>0xf2</code> value has been overwritten during this violation. Hence, the sequence of <code>data\_d</code> values is <code>0xd4</code> and <code>0x49</code>, rather than the sequence presented originally at the <code>data\_s</code> input of <code>0xd4</code>, <code>0xf2</code>, and <code>0x49</code>.

Figure 1-3 Setup Violation at clk\_d (clk\_d rate < 3 Times Faster than clk\_s rate)



clk\_d setup-time violation: clk\_s period is 20ns, clk\_d period is 10ns

width=8, f\_sync\_type=2, tst\_mode=0, verif\_en=0

Note that the 'data\_d\_setup\_violation' signal is an internal signal available in the simulation models only. The Verilog implementation model does not contain this signal and as a result does not provide a warning message should this event occur. Only the two simulation models contain this functionality.

# **Related Topics**

- Memory Registers Overview
- DesignWare Building Block IP User Guide

# **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DW Foundation comp.all;
entity DW data sync na inst is
      generic (
        inst width : INTEGER := 8;
        inst f sync type : INTEGER := 2;
        inst tst mode : INTEGER := 0;
        inst verif en : INTEGER := 2
        );
      port (
        inst clk s : in std logic;
        inst_rst_s n : in std_logic;
        inst init s n : in std logic;
        inst send s : in std logic;
        inst data s : in std logic vector(inst width-1 downto 0);
        inst clk d : in std logic;
        inst rst d n : in std logic;
        inst init d n : in std logic;
        inst_test : in std logic;
        data avail d inst : out std logic;
        data d inst : out std logic vector(inst width-1 downto 0)
    end DW data sync na inst;
architecture inst of DW data sync na inst is
begin
    -- Instance of DW data sync na
    U1 : DW data sync na
    generic map ( width => inst width, f sync type => inst f sync type,
              tst mode => inst tst mode, verif en => inst verif en )
port map ( clk s => inst clk s, rst s n => inst rst s n, init s n =>
                inst init s n,
    send s => inst send s, data s => inst data s, clk d => inst clk d,
    rst d n => inst rst d n, init d n => inst init d n, test => inst test,
    data avail d => data avail d inst, data d => data d inst );
end inst;
-- Configuration for use with a VHDL simulator
-- pragma translate off
library DW03;
configuration DW data sync na inst cfg inst of DW data sync na inst is
```

```
for inst
    -- NOTE: If desiring to model missampling, uncomment the following
    -- line. Doing so, however, will cause inconsequential errors
    -- when analyzing or reading this configuration before synthesis.
    -- for U1: DW_data_sync_na use configuration DW03.DW_data_sync_na_cfg_sim_ms; end
for;
    end for; -- inst
end DW_data_sync_na_inst_cfg_inst;
-- pragma translate_on
```

## **HDL Usage Through Component Instantiation - Verilog**

```
module DW data sync na inst( inst clk s, inst rst s n, inst init s n, inst send s,
inst_data_s,
          inst clk d, inst rst d n, inst init d n, inst test, data avail d inst,
          data d inst );
parameter width = 8;
parameter f sync type = 2;
parameter tst mode = 0;
parameter verif en = 2;
input inst clk s;
input inst rst s n;
input inst_init_s_n;
input inst send s;
input [width-1 : 0] inst_data_s;
input inst clk d;
input inst rst d n;
input inst init d n;
input inst test;
output data avail d inst;
output [width-1 : 0] data_d_inst;
    // Instance of DW data sync na
    DW data sync na #(width, f sync type, tst mode, verif en)
      U1 ( .clk s(inst clk s), .rst s n(inst rst s n),
.init_s_n(inst_init_s_n), .send_s(inst_send_s), .data_s(inst_data_s),
.clk d(inst clk d), .rst d n(inst rst d n), .init_d_n(inst_init_d_n),
.test(inst test), .data_avail_d(data_avail_d_inst), .data_d(data_d_inst));
```

endmodule

# **Revision History**

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
July 2020	DWBB_201912.5	<ul> <li>Reorganized some sections</li> <li>Adjusted the material in "Simulation Methodology" on page 4</li> <li>Adjusted content and title of "Suppressing Warning Messages During Verilog Simulation" on page 5 and added the DW_SUPPRESS_WARN macro</li> </ul>
October 2019	DWBB_201903.5	<ul> <li>Added the "Disabling Clock Monitor Messages" section</li> <li>Added this Revision History table and the document links on this page</li> </ul>

## **Copyright Notice and Proprietary Information**

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

## Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

## **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com