# IC Compiler Variables

Version C-2009.06, June 2009

SYNOPSYS®

# **Copyright Notice and Proprietary Information**

Copyright © 2009 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

## **Right to Copy Documentation**

The license agreement with Synopsys permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any. Licensee must assign sequential numbers to all copies. These copies shall contain the following legend on the cover page:

"This document is duplicated with the permission of S	Synopsys, Inc., for the exclusive use of	
	and its employees. This is copy number	,

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### Registered Trademarks (®)

Synopsys, AMPS, Astro, Behavior Extracting Synthesis Technology, Cadabra, CATS, Certify, CHIPit, Design Compiler, DesignWare, Formality, HDL Analyst, HSIM, HSPICE, Identify, iN-Phase, Leda, MAST, ModelTools, NanoSim, OpenVera, PathMill, Physical Compiler, PrimeTime, SCOPE, Simply Better Results, SiVL, SNUG, SolvNet, Syndicated, Synplicity, Synplify Pro, Synthesis Constraints Optimization Environment, TetraMAX, the Synplicity logo, UMRBus, VCS, Vera, and YIELDirector are registered trademarks of Synopsys, Inc.

#### Trademarks (™)

AFGen, Apollo, Astro-Rail, Astro-Xtalk, Aurora, AvanWaves, BEST, Columbia, Columbia-CE, Confirma, Cosmos, CosmosLE, CosmosScope, CRITIC, CustomSim, DC Expert, DC Professional, DC Ultra, Design Analyzer, Design Vision, DesignerHDL, DesignPower, DFTMAX, Direct Silicon Access, Discovery, Eclypse, Encore, EPIC, Galaxy, Galaxy Custom Designer, HANEX, HAPS, HapsTrak, HDL Compiler, Hercules, Hierarchical Optimization Technology, High-performance

ASIC Prototyping System, HSIM plus in invitable some plus in invitable some plus plus in invitable some plus plus in invitable some plus invitable some plus in invitable some plus in invitable some plus in invitable some plus invit

# Service Marks (SM)

MAP-in, SVP Café, and TAP-in are service marks of Synopsys, Inc.

SystemC is a trademark of the Open SystemC Initiative and is used under license. ARM and AMBA are registered trademarks of ARM Limited. Saber is a registered trademark of SabreMark Limited Partnership and is used under license. All other product or company names may be trademarks of their respective owners.

# **Table of Contents**

access_internal_pins
acs_compile_attributes2
acs_variables
alib_library_analysis_path
attributes
auto_insert_level_shifters
auto_insert_level_shifters_on_clocks
auto_link_disable
auto_link_options
auto_ungroup_preserve_constraints
bind_unused_hierarchical_pins
blockPlace_addChannelBlockages 44
blockPlace_adjustMacroLocations45
blockPlace_avoidPowerGrid46
blockPlace_distanceToPowerGrid
blockPlace_keepTopLevelTogether48
blockPlace_minChannelSize
blockPlace_preserveAbutment50
blockPlace_utilSlack51
bound_attributes52
bsd_variables
budget_generate_critical_range58
budget_map_clock_gating_cells
bus_inference_descending_sort60

bus_inference_style
bus_minus_style64
bus_multiple_separator_style65
bus_naming_style
bus_range_separator_style
cache_dir_chmod_octal
cache_file_chmod_octal71
case_analysis_log_file
case_analysis_propagate_through_icg
case_analysis_with_logic_constants
cell_attributes
cell_site_attributes
change_names_bit_blast_negative_index
change_names_dont_change_bus_members
check_design_allow_non_tri_drivers_on_tri_bus85
check_design_allow_unknown_wired_logic_type
check_error_list
clock_attributes
collection_result_display_limit
command_log_file
company92
compatibility_version
compile_clock_gating_through_hierarchy
compile_dont_use_dedicated_scanout
compile_instance_name_prefix
compile_instance_name_suffix 97
compile_keep_original_for_external_references
compile_log_format
compile_power_domain_boundary_optimization
compile_retime_exception_registers
compile_seqmap_identify_shift_registers
compile_ultra_ungroup_small_hierarchies109
compile_use_fast_delay_mode
compile_variables111
complete_mixed_mode_extraction116
context_check_status117
core_area_attributes118
cp full abut cts region aware

cp_in_full_abut_mode	1:1
cts_blockage_aware12	2
cts_clock_opt_batch_mode	:3
cts_clock_source_is_exclude_pin	4
cts_do_characterization	:5
cts_enable_clock_at_hierarchical_pin	6
cts_enable_rc_constraints	7
cts_fix_clock_tree_sinks12	8
cts_fix_drc_beyond_exceptions	9
cts_force_user_constraints13	0
cts_instance_name_prefix	1
$cts\_move\_clock\_gate$	2
cts_net_name_prefix	3
cts_prects_upsize_gates	4
cts_push_down_buffer	5
cts_rc_relax_factor	6
cts_region_aware	7
cts_target_cap	8
cts_target_transition	9
cts_traverse_dont_touch_subtrees	0
cts_use_debug_mode	1
cts_use_lib_max_fanout14	.2
cts_use_sdc_max_fanout14	.3
current_design	4
db_load_ccs_data 14	.5
dct_placement_ignore_scan	6
ddc_allow_unknown_packed_commands	.7
default_input_delay	8
default_name_rules	.9
default_output_delay	0
default_port_connection_class	1
default_schematic_options	2
design_attributes	3
die_area_attributes	9
disable_auto_time_borrow	1
disable_case_analysis	2
disable_library_transition_degradation	3
do_operand_isolation	4

dont_touch_nets_with_size_only_cells
dpcm_variables
droute_advRouteLoop
droute_advancedRouteLoops
droute_areaSrLoop
droute_autoSaveInterval
droute_autoSrLoop
droute_connBrokenNet
droute_connTieRail
droute_doMaxCapConx
droute_doMaxTransConx
droute_doProbeConx
droute_doSelectedNetAntennaConx
droute_doXtalkConx
droute_ecoListToFile
droute_ecoMode
droute_ecoScope
droute_ecoSrLoop
droute_enable_one_pass_partitioning
droute_expandFillTracks
droute_fillDataType
droute_fillEndByMinSpcPercent199
droute_fillMetalCloseToMinDensityValue
droute_fillMetalUniformly
droute_fillViaDataType
droute_fixMinEdgeLengthByFilling
droute_followPolyTrkForPolyFill
droute_groupSrLoop
droute_lowSkewClkRoute
droute_maxOffGridTrack
droute_maxTieOffDistance
droute_metalFillDensityIncrement
droute_minLengthCheckCutMode
droute_minShieldLength
droute_numCPUs
droute_offGridCost
droute_offsetFillTrack
droute optDelaySlackTarget

droute_optDelaySrLoop
droute_optSetup
droute_optSrLoop
droute_optViaHoldTimeThreshold
droute_optViaSetupSlackThreshold
droute_optViaSrLoop
droute_optViaTimingDriven
droute_optimizeRouteGroup
droute_parallelLengthMode
droute_pinTaperLengthLimit
droute_pinTaperMode
droute_reportLimit
droute_rerouteUserWire242
droute_rerunDRC
droute_resetMinMaxLayer
droute_shieldLimitSboxExt248
droute_shieldRerouteSignalNets
droute_shieldSkipNotShieldedSboxes
droute_shieldViaMinSpacing
droute_smallJogMinLength
droute_srLoop
droute_stopIfNoLicense
droute_timeLimit
droute_timingDriven
droute_timingSpace
droute_treatTiedFillAsFillToFillSpacing
droute_trimUserAntenna
droute_ultraWideWireMode
droute_wireWidenForceWrongWay
droute_wireWidenIgnoreMinEdgeLengthVio
droute_wireWidenPieceWise
droute_wireWidenSrLoop
droute_wireWidenTimingDriven
droute_wireWidenWidthScheme
droute_wrongWayExtraCost
duplicate_ports
echo_include_commands283
edif variables

enable_cell_based_verilog_reader
enable_instances_in_report_net
enable_page_mode
enable_recovery_removal_arcs
enable_slew_degradation301
enable_special_level_shifter_naming
estimate_io_latency
exit_delete_command_log_file
exit_delete_filename_log_file
filename_log_file
find_allow_only_non_hier_ports
find_converts_name_lists
find_ignore_case
floorplan_data_attributes
focalopt_endpoint_margin
fsm_auto_inferring
fsm_enable_state_minimization
fsm_export_formality_state_info
fsm_variables
gen_bussing_exact_implicit
gen_cell_pin_name_separator
gen_create_netlist_busses
gen_dont_show_single_bit_busses
gen_match_ripper_wire_widths
gen_max_compound_name_length
gen_max_ports_on_symbol_side325
gen_open_name_postfix
gen_open_name_prefix
gen_show_created_busses
gen_show_created_symbols
gen_single_osc_per_name 330
generic_symbol_library
groute_VABoundaryToLSWeight
groute_avoidCouplingUser
groute_avoidXtalk
groute_blncdToSkewCntrlRatio
groute_blockEdgeAccess
groute_brokenNetsThresholdPercent
U =

groute_clockBalanced 3	338
groute_clockComb	339
groute_combDistance	340
groute_combMaxConnections	341
groute_compactMode3	342
groute_congestionWeight	343
groute_densityDriven	344
groute_detourLimitMinNetLen 3	345
groute_extraCostsApplyPercent	346
groute_extraWireLengthOpt	347
groute_forceUpperLayersForCritNets 3	348
groute_horReserveTracks	349
groute_ignoreViaBlockage	350
groute_incremental	351
groute_macroBndryDir	352
groute_macroBndryTrkUtil	353
groute_macroBndryWidth3	354
groute_macroCornerTrkUtil	355
groute_mapOnly3	356
groute_maxDetourPercent	357
groute_netCriticality	358
groute_noTopLevelBusFeedThroughs	359
groute_paEqPinNetMaxPort	360
groute_powerDriven	361
groute_rcOptByLength	362
groute_reportDemandOnly	363
groute_reportEffectiveOverflow	364
groute_reportGCellDensity	365
groute_reportNetOrdering 3	366
groute_reserveTracksForPowerFile	367
groute_skewControl	368
groute_skewControlWeight	369
groute_speed	370
groute_timingDriven	371
groute_timingWeight	
groute_turboMode	
groute_verReserveTracks	
groute xtalkWeight	

hdl_variables
hdlin_auto_save_templates
hdlin_enable_assertions
hdlin_mux_size_only
hdlin_optimize_pla_effort
hdlin_reporting_level
hdlin_sv_ieee_assignment_patterns
hdlin_sv_packages392
hercules_home_dir
hier_dont_trace_ungroup
high_fanout_net_pin_capacitance
high_fanout_net_threshold
icc_magnetpl_stop_after_seq_cell
icc_snapshot_storage_location
ignore_guardband 400
ilm_enable_power_calculation
ilm_preserve_core_constraints
initial_target_library
insert_dft_clean_up 407
insert_dft_variables
insert_test_design_naming_style
insert_test_variables413
io_variables
layer_attributes
lbo_cells_in_regions
level_shifter_naming_prefix
lib_thresholds_per_lib
lib_use_thresholds_per_pin
library_attributes
library_cell_attributes
link_force_case
link_library
links_to_layout_variables
ltl_obstruction_type
mcmm_enable_high_capacity_flow
mcmm_high_capacity_effort_level
monitor_cpu_memory
mpc disable macro fitting

mpc_disable_pad_legalization
mpc_dont_cut_pnet_over_macros446
multibit_variables
mux_auto_inferring_effort
mv_allow_ls_on_leaf_pin_boundary
mw_allow_rect_and_polygon_in_def
mw_attr_value_extra_braces
mw_attr_value_no_space
mw_cell_name
mw_design_library
mw_disable_escape_char
mw_hdl_bus_dir_for_undef_cell
mw_hdl_expand_cell_with_no_instance
mw_hdl_verilogel_variables
mw_hvo_variables
mw_logic0_net
mw_logic1_net
mw_reference_library
mw_site_name_mapping
mwdc_allow_higher_mem_usage
net_attributes
optimize_reg_always_insert_sequential
optimize_reg_max_time_borrow
optimize_reg_retime_clock_gating_latches
physical_bus_attributes
physopt_area_critical_range 474
physopt_change_list
physopt_check_site_array_overlap
physopt_checkpoint_stage
physopt_cpu_limit
physopt_create_missing_physical_libcells479
physopt_delete_unloaded_cells
physopt_enable_extractor_rc
physopt_enable_power_optimization
physopt_enable_router_process
physopt_enable_rp_in_xg_mode
physopt_enable_tlu_plus
physopt enable tlu plus process

physopt_enable_via_res_support
physopt_hard_keepout_distance
physopt_heterogeneous_site_array
physopt_ignore_lpin_fanout
physopt_ignore_structure491
physopt_macro_cell_height_threshold492
physopt_mw_checkpoint_filename
physopt_new_fix_constants
physopt_pin_based_pad
physopt_power_critical_range
physopt_ref_pdef_loaded
physopt_row_overlap_threshold
physopt_rp_enable_orient_opt499
physopt_tie_const_cells
physopt_tie_spare_cells501
physopt_ultra_high_area_effort
pin_attributes
pin_shape_attributes
placement_blockage_attributes
placer_disable_auto_bound_for_gated_clock
placer_disable_macro_placement_timeout
placer_dont_error_out_on_conflicting_bounds 515
placer_enable_enhanced_router
placer_gated_register_area_multiplier
placer_max_cell_density_threshold
placer_run_in_separate_process519
placer_soft_keepout_channel_width
plan_group_attributes
plot_variables
port_attributes
port_complement_naming_style
power_attributes534
power_cg_all_registers
power_cg_balance_stages538
power_cg_cell_naming_style
power_cg_derive_related_clock540
power_cg_designware
power cg enable alternative algorithm

power_cg_flatten	543
power_cg_gated_clock_net_naming_style	544
power_cg_ignore_setup_condition	545
power_cg_inherit_timing_exceptions	546
power_cg_module_naming_style	547
power_cg_print_enable_conditions	548
power_cg_print_enable_conditions_max_terms	549
power_cg_reconfig_stages	550
power_default_static_probability	551
power_default_toggle_rate	553
power_default_toggle_rate_type	555
power_do_not_size_icg_cells	557
power_driven_clock_gating	558
power_enable_one_pass_power_gating	559
power_enable_power_gating	561
power_fix_sdpd_annotation	562
power_fix_sdpd_annotation_verbose	564
power_hdlc_do_not_split_cg_cells	565
power_keep_license_after_power_commands	566
power_lib2saif_rise_fall_pd	567
power_min_internal_power_threshold	568
power_model_preference	569
power_opto_extra_high_dynamic_power_effort	570
power_preserve_rtl_hier_names	571
power_rclock_inputs_use_clocks_fanout	572
power_rclock_unrelated_use_fastest	573
power_rclock_use_asynch_inputs	574
power_remove_redundant_clock_gates	575
power_rtl_saif_file	576
power_sa_propagation_effort	577
power_sa_propagation_verbose	578
power_same_switching_activity_on_connected_objects	579
power_sdpd_message_tolerance	580
power_sdpd_saif_file	581
power_variables	582
preview_scan_variables	585
psyn_onroute_disable_cap_drc	586
psyn_onroute_disable_fanout_drc	587

psyn_onroute_disable_netlength_drc.         589           psyn_onroute_disable_trans_drc.         590           psyn_stress_map         591           psynopt_high_fanout_legality_limit.         592           rc_degrade_min_slew_when_rd_less_than_rnet         593           rc_driver_model_mode.         594           rc_input_threshold_pct_fall.         595           rc_input_threshold_pct_rise         597           rc_noise_model_mode         599           rc_output_threshold_pct_fall         600           rc_receiver_model_mode         604           rc_slew_derate_from_library         606           rc_slew_lower_threshold_pct_fall.         608           rc_slew_lower_threshold_pct_fall.         608           rc_slew_upper_threshold_pct_fall         612           rc_slew_upper_threshold_pct_fall         612           rc_slew_upper_threshold_pct_rise         614           read_only_attributes         616           read_translate_msff         618           reference_attributes         616           register_duplicate         621           report_default_significant_digits         623           route_guide_attributes         626           route_pt_allow_min_buffer_with_size_only         630
psyn_stress_map         591           psynopt_high_fanout_legality_limit.         592           rc_degrade_min_slew_when_rd_less_than_rnet         593           rc_driver_model_mode         594           rc_input_threshold_pct_fall.         595           rc_input_threshold_pct_rise         597           rc_noise_model_mode         599           rc_output_threshold_pct_fall         600           rc_receiver_model_mode         604           rc_slew_derate_from_library         606           rc_slew_lower_threshold_pct_fall.         608           rc_slew_lower_threshold_pct_rise         610           rc_slew_upper_threshold_pct_fall         612           rc_slew_upper_threshold_pct_rise         614           read_only_attributes         616           read_translate_msff         618           register_duplicate         621           report_default_significant_digits         623           rom_auto_inferring         625           route_guide_attributes         626           route_layerExtraCostByRC         629           routeopt_checkpoint         631
psynopt_high_fanout_legality_limit.         592           rc_degrade_min_slew_when_rd_less_than_rnet.         593           rc_driver_model_mode.         594           rc_input_threshold_pct_fall.         595           rc_input_threshold_pct_rise         597           rc_noise_model_mode.         599           rc_output_threshold_pct_fall         600           rc_receiver_model_mode.         602           rc_receiver_model_mode.         604           rc_slew_derate_from_library         606           rc_slew_lower_threshold_pct_fall.         608           rc_slew_lower_threshold_pct_rise         610           rc_slew_upper_threshold_pct_rise         610           rc_slew_upper_threshold_pct_rise         614           read_only_attributes         616           read_translate_msff         618           reference_attributes         619           register_duplicate         621           report_default_significant_digits         623           rom_auto_inferring         625           route_guide_attributes         626           route_layerExtraCostByRC         629           routeopt_checkpoint         631
rc_degrade_min_slew_when_rd_less_than_rnet         593           rc_driver_model_mode         594           rc_input_threshold_pct_fall         595           rc_input_threshold_pct_rise         597           rc_noise_model_mode         599           rc_output_threshold_pct_fall         600           rc_receiver_model_mode         602           rc_receiver_model_mode         604           rc_slew_derate_from_library         606           rc_slew_lower_threshold_pct_fall         608           rc_slew_lower_threshold_pct_rise         610           rc_slew_upper_threshold_pct_fall         612           rc_slew_upper_threshold_pct_rise         614           read_only_attributes         616           read_translate_msff         618           reference_attributes         619           register_duplicate         621           report_default_significant_digits         623           route_guide_attributes         626           route_layerExtraCostByRC         629           routeopt_allow_min_buffer_with_size_only         630           routeopt_checkpoint         631
rc_driver_model_mode.         594           rc_input_threshold_pct_fall.         595           rc_input_threshold_pct_rise.         597           rc_noise_model_mode.         599           rc_output_threshold_pct_fall.         600           rc_receiver_model_mode.         604           rc_slew_derate_from_library.         606           rc_slew_lower_threshold_pct_fall.         608           rc_slew_lower_threshold_pct_rise.         610           rc_slew_upper_threshold_pct_fall.         612           rc_slew_upper_threshold_pct_rise.         614           read_only_attributes.         616           read_translate_msff.         618           reference_attributes         619           register_duplicate.         621           report_default_significant_digits.         623           route_guide_attributes         626           route_layerExtraCostByRC         629           routeopt_allow_min_buffer_with_size_only         630           routeopt_checkpoint.         631
rc_input_threshold_pct_fall.       595         rc_input_threshold_pct_rise.       597         rc_noise_model_mode.       599         rc_output_threshold_pct_fall.       600         rc_output_threshold_pct_rise.       602         rc_receiver_model_mode.       604         rc_slew_derate_from_library.       606         rc_slew_lower_threshold_pct_fall.       608         rc_slew_lower_threshold_pct_rise.       610         rc_slew_upper_threshold_pct_fall.       612         rc_slew_upper_threshold_pct_rise.       614         read_only_attributes.       616         read_translate_msff.       618         reference_attributes       619         register_duplicate.       621         report_default_significant_digits.       623         rom_auto_inferring.       625         route_guide_attributes       626         route_layerExtraCostByRC       629         routeopt_allow_min_buffer_with_size_only       630         routeopt_checkpoint.       631
rc_input_threshold_pct_rise
rc_noise_model_mode
rc_output_threshold_pct_fall 600 rc_output_threshold_pct_rise 602 rc_receiver_model_mode 604 rc_slew_derate_from_library 606 rc_slew_lower_threshold_pct_fall 608 rc_slew_lower_threshold_pct_rise 610 rc_slew_upper_threshold_pct_fall 612 rc_slew_upper_threshold_pct_rise 614 read_only_attributes 616 read_translate_msff 618 reference_attributes 619 register_duplicate 621 report_default_significant_digits 623 rom_auto_inferring 625 route_guide_attributes 626 route_layerExtraCostByRC 629 routeopt_allow_min_buffer_with_size_only 630 routeopt_checkpoint 631
rc_output_threshold_pct_rise
rc_receiver_model_mode. 604 rc_slew_derate_from_library 606 rc_slew_lower_threshold_pct_fall. 608 rc_slew_lower_threshold_pct_rise 610 rc_slew_upper_threshold_pct_fall 612 rc_slew_upper_threshold_pct_rise 614 read_only_attributes 616 read_translate_msff 618 reference_attributes 619 register_duplicate 621 report_default_significant_digits 623 rom_auto_inferring 625 route_guide_attributes 626 route_layerExtraCostByRC 629 routeopt_allow_min_buffer_with_size_only 630 routeopt_checkpoint 636
rc_slew_derate_from_library 606 rc_slew_lower_threshold_pct_fall. 608 rc_slew_lower_threshold_pct_rise 610 rc_slew_upper_threshold_pct_fall 612 rc_slew_upper_threshold_pct_rise 614 read_only_attributes 616 read_translate_msff 618 reference_attributes 619 register_duplicate 621 report_default_significant_digits 623 rom_auto_inferring 625 route_guide_attributes 626 route_layerExtraCostByRC 629 routeopt_allow_min_buffer_with_size_only 630 routeopt_checkpoint 630
rc_slew_lower_threshold_pct_fall. 608 rc_slew_lower_threshold_pct_rise 610 rc_slew_upper_threshold_pct_fall 612 rc_slew_upper_threshold_pct_rise 614 read_only_attributes 616 read_translate_msff 618 reference_attributes 619 register_duplicate 621 report_default_significant_digits 623 rom_auto_inferring 625 route_guide_attributes 626 route_layerExtraCostByRC 629 routeopt_allow_min_buffer_with_size_only 630 routeopt_checkpoint 631
rc_slew_lower_threshold_pct_rise
rc_slew_upper_threshold_pct_fall 612 rc_slew_upper_threshold_pct_rise 614 read_only_attributes 616 read_translate_msff 618 reference_attributes 619 register_duplicate 621 report_default_significant_digits 623 rom_auto_inferring 625 route_guide_attributes 626 route_layerExtraCostByRC 629 routeopt_allow_min_buffer_with_size_only 630 routeopt_checkpoint 631
rc_slew_upper_threshold_pct_rise. 614 read_only_attributes. 616 read_translate_msff. 618 reference_attributes. 619 register_duplicate. 621 report_default_significant_digits. 623 rom_auto_inferring. 625 route_guide_attributes. 626 route_layerExtraCostByRC 629 routeopt_allow_min_buffer_with_size_only 630 routeopt_checkpoint. 631
read_only_attributes 616 read_translate_msff 618 reference_attributes 619 register_duplicate 621 report_default_significant_digits 623 rom_auto_inferring 625 route_guide_attributes 626 route_layerExtraCostByRC 629 routeopt_allow_min_buffer_with_size_only 630 routeopt_checkpoint 631
read_translate_msff 618 reference_attributes 619 register_duplicate 621 report_default_significant_digits 623 rom_auto_inferring 625 route_guide_attributes 626 route_layerExtraCostByRC 629 routeopt_allow_min_buffer_with_size_only 630 routeopt_checkpoint 631
reference_attributes 619 register_duplicate 621 report_default_significant_digits 623 rom_auto_inferring 625 route_guide_attributes 626 route_layerExtraCostByRC 629 routeopt_allow_min_buffer_with_size_only 630 routeopt_checkpoint 631
register_duplicate
report_default_significant_digits
rom_auto_inferring625route_guide_attributes626route_layerExtraCostByRC629routeopt_allow_min_buffer_with_size_only630routeopt_checkpoint631
route_guide_attributes626route_layerExtraCostByRC629routeopt_allow_min_buffer_with_size_only630routeopt_checkpoint631
route_layerExtraCostByRC629routeopt_allow_min_buffer_with_size_only630routeopt_checkpoint631
routeopt_allow_min_buffer_with_size_only    630      routeopt_checkpoint    631
routeopt_allow_min_buffer_with_size_only    630      routeopt_checkpoint    631
·
routeopt_density_limit
routeopt_disable_cpulimit
routeopt_drc_over_timing
routeopt_preserve_routes
routeopt_skip_report_qor
routeopt_xtalk_reduction_setup_threshold
rp_shift_column_for_fixed_cells
schematic_variables
sdc_write_unambiguous_names
search_path

sh_command_log_file645
sh_enable_line_editing646
sh_line_editing_mode648
sh_source_uses_search_path
shape_attributes
si_use_partial_grounding_for_min_analysis
si_variables
si_xtalk_reselect_delta_and_slack657
si_xtalk_reselect_delta_delay658
si_xtalk_reselect_delta_delay_ratio
si_xtalk_reselect_max_mode_slack660
si_xtalk_reselect_min_mode_slack
single_group_per_sheet662
site_info_file
site_row_attributes
skew_opt_skip_clock_balancing 666
skew_opt_skip_ideal_clocks
skew_opt_skip_propagated_clocks
sort_outputs
suffix_variables
suppress_errors
symbol_library 672
synlib_variables
syntax_check_status 676
synthetic_library
system_variables
systemcout_debug_mode 682
systemcout_levelize
target_library
template_naming_style
template_parameter_style
template_separator_style
terminal_attributes
test_variables
text_attributes
timing_ccs_load_on_demand705
timing_check_defaults
timing clock gating propagate enable

timing_crpr_remove_clock_to_data_crp
timing_crpr_threshold_ps
timing_disable_cond_default_arcs710
timing_edge_specific_source_latency
timing_enable_multiple_clocks_per_reg712
timing_enable_non_sequential_checks
timing_gclock_source_network_num_master_registers714
timing_input_port_default_clock715
timing_remove_clock_reconvergence_pessimism
timing_report_attributes
timing_self_loops_no_skew
timing_separate_clock_gating_group719
timing_use_clock_specific_transition
timing_use_driver_arc_transition_at_clock_source
timing_use_enhanced_capacitance_modeling
timing_variables
trackAssign_XTalkParam726
trackAssign_densityDriven
trackAssign_evenSpaceAdjustment729
trackAssign_minimizeJog731
trackAssign_noOffGridRouting733
trackAssign_noiseThreshold
trackAssign_parallelLimit
trackAssign_parallelLimitMode737
trackAssign_runTimingMode
trackAssign_runXTalkIter
trackAssign_runXTalkMode
trackAssign_timingCost
trackAssign_tryGlobalLayerFirst
trackAssign_tryGlobalLayerOnly
trackAssign_variableWidthAdjustment
track_attributes
ungroup_keep_original_design
uniquify_keep_original_design
uniquify_naming_style
upf_extension
use_port_name_for_oscs
verbose messages

verilogout_equation	761
verilogout_higher_designs_first	762
verilogout_ignore_case	763
verilogout_include_files	764
verilogout_no_tri	765
verilogout_show_unconnected_pins	766
verilogout_single_bit	767
verilogout_unconnected_prefix	768
vhdlio_variables	769
vhdlout_local_attributes	775
via_attributes	776
view_arch_types	781
view_background	782
view_command_log_file	783
view_execute_script_suffix	784
view_read_file_suffix	785
view_report_append	786
view_report_interactive	787
view_report_output2file	788
view_variables	789
view_write_file_suffix	793
voltage_area_attributes	794
wildcards	797
write_name_nets_same_as_ports	800
write_sdc_output_lumped_net_capacitance	801
write_sdc_output_net_resistance	802
write_test_variables	803

# access\_internal\_pins

Controls the creation, deletion, and user access of internal pins.

#### **TYPE**

Boolean

#### **DEFAULT**

true

#### **GROUP**

system\_variables

#### **DESCRIPTION**

The access\_internal\_pins variable controls the creation and deletion of internal pins and the access of users to internal pins. Internal pins have to do with internal design inside a library cell. Because of the source of internal pins, they are created or deleted during link time, depending on the setting of this variable. Use the find command and get\_pins command to show internal pins, if such pins exist. Certain timing commands can also set constraints on internal pins. When the access\_internal\_pins variable is set to false (the default), after the creation of internal pins, the tool deletes the pins immediately and the constraints on the pins are lost.

#### **SEE ALSO**

get\_pins(2)
link(2)

# acs\_compile\_attributes

Customize the Automated Chip Synthesis compile strategy.

#### DESCRIPTION

Automated Chip Synthesis provides attributes that can customize the compile strategy. To set these attributes, use the **set\_attribute** command to set the attribute on the reference design for the compile partition (or on the top-level design).

Each chip-level compile command (acs\_compile\_design, acs\_refine\_design, and acs\_recompile\_design) performs a two-step compile. The acs\_compile\_design and acs\_recompile\_design commands perform a full compile followed by a boundary compile. The acs\_refine\_design command performs an incremental compile followed by a boundary compile. The Automated Chip Synthesis compile attributes control both the effort and the strategy used in each of the steps.

These attributes affect the compile scripts generated by the write\_compile\_script command (and therefore the compile scripts generated by the chip-level compile commands). Some attributes add commands to the script before the compile command; others modify the compile command options.

Automated Chip Synthesis ignores these compile attributes if a custom compile strategy or custom compile script exists in the directory defined for the user\_compile\_strategy\_script or user\_override\_script directories (default directory is \$acs\_work\_dir/scripts/dest\_dir).

The following attributes control the effort used in each compile step (full, incremental, and boundary):

- FullCompile
  Valid values are none, low, medium, and high.
  Default value is medium.
- IncrementalCompile Valid values are none, low, medium, and high. Default value is high.
- BoundaryCompile Valid values are none, low, medium, high, and top. Default value is top.

The following attributes modify the compile strategy for each compile step:

• OptimizationPriorities (all modes)
Valid values are area, area\_timing, timing, and timing\_area.
Default value is timing\_area.

- CanFlatten (full compile mode only) Valid values are true and false.

  Default value is false.
- CompileVerify (full and incremental compile modes only) Valid values are true and false.

  Default value is false.
- HasArithmetic (full compile mode only)
  Valid values are true and false.
  Default value is false.
  (Deprecated: You will get better QoR for datapathes with just UltraOptimization ena bled.)
- PartitionDP (full compile mode only)
  Valid values are duplicate, dont\_split and false.

  Default value is false.

  (Deprecated: You will get better QoR for datapathes with just UltraOptimization enabled.)
- AutoUngroup (full compile mode only)
  This is a composite attribute with one string value with the syntax: <mode> [<numCells>]
  Valid values for the required mode are area, delay and false.
  Default value is false.
  Valid values for the optional numCells are integer numbers >0.
  Default value is unset.
- MaxArea (full and incremental compile modes only)
  Valid values are floating point numbers greater than or equal to 0.0.
  Default value is 0.0.
- PreserveBoundaries (full and incremental compile modes only) Valid values are true and false.

  Default value is true.
- TestReadyCompile (full and incremental compile modes only) Valid values are true and false.

  Default value is false.
- UltraOptimization (all compile modes) Valid values are true and false. Default value is false.

For details about the impact of each attribute on the compile script, see the Automated Chip Synthesis User Guide.

#### **SEE ALSO**

```
compile(2)
get_license(2)
remove_license(2)
set_cost_priority(2)
set_flatten(2)
set_max_area(2)
set_minimize_tree_delay(2)
set_resource_allocation(2)
set_resource_implementation(2)
set_structure(2)
transform_csa(2)
uniquify(2)
write_compile_script(2)
compile_auto_ungroup_area_num_cells(3)
compile_auto_ungroup_delay_num_cells(3)
compile_auto_ungroup_override_wlm(3)
compile_implementation_selection(3)
compile_limit_down_sizing(3)
compile_map_low_drive(3)
compile_new_Boolean_structure(3)
compile_top_all_paths(3)
current_design(3)
```

# acs\_variables

Specify various Automated Chip Synthesis controls.

#### **SYNTAX**

```
string acs_dc_exec
                             $SYNOPSYS/sparcOS5/syn/bin/dc_shell
       acs_exclude_extensions
                                       {}
list
list
       acs_exclude_list
                                       {}
       acs_hdl_source
list
                                       {}
string acs_num_parallel_jobs
                                       1
string acs_user_budgeting_script
                                       "budget.scr"
string acs_user_compile_strategy_script_suffix
                                                       "compile"
list acs_user_dir(path)
                                       {}
list
      acs_verilog_extensions
                                       {".v"}
list
      acs_vhdl_extensions
                                       {".vhd"}
string acs_work_dir
                                       "[pwd]"
list
      check_error_list
                                       {}
string ilm_preserve_core_constraints
                                       "false"
string acs_read_hdl_use_read_file_for_vhdl
```

#### DESCRIPTION

These variables directly affect Automated Chip Synthesis and are used only in dc\_shell-t (Tcl mode of dc\_shell).

To view this man page online from within dc\_shell-t, type man acs\_variables. To view an individual variable description, type man var, where var is the name of the variable. To determine the current value of a variable, type printvar var.

#### acs\_area\_report\_suffix

Specifies the suffix for area reports generated during the automated compile process. The default is area.

#### acs\_autopart\_max\_area

Used with other acs variables to control chip-level partitioning. Defines partition threshold. For use in dc\_shell-t (Tcl mode of dc\_shell) only.

#### acs\_autopart\_max\_percent

Used with other acs variables to control chip-level partitioning. For use in dc\_shell-t (Tcl mode of dc\_shell) only.

#### acs\_use\_autopartition

Used with other acs variables to control chip-level partitioning. If the variable is true, the design will be partitioned automatically. For use in dc shell-t (Tcl mode of dc shell) only.

#### acs\_budgeted\_cstr\_suffix

Specifies the suffix for constraint files generated by the derive\_partition\_budgets command. The default is con.

#### acs\_compile\_script\_suffix

Specifies the default suffix for script files generated by the

write\_compile\_script command, sourced in the makefile generated by the
write\_makefile command, and located by the report\_pass\_data command. The
default is autoscr.

#### acs\_constraint\_file\_suffix

Specifies the default suffix for constraint files generated during the automated compile process. The default is con.

#### acs\_cstr\_report\_suffix

Specifies the default suffix for constraint reports generated during the automated compile process. The default is cstr.

#### acs db suffix

Specifies the default suffix for .db files that are read or written during the automated compile process. The default is db.

#### acs\_dc\_exe

Specifies the location of the dc\_shell executable. This variable is used by the acs\_compile\_design, acs\_refine\_design, and acs\_recompile\_design commands to generate the makefile. The default is \$SYNOPSYS/\$arch/syn/bin/dc\_shell.

#### acs\_exclude\_extensions

Specifies the file endings of files that will not be analyzed. When the <code>acs\_read\_hdl</code> command is collecting source files from expanded wildcards or directories, it takes only files that do not end with one of the strings from this list.

#### acs\_exclude\_list

Specifies files and directories that will not be analyzed. When the acs\_read\_hdl command is expanding wildcards or traversing directories it will analyze a file only if it is not matched by any item of this list.

#### acs\_global\_user\_compile\_strategy\_script

Specifies the file name for the user-defined default compile strategy. The default is default.compile.

#### acs hdl source

Specifies the location of the HDL source code files. The <code>acs\_read\_hdl</code> command expands wildcards in that list (in a Tcl-command "glob"-style manner) and analyzes all files from the list and from the specified directories.

#### acs\_log\_file\_suffix

Specifies the default suffix for log files generated during the automated compile process. The default is log.

#### acs makefile name

Specifies the filename for the makefile generated by the write\_makefile command and run by the compile\_partitions command. The default is Makefile.

#### acs\_num\_parallel\_jobs

Specifies the number of compile jobs to run in parallel when using  ${\it gmake}$  as the  ${\it make}$  utility. The default is 1.

#### acs\_override\_script\_suffix

Specifies the suffix for user-defined partition compile scripts. The default

is scr.

#### acs\_qor\_report\_suffix

Specifies the suffix for QOR reports generated during the automated compile process. The default is qor.

#### acs\_timing\_report\_suffix

Specifies the suffix for timing reports generated during the automated compile process. The default is tim.

#### acs\_lic\_wait

Specifies the maximum wait time for checking out all the licenses required by a compile job. By default (acs\_lic\_wait = 0), the makefile generated by Automated Chip Synthesis runs the dc\_shell command without "-wait #" option. If you want to ensure that all the needed features/licenses are checked out before running the compile job, set acs\_lic\_wait to the maximum wait time (unit is minute).

#### acs\_user\_budgeting\_script

Specifies the file name for the user-defined budgeting script. The default is budget.scr.

#### acs\_user\_compile\_strategy\_script\_suffix

Specifies the suffix for user-defined partition compile strategies. The default is compile.

#### acs\_user\_dir(path)

Specifies a customized directory structure for Automated Chip Synthesis. For use in .synopsys\_dc.setup of dc\_shell-t (Tcl mode of dc\_shell) only.

#### acs\_override\_report\_suffix

Specifies the suffix for user-defined partition report scripts. The default is report.

#### acs verilog extensions

Specifies the file endings of Verilog files. The default value is {".v"}. When the <code>acs\_read\_hdl</code> command is collecting Verilog source files from expanded wildcards or directories, it takes only files that end with one of the strings from this list.

#### acs vhdl extensions

Specifies the file endings of VHDL files. When the <code>acs\_read\_hdl</code> command is collecting VHDL source files from expanded wildcards or directories, it takes only files that end with one of the strings from this list.

#### acs work dir

Specifies the root of the Automated Chip Synthesis project directory. During startup, this variable is set to the current working directory. This value is used when locating input files for Automated Chip Synthesis commands and when generating absolute path names.

#### check error list

Specifies a list of error codes for which messages are to be checked during the current dc\_shell session.

#### ilm\_preserve\_core\_constraints

Specifies if ilm\_mode should be turned on (value "true") or off ("false"). The ilm\_mode, if turned on during constraint setting, helps characterizing an instance of an ILM and creating a constraint file for it that contains the constraints for the register-to-register logic of the design. The default value is "false", turning ilm\_mode off.

#### acs\_read\_hdl\_use\_read\_file\_for\_vhdl

If set to true, then acs\_read\_hdl -[auto\_]update command uses the read\_file command to read VHDL files. Otherwise, it uses the analyze and elaborate - update commands to read VHDL files.

#### **SEE ALSO**

```
acs_compile_design(2)
acs_read_hdl(2)
acs_recompile_design(2)
acs refine design(2)
check_error(2)
compile(2)
compile_partitions(2)
create_pass_directories(2),
extract_ilm(2)
read_partition(2),
remove_pass_directories(2),
report_pass_data(2),
write_compile_script(2),
write_makefile(2),
write partition(2),
write_partition_constraints(2)
```

# alib\_library\_analysis\_path

Specifies a single path, similar to a search path, for reading and writing the alib files that correspond to the target libraries.

#### **TYPE**

string

#### **DEFAULT**

"./"

#### **DESCRIPTION**

The tool loads alibs from under this path during compile. The tool stores alibs to this path when the <code>alib\_analyze\_libs</code> command is issued.

#### **SEE ALSO**

#### attributes

Lists the predefined Synopsys attributes.

#### **DESCRIPTION**

Attributes are properties assigned to objects such as nets, cells, and clocks, and describe design features to be considered during optimization.

Attributes are grouped into the following categories:

- cell
- clock
- design
- library cell
- net
- pin
- port
- read-only
- reference

Definitions for these attributes are provided in the subsections that follow.

There are a number of commands used to set attributes, however, most attributes can be set with the **set\_attribute** command. If the attribute definition specifies a **set** command, use it to set the attribute. Otherwise, use **set\_attribute**.

Some attributes are informational, or "read-only." You cannot set the value of these attributes. Most attribute groups contain read-only attributes; however, a complete list of these attributes is provided in the "Read Only" subsection.

Some attributes are "instance-specific", meaning they can be applied to specified objects in the design hierarchy. The following is a list of these attributes:

Certain attributes are specific to Power Compiler objects. For information on the Power Compiler attributes, refer to the **power\_attributes** manual page.

- disable timing
- load
- test\_assume

To determine the value of an attribute, use the **get\_attribute** command. To remove attributes, use the **remove\_attribute** command.

For a more detailed explanation of attributes, refer to the man pages of the appropriate **set** command.

**Note:** Path groups, cell delay, net delay, external delay, point-to-point timing specification, and arrival information are not represented as attributes, therefore cannot be manipulated with **attributes** commands.

#### Cell Attributes

area

Specifies the area of a cell. This attribute doesn't exist on a hierarchical cell.

We calculate the attribute by the cell's boundary points.

This attribute is "read-only" and cannot be set by the user.

#### aspect\_ratio

Specifies **height:width** ratio of a cell. This attribute doesn't exist on a hierarchical cell.

This attribute is "read-only" and cannot be set by the user.

#### async\_set\_reset\_q

Establishes the value (0 or 1) that should be assigned to the q output of an inferred register if set and reset are both active at the same time. To be used with <code>async\_set\_reset\_qn</code>. Use these attributes only if you have used the <code>one\_hot</code> or <code>one\_cold</code> attributes/directives in your HDL description <code>and</code> your technology library is written using <code>pre-V3.0a</code> syntax; <code>or</code> if your technology library does not use a consistent convention for <code>q</code> and <code>qn</code> when set and reset are both active. If a V3.0a or later syntax technology library is used, then by default if set and reset are both active at the same time Design Compiler will use the convention of the selected technology library (<code>target\_library</code>). Set with <code>set\_attribute</code>.

**Note:** If you are unsure whether or not your technology library uses V3.0a syntax, ask your ASIC vendor.

#### async\_set\_reset\_qn

Establishes the value (0 or 1) that should be assigned to the qn output of an inferred register if set and reset are both active at the same time. To be used with <code>async\_set\_reset\_q</code>. Use these attributes only if you have used the <code>one\_hot</code> or <code>one\_cold</code> attributes/directives in your HDL description and your technology library is written using pre-V3.0a syntax; or if your technology library does not use a consistent convention for q and qn when set and reset are both active. If a V3.0a or later syntax technology library is used, then by default if set and reset are both active at the same time Design Compiler will use the convention of the selected technology library (target\_library). Set with <code>set\_attribute</code>.

**Note:** If you are unsure whether or not your technology library uses V3.0a syntax, ask your ASIC vendor.

#### combinational\_type\_exact

Specifies the replacement gate to use for cells specified in the cell list. Compile attempts to convert combinational gates tagged with **set\_compile\_type** to the specified replacement combinational gate. Set with **set\_combinational\_type**.

#### disable\_timing

Disables the timing arcs of a cell. This has the same effect on timing as not having the arc in the library. Set with **set\_disable\_timing.** 

#### dont\_touch

Identifies cells to be excluded from optimization. Values are *true* (the default) or *false*. Cells with the **dont\_touch** attribute set to *true* are not modified or replaced during **compile**. Setting **dont\_touch** on a hierarchical

cell sets the attribute on all cells below it. Set with **set\_dont\_touch** .

#### fall\_delay

Specifies an offset from the falling edge of the ideal clock waveform. Affects all clock pins on this cell. Set with **set\_clock\_skew -fall\_delay**.

#### flip\_flop\_type

Stores the name of the specified flip-flop to be converted from the target\_library. compile automatically converts all tagged flip-flops to the specified (or one similar) type. Set with set\_register\_type -flip\_flop flip\_flop\_name [cell\_list] .

#### flip\_flop\_type\_exact

Stores the name of the specified flip-flop to be converted from the target\_library. compile automatically converts all tagged flip-flops to the exact flip-flop type. Set with set\_register\_type -exact -flip\_flop flip\_flop\_name [cell\_list] .

#### height

Specifies the height of a cell. This attribute doesn, Äôt exist on a hierarchical cell.

We use the cell's cell boundary to calculate its height. This attribute is "read-only" and cannot be set by the user.

#### is\_black\_box

true if the cell's reference is not linked to a design or is linked to a design that doesn't have a functionality. This attribute is "read-only" and cannot be set by the user.

#### is combinational

true if all cells of a design and all designs in its hierarchy are combinational. A cell is combinational if it is non-sequential or non-tristate and all of its outputs compute a combinational logic function. The **report\_lib** command will report such a cell as not a black-box. This attribute is read-only and cannot be set by the user.

#### is dw subblock

true if the object (a cell, a reference, or a design) is a DW subblock that was automatically elaborated. This attribute is "read-only" and cannot be set by the user.

NOTE: DW subblocks that are manually elaborated will not have this attribute.

#### is hierarchical

true if the design is not a leaf design (for example, not from a technology library). This attribute is "read-only" and cannot be set by the user.

#### is\_mapped

true if the cell is not generic logic. This attribute is "read-only" and cannot be set by the user.

#### is\_sequential

true if the cell is sequential. A cell is sequential if it is not combinational. This attribute is "read-only" and cannot be set by the user.

#### is\_synlib\_module

true if the object (a cell, a reference, or a design) refers to an unmapped module reference or if the object is (or refers to) a design that was automatically elaborated from a synlib module or a synlib operator. This attribute is "read-only" and cannot be set by the user.

**NOTE:** synlib modules that are manually elaborated will not have this attribute.

#### is\_synlib\_operator

true if the object (a cell or a reference) is a synthetic library operator reference. This attribute is "read-only" and cannot be set by the user.

#### is\_test\_circuitry

Set by **insert\_dft** on the scan cells and nets added to a design during the addition of test circuitry. This attribute is "read-only" and cannot be set by the user.

#### is\_unmapped

true if the cell is generic logic. This attribute is "read-only" and cannot be set by the user.

#### latch\_type\_exact

Stores the name of the specified latch to be converted from the target\_library. compile automatically converts all tagged latches to the exact latch type. Set with set\_register\_type -latch latch\_name [cell\_list] .

#### macro\_area\_percentage

Specifies the percentage of total macro area of a soft macro,Äôs physical\_area.

This attribute is "read-only" and cannot be set by the user.

#### map\_only

When set to true, **compile** will attempt to map the object exactly in the target library, and will exclude the object from logic-level optimization (flattening and structuring). The default is false. Set with **set\_map\_only**.

#### max fall delay

A floating point value that specifies the maximum falling delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set max delay**.

#### max\_metal\_layer

Specifies the reserved maximum metal layer name of a soft macro or a black box.

This attribute is "read-only" and cannot be set by the user.

#### max\_rise\_delay

A floating point value that specifies the maximum rising delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_max\_delay**.

#### max time borrow

A floating point number that establishes an upper limit for time borrowing; that is, it prevents the use of the entire pulse width for level-sensitive latches. Units are those used in the technology library. Set with

#### set\_max\_time\_borrow.

#### min\_fall\_delay

A floating point value that specifies the minimum falling delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_min\_delay**.

#### min\_metal\_layer

Specifies the reserved minimum metal layer name of a soft macro or a black box.

This attribute is "read-only" and cannot be set by the user.

#### min rise delay

A floating point value that specifies the minimum rising delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_min\_delay**.

#### minus\_uncertainty

Specifies a negative uncertainty from the edges of the ideal clock waveform. Affects all clock pins on this cell. Set with **set\_clock\_skew - minus\_uncertainty**.

#### number\_of\_black\_box

Specifies the count of black boxes in a hierarchical cell or a soft macro. Whether a cell is a black box can be determined by the attribute is\_black\_box. This attribute is "read-only" and cannot be set by the user.

#### number\_of\_io\_cell

Specifies the count of io cells in a hierarchical cell or a soft macro. We count cells in when its mask\_layout\_type is either io\_pad or corner\_pad. This attribute is "read-only" and cannot be set by the user.

#### number\_of\_macro

Specifies the count of macros in a hierarchical cell or a soft macro. We count cells in when its mask\_layout\_type is macro. This attribute is "read-only" and cannot be set by the user.

#### number\_of\_pinshape

Specifies the number of pin shapes of a soft macro. This attribute is "read-only" and cannot be set by the user.

#### number\_of\_standard\_cell

Specifies the count of standard cells in a hierarchical cell or a soft macro. We count cells in when its mask\_layout\_type is std.

This attribute is "read-only" and cannot be set by the user.

#### physical\_area

Specifies the physical area of a hierarchical cell or a soft macro. The physical area of a hierarchical cell is the sum of its direct children's physical\_area or area. If a direct child is a hierarchical cell, then physical\_area is used, if a child is a standard cell or macro, then area is used, else that child is skipped.

The physical area of a soft macro is the sum of its children's **physical\_area** or **area**. The children will be iterated from the sub-design file. If a child is a soft macro, then **physical\_area** is used, if a child is a standard cell

or hard macro, **area** is used, otherwise that child is skipped. This attribute is "read-only" and cannot be set by the user.

#### physical\_area\_percentage\_in\_top\_design

Specifies the percentage of **physical\_area** of a soft macro in the top design. This attribute is "read-only" and cannot be set by the user.

#### plus\_uncertainty

Specifies a positive uncertainty from the edges of the ideal clock waveform. Affects all clock pins on this cell. Set with **set\_clock\_skew - plus\_uncertainty**.

#### propagated\_clock

Specifies that the clock edge times be delayed by propagating the values through the clock network. Affects all clock pins on this cell. If this attribute is not present, ideal clocking is assumed. Set with **set\_clock\_skew-propagated**.

#### ref\_name

The reference name of a cell. This attribute is "read-only" and cannot be set by the user.

#### full\_name

The hierarchical name of cell, pin or net. This attribute is "read-only" and cannot be set by the user.

#### rise\_delay

Specifies an offset from the rising edge of the ideal clock waveform. Affects all clock pins on this cell. Set with **set\_clock\_skew -rise\_delay**.

#### scan

When true, specifies that the cell is always replaced by an equivalent scan cell during  $insert\_dft$ . When false, the cell is not replaced. Set with  $set\_scan$ .

#### scan\_chain

Includes the specified cells of the referenced design in the scan-chain whose index is the value of this attribute. Set with **set\_scan\_chain** .

#### scan\_element

Determines if sequential cells in the specified designs are replaced by equivalent scan cells during <code>insert\_scan</code>. When <code>true</code>, the default, <code>insert\_scan</code> replaces cell\_design\_ref\_list with equivalent scan cells. The scan cells are not replaced when set to <code>false</code>. Set with <code>set\_scan\_element</code>.

#### scan latch transparent

When true, makes specified cells transparent during ATPG. For hierarchical cells, the effects apply hierarchically to level-sensitive leave cells. Set with **set\_scan\_transparent**. Remove with **remove\_attribute**.

#### test\_isolate

Indicates that the specified sequential cells, pins, or ports are to be logically isolated and considered untestable during test design rule checking by **check\_test**. When this attribute is set on a cell, it is also placed on all pins of that cell. Do not set this attribute on a hierarchical cell. Use

report\_test -assertions for a report on isolated objects. Set with
set test isolate.

**Note:** Setting this attribute suppresses the warning messages associated with the isolated objects.

#### test\_routing\_position

Specifies the preferred routing order of the scan-test signals of the identified cells. Set with **set\_test\_routing\_order** .

#### ungroup

Removes a level of hierarchy by exploding the contents of the specified cell in the current design. If specified on a reference object, cells using that reference are ungrouped during **compile**. Set with **set ungroup**.

#### xnf\_init

A string that specifies the value of a storage element during power-on initialization and assertion of the global Set/Reset signal. For flip-flops, the two allowed string values are S, to define an inital Set condition; or , to define an initial Reset condition. For ROM symbols, the string value is a hex character string that defines the pattern of the ROM. Setting an  $\mathbf{xnf}_{\underline{\underline{}}\mathbf{init}}$  attribute on a cell causes the Synopsys XNF writer to create an INIT attribute on that cell in the XNF netlist; the value of this INIT attribute will match the value specified for the  $\mathbf{xnf}_{\underline{\underline{}}\mathbf{init}}$  attribute.

Set this attribute with **set\_attribute**, after executing **replace\_fpga** and before executing **write -f xnf**.

**Note:** Set this attribute only on cells that are xnf primitives; **xnfmerge** will not propagate the attribute down into any child cells. In addition, Do not set this attribute on D flip-flops if any of the asynchronous pins are being used.

#### xnf\_loc

A string that specifies the Xilinx location of a cell. No checks are performed to verify that the specified location is valid; for valid location string values, refer to the Xilinx XC4000 Databook. Setting an xnf\_loc attribute on a cell causes the Synopsys XNF writer to create a LOC attribute on that cell in the XNF netlist; the value of this LOC attribute will match the value specified for the xnf\_loc attribute.

Set this attribute with **set\_attribute**, after executing **replace\_fpga** and before executing **write -f xnf**.

**Note:** Set this attribute only on cells that are xnf primitives; **xnfmerge** will not propagate the attribute down into any child cells.

### Clock Attributes

#### clock\_fall\_transition

Sets the falling transition value on the specified clock list. The clock\_fall\_transition overrides the calculated transition times on clock pins of registers and associated nets. Set using **set\_clock\_transition**.

#### clock\_rise\_transition

Sets the rising transition value on the specified clock list. The clock\_rise\_transition overrides the calculated transition times on clock pins of registers and associated nets. Set using **set\_clock\_transition**.

#### dont\_touch\_network

When a design is optimized, **compile** assigns **dont\_touch** attributes to all cells and nets in the transitive fanout of **dont\_touch\_network** ports. The **dont\_touch** assignment stops at the boundary of storage elements. An element is recognized as storage only if it has setup or hold constraints. Set with **set\_dont\_touch\_network**.

#### fall delay

Specifies an offset from the falling edge of the ideal clock waveform. Set with **set\_clock\_skew -fall\_delay**.

#### fix\_hold

Specifies that **compile** should attempt to fix hold violations for timing endpoints related to this clock. Set with **set\_fix\_hold**.

#### max\_fall\_delay

A floating point value that specifies the maximum falling delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set max delay**.

#### max\_rise\_delay

A floating point value that specifies the maximum rising delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set max delay**.

#### max time borrow

A floating point number that establishes an upper limit for time borrowing; that is, it prevents the use of the entire pulse width for level-sensitive latches. Units are those used in the technology library. Set with set\_max\_time\_borrow.

#### min\_fall\_delay

A floating point value that specifies the minimum falling delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set min delay**.

#### min rise delay

A floating point value that specifies the minimum rising delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_min\_delay**.

#### minus\_uncertainty

Specifies a negative uncertainty from the edges of the ideal clock waveform. Set with **set\_clock\_skew -minus\_uncertainty**.

#### period

Assigns a value to the clock period. The clock period (or cycle time) is the shortest time during which the clock waveform repeats. For a simple waveform with one rising and one falling edge, the period is the difference between successive rising edges. Set with **create\_clock -period\_value**.

#### plus\_uncertainty

Specifies a positive uncertainty from the edges of the ideal clock waveform. Affects all sequential cells in the transitive fanout of this port. Set with **set\_clock\_skew -plus\_uncertainty**.

#### propagated\_clock

Specifies that the clock edge times be delayed by propagating the values through the clock network. If this attribute is not present, ideal clocking is assumed. Set with **set\_clock\_skew -propagated**.

#### rise delay

Specifies an offset from the rising edge of the ideal clock waveform. Set with **set\_clock\_skew -rise\_delay** 

#### Design Attributes

#### async\_set\_reset\_q

Establishes the value (0 or 1) that should be assigned to the q output of an inferred register if set and reset are both active at the same time. To be used with <code>async\_set\_reset\_qn</code>. Use these attributes only if you have used the <code>one\_hot</code> or <code>one\_cold</code> attributes/directives in your HDL description <code>and</code> your technology library is written using <code>pre-V3.0a</code> syntax; <code>or</code> if your technology library does not use a consistent convention for <code>q</code> and <code>qn</code> when set and reset are both active. If a V3.0a or later syntax technology library is used, then by default if set and reset are both active at the same time Design Compiler will use the convention of the selected technology library (<code>target\_library</code>). Set with <code>set\_attribute</code>.

**Note:** If you are unsure whether or not your technology library uses V3.0a syntax, ask your ASIC vendor.

#### async\_set\_reset\_qn

Establishes the value (0 or 1) that should be assigned to the qn output of an inferred register if set and reset are both active at the same time. To be used with <code>async\_set\_reset\_q</code>. Use these attributes only if you have used the <code>one\_hot</code> or <code>one\_cold</code> attributes/directives in your HDL description and your technology library is written using pre-V3.0a syntax; or if your technology library does not use a consistent convention for q and qn when set and reset are both active. If a V3.0a or later syntax technology library is used, then by default if set and reset are both active at the same time Design Compiler will use the convention of the selected technology library (<code>target\_library</code>). Set with <code>set\_attribute</code>.

**Note:** If you are unsure whether or not your technology library uses V3.0a syntax, ask your ASIC vendor.

#### balance\_registers

Determines whether the registers in a design are retimed during **compile**. When true (the default value), **compile** invokes the **balance\_registers** command, which moves registers to minimize the maximum register-to-register delay. Set this attribute to false, or remove it, to disable this behavior. Set with **set\_balance\_registers**. **Note:** You cannot verify designs using **compile** -verify while the **balance\_registers** attribute is set to true. In addition, if your design contains generic logic, you should ensure that all components are mapped to cells from the library before setting the **balance\_registers** attribute.

#### boundary\_optimization

Enables compile to optimize across hierarchical boundaries. Hierarchy is ignored during optimization for designs with this attribute set to true. Set with  $set\_boundary\_optimization$ .

# default\_flip\_flop\_type

Specifies the default flip-flop type for the current design. During the mapping process, **compile** tries to convert all unmapped flip-flops to this type. If **compile** is unable to use this flip-flop, it maps these cells into the smallest flip-flop possible. Set with **set\_register\_type -flip\_flop** flip\_flop\_name.

#### default flip flop type exact

During the mapping process, **compile** converts unmapped flip-flops to the exact flip-flop type specified here. Set with **set\_register\_type -exact -flip\_flop** flip\_flop\_name

#### default latch type exact

Specifies the exact default latch type for the **current\_design**. During the mapping process, **compile** converts unmapped latches to the exact latch type specified here. Set with **set\_register\_type -exact -latch** latch\_name.

#### design\_type

Indicates the current state of the design and has the value fsm (finite state machine), pla (programmable logic array), equation (Boolean logic), or netlist (gates). This attribute is "read-only" and cannot be set by the user.

#### dont\_touch

Identifies designs that are to be excluded from optimization. Values are *true* (the default) or *false*. Designs with the **dont\_touch** attribute set to *true* are not modified or replaced during **compile**. Setting **dont\_touch** on a design has an effect only when the design is instantiated within another design as a level of hierarchy; setting **dont\_touch** on the top-level design has no effect. Set with **set\_dont\_touch**.

#### flatten

When set to *true*, determines that a design is to be flattened during **compile**. By default, a design is not flattened. Set with **set\_flatten**.

### flatten effort

Defines the level of CPU effort that **compile** uses to flatten a design. Allowed values are *low* (the default), *medium*, or *high*. Set with **set\_flatten** .

### flatten\_minimize

Defines the minimization strategy used for logic equations. Allowed values are  $single\_output$ ,  $multiple\_output$ , or none. Set with  $set\_flatten$ .

### flatten phase

When true, allows logic flattening to invert the phase of outputs during compile. By default, logic flattening does not invert the phase of outputs. Used only if the **flatten** attribute is set. Set with  $set_flatten$ .

#### implementation

The implementation for each specified instance of the specified component\_type. Specifying the **-default** option removes this attribute from all instances of the component type in the current design. Set with **set\_jtag\_implementation**.

### is\_combinational

true if all cells of a design and all designs in its hierarchy are

combinational. A cell is combinational if it is non-sequential or nonthree-state and all of its outputs compute a combinational logic function. The **report\_lib** command will report such a cell as not a black-box. This attribute is *read-only*; you cannot set it.

#### is dw subblock

true if the object (a cell, a reference, or a design) is a DW subblock that was automatically elaborated. This attribute is "read-only" and cannot be set by the user.

NOTE: DW subblocks that are manually elaborated will not have this attribute.

### is\_hierarchical

true if any of the cells of a design are not leaf cells (for example, not from a technology library). This attribute is read-only and cannot be set by the user.

#### is\_mapped

true if all the non-hierarchical cells of a design are mapped to cells in a technology library. This attribute is "read-only" and cannot be set by the user.

#### is\_sequential

true if any cells of a design or designs in its hierarchy are sequential. A cell is sequential if it is not combinational (if any of its outputs depend on previous inputs). This attribute is read-only and cannot be set by the user.

### is\_synlib\_module

true if the object (a cell, a reference, or a design) refers to an unmapped module reference or if the object is (or refers to) a design that was automatically elaborated from a synlib module or a synlib operator. This attribute is "read-only" and cannot be set by the user.

**NOTE:** synlib modules that are manually elaborated will not have this attribute.

### is\_unmapped

true if any of the cells are not linked to a design or mapped to a technology library. This attribute is read-only and cannot be set by the user.

### local\_link\_library

A string that contains a list of design files and libraries to be added to the beginning of the <code>link\_library</code> whenever a <code>link</code> operation is performed. Set with <code>set\_local\_link\_library</code>.

### map\_only

When set to *true*, **compile** will attempt to map the object exactly in the target library, and will exclude the object from logic-level optimization (flattening and structuring). The default is *false*. Set with **set\_map\_only**.

#### max\_area

A floating point number that represents the target area of the design. **compile** uses it to calculate the area cost of the design. The units must be consistent with the units used from the technology library during optimization. Set with **set\_max\_area**.

### max\_capacitance

A floating point number that sets the maximum capacitance value for input, output, or bidirectional ports, or designs. The units must be consistent with those of the technology library used during optimization. Set with **set\_max\_capacitance**.

### max\_dynamic\_power

A floating point number that specifies the maximum target dynamic power for the **current\_design**. The units must be consistent with those of the technology library. If this attribute is specified more than once for a design, the latest value is used. Set with **set\_max\_dynamic\_power**.

#### max leakage power

A floating point number that specifies the maximum target leakage power for the **current\_design**. The units must be consistent with those of the technology library. If this attribute is specified more than once for a design, the latest value is used. Set with **set\_max\_leakage\_power**.

#### max\_total\_power

A floating point number that specifies the maximum target total power for the **current\_design**. Total power is defined as the sum of dynamic and leakage power. If this attribute is specified more than once for a design, the latest value is used. Set with **set\_max\_total\_power**.

#### min porosity

Specifies the minimum porosity of the design. **compile -routability** and **reoptimize\_design** ensure that the porosity of the design is greater than the specified value. Set with **set\_min\_porosity**.

### minimize\_tree\_delay

When true (the default value), **compile** restructures expression trees in the **current\_design** or in a list of specified designs, to minimize tree delay. The value of this attribute overrides the value of **hlo\_minimize\_tree\_delay**. Set this attribute to *false* for any designs that you do not wish to be restructured. Set with **set\_minimize\_tree\_delay**.

#### model map effort

Specifies the relative amount of CPU time to be used by **compile** during modeling, typically for synthetic library implementations. Values are *low*, *medium*, and *high*, or 1, 2, and 3. If **model\_map\_effort** is not set, the value of **synlib\_model\_map\_effort** is used. Set with **set\_model\_map\_effort**.

### model scale

A floating point number that sets the model scale factor for the current\_design. Set with set\_model\_scale.

#### optimize\_registers

When true (the default value), **compile** automatically invokes the Behavioral Compiler **optimize\_registers** command to retime the design during optimization. Setting the attribute to false disables this behavior. You cannot execute **compile -verify** if **optimize\_registers** is set to true on the design; and your design cannot contain generic logic at the instant **optimize\_registers** is invoked during **compile**. Set with **set\_optimize\_registers**.

#### part

A string value that specifies the Xilinx part type for a design. For valid part types, refer to the Xilinx XC4000 Databook. Set with **set\_attribute**.

#### port\_is\_pad

Indicates specified ports are to have I/O pads attached. The I/O pads are added during insert\_pads and automatically added during compile. Set using **set\_port\_is\_pad**.

### resource\_allocation

Indicates the type of resource allocation to be used by **compile** for the **current\_design**. Allowed values are *none*, indicating no resource sharing; area\_only, indicating resource sharing with tree balancing without considering timing constraints; area\_no\_tree\_balancing, indicating resource sharing without tree balancing and without considering timing constraints; and constraint\_driven (the default), indicating resource sharing so that timing constraints are met or not worsened. The value of this attribute overrides the value of the variable **hlo\_resource\_allocation** for the **current\_design**. Set with **set\_resource\_allocation**.

### resource\_implementation

Indicates the type of resource implementation to be used by **compile** for the **current\_design**. Allowed values are <code>area\_only</code>, indicating resource implementation without considering timing constraints; <code>constraint\_driven</code>, indicating resource implementation so that timing constraints are met or not worsened; and <code>use\_fastest</code>, indicating resource implementation using the fastest implementation initially, unless all timing constraints are met. If the fastest implementation has been selected initially later steps of the compile command will select components with smaller area later in uncritical parts of the design. The value of this attribute overrides the value of the variable <code>hlo\_resource\_implementation</code> for the <code>current\_design</code>. Set with <code>set\_resource\_implementation</code>.

# scan\_element

Determines if sequential cells in the specified designs are replaced by equivalent scan cells or designs during **insert\_scan**. Default is set to *true*. When set to *false*, sequential cels are not replaced by equivalent scan cells. Set using **set\_scan\_element**.

### scan\_latch\_transparent

When set to *true*, makes specified designs transparent during ATPG. For hierarchical cells, the effects apply hierarchically to level-sensitive leaf cells. The **set\_scan\_transparent** command sets the attribute; the **remove\_attribute** command removes it.

# share\_cse

When true, the value of the environment variable

hlo\_share\_common\_subexpressions is used. The value of this attribute
determines whether common subexpressions are shared during compile, to reduce
the cost of the design. Setting the attribute to false overrides the
hlo\_share\_common\_subexpressions. Set with set\_share\_cse.

#### structure

Determines if a design is to be structured during **compile**. If *true*, adds logic structure to a design by adding intermediate variables that are factored out

of the design's equations. Set with **set\_structure** .

### structure boolean

Enables the use of Boolean (non-algebraic) techniques during the structuring phase of optimization. This attribute is ignored if the structure attribute is false Set with  $set\_structure$ .

#### structure timing

Enables timing constraints to be considered during the structuring phase of optimization. This attribute is ignored if the **structure** attribute is false. Set with false set with false set with false set with false set fal

#### ungroup

Removes a level of hierarchy from the current design by exploding the contents of the specified cell in the current design. Set with **set\_ungroup** .

### wired\_logic\_disable

When true, disables creation of wired OR logic during **compile**. The default is false; if this attribute is not set, wired OR logic will be created if appropriate. Set with **set\_wired\_logic\_disable**.

#### wire\_load\_model\_mode

Determines which wire load model to use to compute wire capacitance, resistance, and area for nets in a hierarchical design that has different wire load models at different hierarchical levels. Allowed values are top, which indicates to use the wire load model at the top hierarchical level; enclosed, which indicates to use the wire load model on the smallest design that encloses a net completely; and segmented, which indicates to break the net into segments, one within each hierarchical level. In the segmented mode, each net segment is estimated using the wire load model on the design that encloses that segment. The segmented mode is not supported for wire load models on clusters. If a value is not specified for this attribute, compile searches for a default in the first library in the link path. If none is found, top is the default. Set with set\_wire\_load.

### xnfout\_use\_blknames

When true, the Synopsys XNF writer writes BLKNM XNF parameters into the XNF netlist for your design when write -f xnf is invoked. The default is false. The BLKNM XNF parameters convey to the Xilinx place and route tools information, previously placed on the db\_design by replace\_fpga, that indicates which groupings of function generators are to be packed into CLB cells. Set with set\_attribute.

# Library Cell Attributes

### dont\_touch

Identifies library cells to be excluded from optimization. Values are *true* (the default) or *false*. Library cells with the **dont\_touch** attribute set to *true* are not modified or replaced during **compile**. Setting **dont\_touch** on a hierarchical cell sets the attribute on all cells below it. Set with **set\_dont\_touch**.

#### dont\_use

Disables the specified library cells so that they are not added to a design

during compile. Set with set\_dont\_use .

#### formula

The attribute of the priority parameter for implementations in synthetic libraries. The formula should evaluate to an integer between 0 and 10. Set with **set\_impl\_priority**.

#### implementation

Specifies the implementation for the specifid synthetic library cell instances to use. When compile is run, the implementation you specified is used if you set this attribute. The cells instances must be defined in the synthetic library for this attribute to work. Set with **set\_implementation**.

#### no\_sequential\_degenerates

When *true*, disables mapping to versions of this latch or flip flop that have some input pins connected to 0 or to 1. Set with **set\_attribute**. This attribute may also be set on the library itself, and that value will apply as the default for all registers in the library which don't have the attribute set individually.

#### preferred

Specifies the preferred library gate to use during technology translation when there are other gates with the same function in the target library. Set with **set\_prefer** .

scan

When *true*, specifies that the instances of the library cell are always replaced by equivalent scan cells during **insert\_dft**. When false, instances are not replaced. Set with **set\_scan**.

#### scan\_group

A user-defined string variable that allows you to specify to DFT Compiler a preferred scan equivalent for a non-scan storage element, when a library contains multiple scan equivalents. Typical values are low, medium, and high, for low, medium, and high drive strengths. However, you can define any string variable, and it need not describe drive strength. The default behavior is for DFT Compiler to attempt to choose a scan element that best matches the electrical characteristics of the nonscan element; for a more detailed explanation, refer to the DFT Compiler Scan Synthesis User Guide. The matching of electrical characteristics works well with the standard CMOS delay model, but is not accurate with other delay models; scan\_group provides a means for you to specify an appropriate scan equivalent. Normally, scan\_group would be set by the ASIC vendor or library developer, but can also be set by you. Consult your ASIC vendor before attempting to set scan\_group with set\_attribute. For more information about scan\_group, refer to the DFT Compiler Scan Synthesis User Guide.

set\_id

Allows for the value for the implementations in synthetic libraries. Set with **set\_impl\_priorities**.

Determines if specified designs are scan replaced by **insert\_scan**. Set using **set\_scan\_element**.

### scan\_latch\_transparent

When true, makes the specified library cells transparent in ATPG. For

hierarchical cells, the effects apply hierarchically to level-sensitive leaf cells. The **set\_scan\_transparent** command sets the attribute; the **remove\_attribute** command removes it.

### sequential\_bridging

When true, enables **Design Compiler** to take a multiplexed flip-flop and bridge (that is, connect) the output to the input to get a desired functionality. The default is false, so this attribute must be set in order to enable the functionality. Bridging is required for mapping in cases where there is no flip-flop with internal feedback in the target library but one is desired in the HDL. Set with **set\_attribute**. This attribute may also be set on the library itself, and that value will apply as the default for all registers in the library which don't have the attribute set individually.

NOTE: Setting this attribute to *true* can result in an increase in run times and memory consumption for Design Compiler. The increased run times depend on the number of flip-flops in the target library or libraries for which this attribute has been set.

# **Net Attributes**

actual\_max\_net\_capacitance

### actual\_min\_net\_capacitance

A floating point number that specified the total calculated capacitance of the net. The value of these attributes is calculated upon request. These are "read-only" attributes and they cannot be set by the user.

### ba\_net\_resistance

A floating point number that specifies the back-annotated net resistance on a net. Set with **set\_resistance**.

### dont\_touch

Identifies nets to be excluded from optimization. Values are *true* (the default) or *false*. Nets with the **dont\_touch** attribute set to *true* are not modified or replaced during **compile**. Set with **set\_dont\_touch**.

### is\_test\_circuitry

Set by **insert\_dft** on the scan cells and nets added to a design during the addition of test circuitry. This attribute is "read-only" and cannot be set by the user.

### "load \*"

A floating point number that specifies the wire load value on a net. The total load on a net is the sum of all the loads on pins, ports, and wires associated with that net. This attribute represents only the wire load; pin and port loads are not included in the attribute value unless the attribute <code>subtract\_pin\_load</code> is set to <code>true</code> for the same net. Set with <code>set\_load</code>.

### static\_probability

A floating point number that specifies the percentage of time that the signal is in the logic 1 state; this information is used by **report\_power**. If this attribute is not set, **report\_power** will use the default value of 0.5, indicating that the signal is in the logic 1 state half the time. Set with **set\_switching\_activity**.

#### subtract\_pin\_load

Causes **compile** to reduce the wire load value of a net by an amount equal to its pin load. Specifies that the **load** attribute includes the capacitances of all pins on the net. If the resulting wire load is negative, it is set to zero. Set with **set\_load -subtract\_pin\_load**.

### toggle\_rate

A positive floating point number that specifies the toggle rate; that is, the number of zero-to-one and one-to-zero transitions within a library time unit period. This information is used by **report\_power**; if this attribute is not set, **report\_power** will use the default value of 2\*(static\_probability)(1 - static\_probability). The default will be scaled by any associated clock signal (if one is available). Set with **set switching activity**.

#### wired and

One of a set of two wired logic attributes that includes wired\_or. When present and set to true, wired\_and determines that the associated net has more than one driver and implements a wired AND function. Wired logic attributes cannot be manually set by the user. To cause wired logic attributes to be added to a netlist design that contains multiply-driven nets, you have two alternatives: 1. execute compile or translate on the design; or 2. specify the wired logic types using a resolution function in the HDL file.

#### wired or

One of a set of two wired logic attributes that includes wired\_and. When present and set to true, wired\_or determines that the associated net has more than one driver and implements a wired OR function. Wired logic attributes cannot be manually set by the user. To cause wired logic attributes to be added to a netlist design that contains multiply-driven nets, you have two alternatives: 1. execute compile or translate on the design; or 2. specify the wired logic types using a resolution function in the HDL file.

### Pin Attributes

actual\_max\_net\_capacitance

### actual\_min\_net\_capacitance

A floating point number that specified the total calculated capacitance of the net that is connected to the given pin. The attributes are defined only for pins of leaf cell. The value of these attributes is calculated upon request. These are "read-only" attributes and they cannot be set by the user.

#### disable\_timing

Disables timing arcs. This has the same effect on timing as not having the arc in the library. Set with **set\_disable\_timing**.

### fall\_delay

Specifies an offset from the falling edge of the ideal clock waveform. Set with **set\_clock\_skew -fall\_delay**.

#### max\_slack

A floating point value representing the worst slack of **max\_rise\_slack** and **max\_fall\_slack**.

### max\_fall\_slack

A floating point value representing the worst slack at a pin for falling maximum path delays. This attribute is valid for any pin that appears in a constrained path after timing has been updated.

#### max rise slack

A floating point value representing the worst slack at a pin for rising maximum path delays. This attribute is valid for any pin that appears in a constrained path after timing has been updated.

#### min\_slack

A floating point value representing the worst slack of **min\_rise\_slack** and **min fall slack**.

#### min\_fall\_slack

A floating point value representing the worst slack at a pin for falling minimum path delays. This attribute is valid for any pin that appears in a constrained path after timing has been updated..

### min\_rise\_slack

A floating point value representing the worst slack at a pin for rising minumum path delays. This attribute is valid for any pin that appears in a constrained path after timing has been updated.

### max\_fall\_delay

A floating point value that specifies the maximum falling delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set max delay**.

#### max rise delay

A floating point value that specifies the maximum rising delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_max\_delay**.

### min fall delay

A floating point value that specifies the minimum falling delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_min\_delay**.

### min\_rise\_delay

A floating point value that specifies the minimum rising delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_min\_delay**.

### minus\_uncertainty

Specifies a negative uncertainty from the edges of the ideal clock waveform. Set with **set\_clock\_skew -minus\_uncertainty**.

### observe\_pin

Specifies the (internal) observe pin name of an LSI Logic scan macrocell (LSI CTV only). This attribute is used by the  $write\_test$  command. Set with  $set\_attribute$ .

### pin\_direction

Specifies the direction of a pin. Allowed values are in, out, inout, or

unknown. This attribute is read-only and cannot be set by the user.

#### pin\_properties

Lists valid EDIF property values to be attached to different versions of the output pin. The EDIF property values correspond to different output emitter-follower resistance values on the output pin. For details about the use of this attribute, refer to the *Library Compiler Reference Manual*, Chapter 6, "Defining Cells." Set with **set\_attribute**.

### plus\_uncertainty

Specifies a positive uncertainty from the edges of the ideal clock waveform. Affects all sequential cells in the transitive fanout of this port. Set with **set\_clock\_skew -plus\_uncertainty**.

### propagated\_clock

Specifies that the clock edge times be delayed by propagating the values through the clock network. If this attribute is not present, ideal clocking is assumed. Set with **set\_clock\_skew -propagated**.

### rise\_delay

Specifies an offset from the rising edge of the ideal clock waveform. Set with **set\_clock\_skew -rise\_delay**.

### set\_pin

Specifies the (internal) set pin name of an LSI Logic scan macrocell (LSI CTV only). This attribute is used by the **write\_test** command. Set with **set\_attribute** .

#### signal type

Used to indicate that a pin or port is of a special type, such as a <code>clocked\_on\_also</code> port in a master/slave clocking scheme, or a <code>test\_scan\_in</code> pin for scan-test circuitry. Set with <code>set\_signal\_type</code> .

### static\_probability

A floating point number that specifies the percentage of time that the signal is in the logic 1 state; this information is used by **report\_power**. If this attribute is not set, **report\_power** will use the default value of 0.5, indicating that the signal is in the logic 1 state half the time. Set with **set\_switching\_activity**.

#### test\_assume

A string that represents a constant logic value to be assumed for specified pins throughout test design rule checking by **check\_test**. "1", "one", or "ONE" specifies a constant value of logic one; "0", "zero", or "ZERO" specifies a constant value of logic zero. Use **report\_test -assertions** for a report on objects that have the **test\_assume** attribute set. Set with **set\_test\_assume**.

#### test\_initial

A string that represents an initial logic value to be assumed for specified pins at the start of test design rule checking and fault simulation by check\_test. "1", "one", or "ONE" specifies an initial value of logic one; "0", "zero", or "ZERO" specifies an initial value of logic zero. Use report\_test -assertions for a report on objects that have the test\_initial attribute set. Set with set\_test\_initial.

#### test\_isolate

Indicates that the specified sequential cells, pins, or ports are to be logically isolated and considered untestable during test design rule checking by **check\_test**. When this attribute is set on a cell, it is also placed on all pins of that cell. Do not set this attribute on a hierarchical cell. Use **report\_test -assertions** for a report on isolated objects. Set with **set test isolate**.

**Note:** Setting this attribute suppresses the warning messages associated with the isolated objects.

#### test\_routing\_position

Specifies the preferred routing order of the scan-test signals of the identified cells. Set with **set test routing order** .

#### toggle\_rate

A positive floating point number that specifies the toggle rate; that is, the number of zero-to-one and one-to-zero transitions within a library time unit period. This information is used by **report\_power**; if this attribute is not set, **report\_power** will use the default value of 2\*(static\_probability)(1 - static\_probability). The default will be scaled by any associated clock signal (if one is available). Set with **set\_switching\_activity**.

### true\_delay\_case\_analysis

Specifies a value to set all or part of an input vector for **report\_timing - true** and **report\_timing -justify**. Allowed values are 0, 1, r (rise, X to 1), and f (fall, X to 0). Set with **set\_true\_delay\_case\_analysis**.

#### Port Attributes

actual\_max\_net\_capacitance

### actual\_min\_net\_capacitance

A floating point number that specified the total calculated capacitance of the net connected to the given port. The value of these attributes is calculated upon request. These are "read-only" attributes and they cannot be set by the user.

## connection\_class

A string that specifies the connection class label to be attached to a port or to a list of ports. **compile**, **insert\_pads**, and **insert\_dft** will connect only those loads and drivers that have the same connection class label. The labels must match those in the library of components for the design, and must be separated by a space. The labels universal and default are reserved; universal indicates that the port can connect with any other load or driver, and default is assigned to any ports that do not have a connection class already assigned. Set with **set\_connection\_class**.

### dont\_touch\_network

When a design is optimized, **compile** assigns **dont\_touch** attributes to all cells and nets in the transitive fanout of **dont\_touch\_network** clock objects. The **dont\_touch** assignment stops at the boundary of storage elements. An element is recognized as storage only if it has setup or hold constraints. Set with **set\_dont\_touch\_network**.

# driven\_by\_dont\_care

Specifies that input port are driven by dont\_care. Compile uses this information to create smaller designs. After optimization, the port connected to dont\_care does not drive anything inside the optimized design. Set with **set\_logic\_dc**.

#### driven by logic one

Specifies that input ports are driven by logic one. **compile** uses this information to create smaller designs. After optimization, a port connected to logic one usually does not drive anything inside the optimized design. Set with **set\_logic\_one** .

#### driven by logic zero

Specifies that input ports are driven by logic zero. **compile** uses this information to create smaller designs. After optimization, a port connected to logic zero usually does not drive anything inside the optimized design. Set with **set\_logic\_zero** .

#### driving\_cell\_dont\_scale

When *true*, indicates not to scale the transition time on the port using the driving cell. Otherwise the transition time will be scaled by operating condition factors. Set with **set\_driving\_cell**.

#### driving cell fall

A string that names a library cell from which to copy fall drive capability to be used in fall transition calculation for the port. Set with **set\_driving\_cell**.

#### driving cell from pin fall

A string that names the driving\_cell\_fall input pin to be used to find timing arc fall drive capability. Set with **set\_driving\_cell**.

### driving\_cell\_from\_pin\_rise

A string that names the driving\_cell\_rise input pin to be used to find timing arc rise drive capability. Set with **set\_driving\_cell**.

#### driving cell library fall

A string that names the library in which to find the **driving\_cell\_fall**. Set with **set\_driving\_cell**.

### driving\_cell\_library\_rise

A string that names the library in which to find the **driving\_cell\_rise**. Set with **set\_driving\_cell**.

### driving\_cell\_multiply\_by

A floating point value by which to multiply the transition time of the port marked with this attribute. Set with **set\_driving\_cell**.

### driving\_cell\_pin\_fall

A string that names the driving\_cell\_fall output pin to be used to find timing arc fall drive capability. Set with **set\_driving\_cell**.

# driving\_cell\_pin\_rise

A string that names the driving\_cell\_rise output pin to be used to find timing arc rise drive capability. Set with **set\_driving\_cell**.

### driving\_cell\_rise

A string that names a library cell from which to copy rise drive capability to be used in rise transition calculation for the port. Set with **set\_driving\_cell**.

#### fall delay

Specifies an offset from the falling edge of the ideal clock waveform. Set with set\_clock\_skew -fall\_delay

### fall\_drive

Specifies the drive value of high to low transition on input or inout ports. Set with **set\_drive.** 

#### fanout\_load

Specifies the fanout load on output ports. Set with set\_fanout\_load .

#### load

Specifies the load value on ports. The total load on a net is the sum of all the loads on pins, ports, and wires associated with that net. Set with **set\_load.** 

#### max\_capacitance

A floating point number that sets the maximum capacitance value for input, output, or bidirectional ports, and/or designs. The units must be consistent with those of the technology library used during optimization. Set with set max capacitance.

### max\_fall\_delay

A floating point value that specifies the maximum falling delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_max\_delay**.

# max\_fanout

Specifies the maximum fanout load for the net connected to this port. **compile** ensures that the fanout load on this net is less than the specified value. Set with **set\_max\_fanout** .

#### max\_rise\_delay

A floating point value that specifies the maximum rising delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_max\_delay**.

## max\_slack

A floating point value representing the worst slack of  $max\_rise\_slack$  and  $max\_fall\_slack$ .

.XA max\_fall\_slack A floating point value representing the worst slack at a pin for falling maximum path delays. This attribute is valid for any pin that appears in a constrained path after timing has been updated.

.XA max\_rise\_slack A floating point value representing the worst slack at a pin for rising maximum path delays. This attribute is valid for any pin that appears in a constrained path after timing has been updated.

#### min slack

A floating point value representing the worst slack of **min\_rise\_slack** and **min\_fall\_slack**.

.XA min\_fall\_slack A floating point value representing the worst slack at a pin for falling minimum path delays. This attribute is valid for any pin that appears in a constrained path after timing has been updated.

.XA min\_rise\_slack A floating point value representing the worst slack at a pin for rising minumum path delays. This attribute is valid for any pin that appears in a constrained path after timing has been updated.

### max\_time\_borrow

A floating point number that establishes an upper limit for time borrowing; that is, it prevents the use of the entire pulse width for level-sensitive latches. Units are those used in the technology library. Set with set\_max\_time\_borrow.

# max\_transition

Specifies the maximum transition time for the net connected to this port. compile ensures that value. Set with **set\_max\_transition** .

#### min\_capacitance

A floating point number that sets the minimum capacitance value for input and/or bidirectional ports. The units must be consistent with those of the technology library used during optimization. Set with **set\_min\_capacitance**.

### min\_fall\_delay

A floating point value that specifies the minimum falling delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set min delay**.

#### min rise delay

A floating point value that specifies the minimum rising delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_min\_delay**.

### minus\_uncertainty

Specifies a negative uncertainty from the edges of the ideal clock waveform. Affects all sequential cells in the transitive fanout of this port. Set with **set\_clock\_skew -minus\_uncertainty**.

### model\_drive

A non-negative floating point number that specifies the estimated drive value on ports in terms of standard drives of the current technology library. Set with **set\_model\_drive**.

### model load

A non-negative floating point number that specifies the estimated load value on ports in terms of standard loads of the current technology library. Set with **set\_model\_load**.

#### op\_used\_in\_normal\_op

Specifies that a scan-out port is also used in normal operation (system mode). This attribute is used by the <code>insert\_dft</code> command. Set with <code>set\_attribute</code>.

# output\_not\_used

Determines that an output port is unconnected. Used by **compile** to create smaller designs since the logic that drives an unconnected output port might not need to be maintained. After a design with an unconnected output port is

compiled, the port is usually not driven by anything inside the design. Set with  $\verb+set+ unconnected+$ .

### pad\_location

A string value that specifies the Xilinx pad location (pin number) to be assigned to a port. Setting a **pad\_location** attribute on a port causes the Synopsys XNF writer to indicate in the XNF netlist that this port has the pad location given by the value of the **pad\_location** attribute. No checks are performed to verify that the specified location is valid; for valid pad locations, refer to the Xilinx XC4000 Databook. Set with **set\_attribute**.

# plus\_uncertainty

Specifies a positive uncertainty from the edges of the ideal clock waveform. Affects all sequential cells in the transitive fanout of this port. Set with **set\_clock\_skew -plus\_uncertainty**.

#### port direction

Direction of a port. Value can be in, out, inout, or unknown. This attribute is "read-only" and cannot be set by the user.

### port\_is\_pad

Indicates specified ports are to have I/O pads attached. The I/O pads are added using **insert\_pads** and automatically optimized during compile. Set using **set\_port\_is\_pad**.

#### propagated clock

Specifies that the clock edge times be delayed by propagating the values through the clock network. Affects all sequential cells in the transitive fanout of this port. If this attribute is not present, ideal clocking is assumed. Set with **set\_clock\_skew -propagated**.

### rise\_delay

Specifies an offset from the rising edge of the ideal clock waveform. Set with **set\_clock\_skew -rise\_delay**.

### rise\_drive

Specifies the drive value of low to high transition on input or inout ports. Set with **set\_drive.** 

### signal\_index

Used to enumerate different ports with the same signal type (for example, scan-in ports for a design with multiple scan chains). Set with **set\_signal\_type** .

### signal\_type

Used to indicate that a port is of a "special" type, such as a "clocked\_on\_also" port in a master/slave clocking scheme, or a "test\_scan\_in" pin for scan-test circuitry. Set with **set\_signal\_type** .

# static\_probability

A floating point number that specifies the percentage of time that the signal is in the logic 1 state; this information is used by **report\_power**. If this attribute is not set, **report\_power** will use the default value of 0.5, indicating that the signal is in the logic 1 state half the time. Set with **set\_switching\_activity**.

#### test\_hold

Specifies the fixed, constant logic value at a port during test generation. Set with  ${\tt set\_test\_hold}$  .

### test\_isolate

Indicates that the specified sequential cells, pins, or ports are to be logically isolated and considered untestable during test design rule checking by **check\_test**. When this attribute is set on a cell, it is also placed on all pins of that cell. Do not set this attribute on a hierarchical cell. Use **report\_test -assertions** for a report on isolated objects. Set with **set test isolate**.

**Note:** Setting this attribute suppresses the warning messages associated with the isolated objects.

#### toggle\_rate

A positive floating point number that specifies the toggle rate; that is, the number of zero-to-one and one-to-zero transitions within a library time unit period. This information is used by **report\_power**; if this attribute is not set, **report\_power** will use the default value of 2\*(static\_probability)(1 - static\_probability). The default will be scaled by any associated clock signal (if one is available). Set with **set\_switching\_activity**.

### true\_delay\_case\_analysis

Specifies a value to set all or part of an input vector for **report\_timing - true** and **report\_timing -justify**. Allowed values are 0, 1, r (rise, X to 1), and f (fall, X to 0). Set with **set\_true\_delay\_case\_analysis**.

# Read-Only Attributes

# design\_type

Indicates the current state of the design and has the value fsm (finite state machine), pla (programmable logic array), equation (Boolean logic), or netlist (gates). This attribute cannot be set by the user.

#### is\_black\_box

true if the reference is not yet linked to a design or is linked to a design that doesn't have a functionality. This attribute cannot be set by the user.

## is\_combinational

true if all cells of a design and all designs in its hierarchy are combinational. A cell is combinational if it is non-sequential or non-tristate and all of its outputs compute a combinational logic function. The **report\_lib** command will report such a cell as not a black-box. This attribute is read-only and cannot be set by the user.

## is\_dw\_subblock

true if the object (a cell, a reference, or a design) is a DW subblock that was automatically elaborated. This attribute is "read-only" and cannot be set by the user.

#### is\_hierarchical

true if any of the cells of a design are not leaf cells (for example, not from a technology library). This attribute cannot be set by the user.

#### is\_mapped

true if all the non-hierarchical cells of a design are mapped to cells in a technology library. This attribute cannot be set by the user.

### is\_sequential

true if any cells of a design or designs in its hierarchy are sequential. A cell is sequential if it is not combinational. This attribute cannot be set by the user.

### is\_synlib\_module

true if the object (a cell, a reference, or a design) refers to an unmapped module reference or if the object is (or refers to) a design that was automatically elaborated from a synlib module or a synlib operator. This attribute is "read-only" and cannot be set by the user.

NOTE: synlib modules that are manually elaborated will not have this attribute.

### is\_synlib\_operator

true if the object (a cell or a reference) is a synthetic library operator reference. This attribute is "read-only" and cannot be set by the user.

#### is\_test\_circuitry

Set by **insert\_dft** on the scan cells and nets added to a design during the addition of test circuitry. This attribute cannot be set by the user.

### is unmapped

true if any of the cells are not linked to a design or mapped to a technology library. This attribute cannot be set by the user.

#### pin direction

Direction of a pin. Value can be in, out, inout, or unknown. This attribute cannot be set by the user.

# port\_direction

Direction of a port. Value can be in, out, inout, or unknown. This attribute cannot be set by the user.

### ref\_name

The reference name of a cell. This attribute cannot be set by the user.

# Reference Attributes

#### dont\_touch

Specifies that designs linked to a reference with this attribute are excluded from optimization. Values are *true* (the default) or *false*. Designs linked to a reference with with the **dont\_touch** attribute set to *true* are not modified or replaced during **compile**. Set with **set\_dont\_touch** .

### is\_black\_box

true if the reference is not yet linked to a design or is linked to a design that doesn't have a functionality. This attribute is read-only and cannot be set by the user.

### is\_combinational

true if all the cells of the referenced design are combinational. A cell is combinational if it is non-sequential or non-tristate and all of its outputs compute a combinational logic function. The **report\_lib** command will report such a cell as not a black-box. This attribute is read-only and cannot be set by the user.

#### is dw subblock

true if the object (a cell, a reference, or a design) is a DW subblock that was automatically elaborated. This attribute is *read-only* and cannot be set by the user.

NOTE: DW subblocks that are manually elaborated will not have this attribute.

#### is hierarchical

true if the referenced design is not a leaf cell (for example, not in a technology library). This attribute is read-only and cannot be set by the user.

#### is\_mapped

true if the reference is linked to a design, and all the non-hierarchical cells of the referenced design are mapped to cells in a technology library. This attribute is read-only and cannot be set by the user.

#### is sequential

true if all the cells of the referenced design are sequential. A cell is sequential if it is not combinational (if any of its outputs depend on previous inputs). This attribute is read-only and cannot be set by the user.

#### is synlib module

true if the object (a cell, a reference, or a design) refers to an unmapped module reference or if the object is (or refers to) a design that was automatically elaborated from a synlib module or a synlib operator. This attribute is read-only and cannot be set by the user.

NOTE: synlib modules that are manually elaborated will not have this attribute.

#### is synlib operator

true if the object (a cell or a reference) is a synthetic library operator reference. This attribute is read-only and cannot be set by the user.

### is\_unmapped

true if any of the non-hierarchical cells of the referenced design are not mapped to cells in a technology library, or if the reference is not yet linked to a design. This attribute is read-only and cannot be set by the user.

#### scan

When true, specifies that cells of the referenced design are always replaced by equivalent scan cells during  $insert\_dft$ . When false, cells of the design are not replaced. Set with  $set\_scan$ .

## scan\_chain

Includes the specified cells of the referenced design in the scan-chain whose index is the value of this attribute. Set with **set\_scan\_chain** .

#### scan\_element

Determines if specified designs are scan replaced by **insert\_scan**. Set using **set\_scan\_element**.

### scan\_latch\_transparent

When true, makes the specified references transparent in ATPG. For hierarchical cells, the effects apply hierarchically to level-sensitive leaf cells. The specified library cell cannot be overwritten. Set with set\_scan\_transparent; remove with remove\_attribute.

#### ungroup

Specifies that all designs linked to a reference with this attribute are ungrouped (levels of hierarchy represented by these design cells are removed) during **compile**. Set with **set\_ungroup** .

#### utilization

Specifies the utilization of a soft macro.

We calculate the utilization using **physical\_area**:area ratio of a soft macro. This attribute is "read-only" and cannot be set by the user.

#### width

Specifies the width of a cell. This attribute doesn't exist on a hierarchical cell

We use the cell's cell boundary to calculate its width. This attribute is "read-only" and cannot be set by the user.

# **SEE ALSO**

find (2), get\_attribute (2), remove\_attribute (2), set\_attribute (2),
power\_attributes (3).

# auto\_insert\_level\_shifters

Setting this variable to false would prevent automatic level shifter insertion in commands like compile, insert\_dft etc

# **TYPE**

Boolean

# **DEFAULT**

true

# **GROUP**

mv

# **DESCRIPTION**

By default this variable is true. This enables commands like compile to automatically insert level shifters where needed. Setting it to false disable this feature.

# auto\_insert\_level\_shifters\_on\_clocks

This variable is used to direct automatic level shifter insertion to insert level shifter on specified clocks

# **TYPE**

string

# **DEFAULT**

11 11

# **GROUP**

none

# **DESCRIPTION**

This variable can be set to "all" or a list of clock names (delimited by space or comma). When set to "all", automatic level shifter insertion will insert level shifters on all clock nets that need level shifters.

When this variable is set to a list of clock names, automatic level shifter insertion will insert level shifters on the net of these clocks if needed.

By default automatic level shifter insertion will not insert level shifters on the nets driven by the clocks.

# auto link disable

Specifies whether the code to perform an auto\_link during any Design Compiler command should be disabled.

### **TYPE**

Boolean

# **DEFAULT**

false

# **GROUP**

system\_variables

# **DESCRIPTION**

When true, specifies that the code to perform an auto\_link during any Design Compiler command should be disabled, resulting in a speedup in command processing. This speedup is important in backannotation commands like **set\_load**, **set\_resistance**, and **set\_annotated\_delay** where potentially thousands of such commands are executed in sequence. Disabling the auto\_link code can significantly improve the speed with which such commands get executed.

Once the sequence of time-critical commands has been completed, this variable should be reset to the value false, to revert the Design Compiler back to its normal mode of operation.

To determine the current value of this variable use **printvar auto\_link\_disable**. For a list of all **system** variables and their current values, use the **print\_variable\_group system** command.

# **SEE ALSO**

set\_load(2)
set\_resistance(2)
set\_annotated\_delay(2)

# auto\_link\_options

Specifies the **link** command options to be used when **link** is invoked automatically by various Design Compiler and DFT Compiler commands (for example, **create\_schematic** and **compile**).

### **TYPE**

string

### **DEFAULT**

-a11

# **GROUP**

system\_variables

# **DESCRIPTION**

Specifies the **link** command options to be used when **link** is invoked automatically by various Design Compiler and DFT Compiler commands (for example, **create\_schematic** andcompile). The default is **-all**. To find the available options, refer to the **link** command manual page.

To determine the current value of this variable, type **printvar auto\_link\_options**. For a list of all **system** variables and their current values, type **print\_variable\_group system**.

# **SEE ALSO**

link(2)

# auto\_ungroup\_preserve\_constraints

Preserves (when *true*) the timing constraints on the hierarchy when the hierarchy is ungrouped during the process of optimization.

### **TYPE**

Boolean

# **DEFAULT**

true

# **GROUP**

timing

# **DESCRIPTION**

Enables the ungrouping (when *true*) of hierarchies with timing constraints and preserves the timing constraints when the hierarchies are ungrouped during the process of optimization By default, the **auto\_ungroup\_preserve\_constraints** variable is *true*,

The constraints are preserved when executing the following commands:

```
compile -ungroup_all
set_ungroup followed by compile
compile -auto_ungroup area | delay
```

The constraints on DesignWare library hierarchical cells are also lost when the cells are ungrouped during optimization.

Set the **auto\_ungroup\_preserve\_constraints** variable to *false* before compiling to avoid ungrouping of hierarchies with timing constraints.

Use the **printvar auto\_ungroup\_preserve\_constraints** command to determine the current value of this variable.

### **SEE ALSO**

set\_ungroup(2)

# bind unused hierarchical pins

Specifies if unused input and output hierarchical pins should be connected to constant tie-off cells during compile.

### **TYPE**

Boolean

# **DEFAULT**

true

## **GROUP**

compile\_variables

# **DESCRIPTION**

Design Compiler connects each undriven leaf cell input to a constant tie-off cell during compile. The tool does the same for input pins and output pins of a design hierarchy as well. If an input pin of a design hierarchy is undriven, it will be connected to a constant tie-off cell in its parent hierarchy during compile. If an output pin of a design hierarchy is undriven, it will be connected to a constant tie-off cell in the same hierarchy during compile.

To prevent unconnected pins from being tied off, set **bind\_unused\_hierarchical\_pins** to false before linking in the design.

When commands such as **compile -boundary\_optimization** are used, the optimized design may be left with hierarchical inputs and outputs that are neither driven nor loaded. These hierarchical inputs and outputs will not be connected to constant tie-offs if **bind\_unused\_hierarchical\_pins** variable is set to false.

To determine the current value of this variable, type **printvar bind\_unused\_hierarchical\_pins**. For a list of all **compile** variables and their current values, type **print\_variable\_group compile**.

# **SEE ALSO**

# blockPlace\_addChannelBlockages

Enables adding placement blockages in congested channels during  $shape\_fp\_blocks$  -  $incremental\ congestion\_driven$  .

### **TYPE**

integer

# **DEFAULT**

2

## **DESCRIPTION**

shape\_fp\_blocks -incremental congestion\_driven command will widen congested channels to alleviate congestion. However, sometimes in the subsequent placement, more cells move into those channels than were there before they were widened, adding more signals to be routed, and potentially making channels congested again. This variable controls whether we cover those channels with blockages and if so, what kind of blockages.

By default, the tool does not add placement blockages. When set to 1, the blockages will be partial, with the corresponding percentage set to allow about the same amount of cells in the channel as before the command. When set to 2, the blockages will be soft. When set to 3, the blockages will be hard.

Note that while adding these blockages helps with the congestion in the channels, it may make other areas of the design overutilized.

Use the following command to determine the current value of the variable:

prompt> printvar blockPlace\_addChannelBlockages

# **SEE ALSO**

# blockPlace\_adjustMacroLocations

Adjusts macro locations during shape\_fp\_blocks -incremental congestion\_driven .

# **TYPE**

integer

# **DEFAULT**

0

# **DESCRIPTION**

shape\_fp\_blocks -incremental congestion\_driven changes plan group boundaries. Frequently, these changes are minor. If this variable is set to 1, during the command, non-fixed macros will be slightly moved to to make their locations legal (for example, plan group macros will move to fit inside the new plan group boundaries, and top level macros will move to avoid plan groups), and to avoid overlaps. If this cannot be accomplished using small moves, some overlaps may remain to be handled by subsequent placement.

Use the following command to determine the current value of the variable:

prompt> printvar blockPlace\_adjustMacroLocations

### **SEE ALSO**

# blockPlace\_avoidPowerGrid

Controls whether the power grid is on during channel resizing.

### **TYPE**

integer

# **DEFAULT**

0

# **DESCRIPTION**

By default, the power grid is off during channel resizing.

When set to 1, the power grid is on during channel resizing and the **shape\_fp\_blocks** command avoids the power grid for the plan group boundaries that it moves. If a plan group is moved when the power grid is on, by default, the plan group is placed no closer than one row height to the power grid. You can change this distance by setting the **blockPlace\_distanceToPowerGrid** variable.

Note that the **blockPlace\_avoidPowerGrid** variable cannot be used to legalize the plan group boundaries with respect to the power grid. The tool assumes that the plan group boundaries are already away from the power grid and decides whether to move the plan group boundaries based only on the channel size requirements.

Use the following command to determine the current value of the variable:

prompt> printvar blockPlace\_avoidPowerGrid

# **SEE ALSO**

shape\_fp\_blocks(2)
blockPlace\_distanceToPowerGrid(3)

# blockPlace\_distanceToPowerGrid

Specifies the minimum allowed distance between a plan group boundary and the power grid.

# **TYPE**

integer

# **DEFAULT**

-1

# **DESCRIPTION**

By default, the minimum distance allowed between a plan group boundary and the power grid is one row height.

If you specify a negative value, the tool uses one row height as the minimum distance.

Use the following command to determine the current value of the variable:

prompt> printvar blockPlace\_distanceToPowerGrid

# **SEE ALSO**

shape\_fp\_blocks(2)
blockPlace\_avoidPowerGrid(3)

# blockPlace\_keepTopLevelTogether

Controls whether the top level is kept together (contiguous) during shaping.

# **TYPE**

integer

# **DEFAULT**

0

# **DESCRIPTION**

This variable, when set to 1, forces the **shape\_fp\_blocks** command to keep top level area contiguous.

Use the following command to determine the current value of the variable:

prompt> printvar blockPlace\_keepTopLevelTogether

# **SEE ALSO**

# blockPlace\_minChannelSize

Specifies the minimum channel size between two plan groups.

# **TYPE**

real

# **DEFAULT**

0

# **DESCRIPTION**

This variable specifies the minimum channel size between two plan groups. By default, there is no minimum channel size.

Use the following command to determine the current value of the variable:

prompt> printvar blockPlace\_minChannelSize

# **SEE ALSO**

# blockPlace\_preserveAbutment

Enables preserving abutment during  $shape\_fp\_blocks$  -incremental  $target\_utilization\_driven$  .

### **TYPE**

integer

# **DEFAULT**

0

# **DESCRIPTION**

By default, <code>shape\_fp\_blocks -incremental target\_utilization\_driven</code> command is allowed to create channels between plan groups that were originally abutted. This allows for a wider solution space. If this variable is set to 1, the command will make sure that plan groups that were originally abutted remain so. Note that this may create a very strong constraint for the command.

Use the following command to determine the current value of the variable:

prompt> printvar blockPlace\_preserveAbutment

# **SEE ALSO**

# blockPlace\_utilSlack

Controls how much channel resizing can exceed the target utilization.

# **TYPE**

real

# **DEFAULT**

0.1

# **DESCRIPTION**

This variable control how much channel resizing can exceed the target utilization. By default, channel resizing can exceed the target utilization by 10 percent (0.1). The channel resizing will not exceed 100 percent utilization for plan groups. For black boxes, the channel resizing can exceed the target utilization.

Use the following command to determine the current value of the variable:

prompt> printvar blockPlace\_utilSlack

# **SEE ALSO**

# bound\_attributes

Contains attributes related to bound.

# **DESCRIPTION**

Contains attributes related to bound.

You can use **get\_attribute** to determine value of an attribute, and use **report\_attribute** to get a report of all attributes on specified object. Specified with **list\_attribute -class bound -application**, the definition of attributes can be listed.

# **Bound Attributes**

aspect\_ratio

Specifies the **width:height** ratio of a bound. The data type of **aspect\_ratio** is double. This attribute is read-only.

bbox

Specifies the bounding-box of a bound. The **bbox** is represented by a **rectangle**. The format of a *rectangle* specification is {{llx lly} {urx ury}}, which specifies the lower-left and upper-right corners of the rectangle. The data type of **bbox** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

bbox\_11

Specifies the lower-left corner of the bounding-box of a bound.

The **bbox\_11** is represented by a **point**. The format of a *point* specification is  $\{x, y\}$ .

You can get the **bbox\_11** of a bound, by accessing the first element of its **bbox**.

The data type of **bbox 11** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

bbox\_llx

Specifies x coordinate of the lower-left corner of the bounding-box of a bound.

The data type of **bbox 11x** is double.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

bbox\_11y

Specifies y coordinate of the lower-left corner of the bounding-box of a bound.

The data type of **bbox\_11y** is double.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### bbox\_ur

Specifies the upper-right corner of the bounding-box of a bound.

The **bbox\_ur** is represented by a **point**. The format of a *point* specification is  $\{x, y\}$ .

You can get the  ${\bf bbox\_ur}$  of a bound, by accessing the second element of its  ${\bf bbox}$ .

The data type of **bbox\_ur** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### bbox\_urx

Specifies x coordinate of the upper-right corner of the bounding-box of a bound.

The data type of bbox\_urx is double.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

### bbox\_ury

Specifies y coordinate of the upper-right corner of the bounding-box of a bound.

The data type of **bbox\_ury** is double.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### color

Specifies color to draw a move bound and its associated instances. The data type of **color** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

### dimension

Specifies dimension of a group bound.

Its format is {width height}.

The data type of dimension is string.

This attribute is read-only.

#### effort

Specifies effort to bring cells closer inside an auto group bound. Its valid values can be:

- 1ow
- medium
- · high
- ultra

The data type of **effort** is string.

This attribute is read-only.

#### name

Specifies name of a bound object.

The data type of **name** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

### number\_of\_hard\_macro

Specifies number of hard macro cells inside a bound.

The data type of number\_of\_hard\_macro is integer.

This attribute is read-only.

### number\_of\_standard\_cell

Specifies number of standard cells inside a bound.

The data type of number\_of\_standard\_cell is integer.

This attribute is read-only.

### object\_class

Specifies object class name of a bound, which is bound.

The data type of object\_class is string.

This attribute is read-only.

### object\_type

Specifies object type of a bound, which can be move\_bound, auto\_group\_bound, or group bound.

The data type of **object\_type** is string.

This attribute is read-only.

#### points

Specifies point list of a move bound's boundary.

The data type of **points** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

### type

Specifies type of a move bound or a group bound.

The data type of type is string.

Its valid values are:

- soft
- · hard
- exclusive

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

# utilization

Specifies the ratio of total area size of associated instances to the area of a move bound.

The data type of **utilization** is double.

This attribute is read-only.

```
get_attribute(2),
list_attribute(2),
report_attribute(2),
set_attribute(2).
```

# bsd\_variables

# **SYNTAX**

```
integer test_bsd_allow_tolerable_violations = FALSE
integer test_bsd_control_cell_drive_limit = 3
integer test_bsd_manufacturer_id = 0
integer test_bsd_optimize_control_cell = FALSE
integer test_bsd_part_number = 0
integer test_bsd_version_number = 0
string test_bsdl_default_suffix_name = "bsdl"
integer test_bsdl_max_line_length = 80
integer test_cc_ir_masked_bits = 0
integer test_cc_ir_value_of_masked_bits = 0
string test_user_defined_instruction_naming_style = "USER%d"
string test_user_defined_test_data_register_naming_style = "UTDR%d"
string bsd_max_in_switching_limit = 60000
string bsd_max_out_switching_limit = 60000
```

#### DESCRIPTION

These variables directly affect the insert\_bsd, optimize\_bsd, check\_bsd, create\_bsd\_patterns and write\_bsdl commands. Defaults are shown above, under Syntax.

For a list of **bsd** variables, type **print\_variable\_group bsd**. To view this manual page on-line, type **help bsd\_variables**. To view an individual variable description, type **help variable-name**, where variable-name is the name of the variable.

test\_bsd\_allow\_tolerable\_violations

When true, allows optimize\_bsd to exchange control and observe cells for observe only cells, or to remove the cells altogether, thereby allowing tolerable violations for timing-driven optimization. The default is false.

test\_bsd\_control\_cell\_drive\_limit

An integer that specifies the number of output bits to be controlled by a single BSR controlling cell. This controls the assignment of BSR control cells during **optimize\_bsd**.

test\_bsd\_manufacturer\_id

An integer that specifies the **manufacturer id** to be part of the Device Identification Register's capture value during **insert\_bsd**.

test\_bsd\_optimize\_control\_cell

When *true*, enables control cell optimization during **optimize\_bsd**. The default is *false*. The number of cells controlled by a single BSR cell is controlled by the **test\_bsd\_control\_cell\_drive\_limit** variable.

test\_bsd\_part\_number

An integer that specifies the Part Number to be part of the Device Identification

Register's capture value during insert\_bsd.

#### test\_bsd\_version\_number

An integer that specifies the **Version Number** to be part of the Device Identification Register's capture value during **insert\_bsd**.

#### test\_bsdl\_default\_suffix\_name

Specifies the default suffix for name of the the BSDL file generated by the **write\_bsdl** command.

#### test\_bsdl\_max\_line\_length

An integer that specifies the maximum number of characters per line of the output BSDL file produced by the **write\_bsdl** command.

### test\_cc\_ir\_masked\_bits

An integer whose binary value specifies instruction register (IR) bits that are to be masked during the search for all possible implemented instructions. Bits containing a "1" value are masked.

#### test\_cc\_ir\_value\_of\_masked\_bits

An integer that specifies a value (0 or 1) to be forced into the instruction register (IR) bits masked by the **test\_cc\_ir\_masked\_bits** variable.

#### test user defined instruction naming style

Specifies the naming style to be used by **check\_bsd** and **write\_bsdl** for the user-defined (non-standard) instructions inferred by these commands.

## test\_user\_test\_data\_register\_naming\_style

Specifies the naming style to be used by **check\_bsd** and **write\_bsdl** for the user-defined (non-standard) test data registers inferred by these commands.

# bsd\_max\_in\_switching\_limit

Specifies the maximum number of inputs that may switch simultaneously while generating VIL/VIH tests using the **create\_bsd\_patterns** command.

### bsd\_max\_out\_switching\_limit

Specifies the maximum number of outputs that may switch simultaneously while generating VOL/VOH tests using the **create\_bsd\_patterns** command.

```
insert_bsd (2), optimize_bsd (2), check_bsd (2), write_bsdl (2), create_bsd_patterns
(2), test_bsd_version_number (3), test_bsd_manufacturer_id (3), test_bsd_part_number
(3), test_bsd_optimize_control_cell (3), test_bsd_control_cell_drive_limit (3),
test_bsd_allow_tolerable_violations (3). test_cc_ir_masked_bits (3),
test_cc_ir_value_of_masked_bits (3), test_bsdl_default_suffix_name (3),
test_bsdl_max_line_length (3), test_user_defined_instruction_naming_style (3),
test_user_test_data_register_naming_style (3).
```

# budget\_generate\_critical\_range

Enables automatic generation of set\_critical\_range commands by dc\_allocate\_budgets for multiply-instantiated subdesigns.

## **TYPE**

Boolean

# **DEFAULT**

false

# **GROUP**

acs\_variables

# **DESCRIPTION**

When set to true, this variable will cause the <code>dc\_allocate\_budgets</code> command to automatically generate a <code>set\_critical\_range</code> command for any budgeted cells that have multiply-instantiated subdesigns. The value of critical\_range is set to 10% of the shortest clock period in the design. If the top-level design already has a critical\_range attribute, then that original value will be used instead.

The purpose of this is to improve QoR, since any multiple instances must be dont\_touched after compile in a bottom-up compile flow. Using **set\_critical\_range** will cause any near-critical paths in these blocks to be optimized before the block is dont touched.

To see the current value of this variable, type

dc\_shell-xg-t> printvar budget\_generate\_critical\_range

# budget\_map\_clock\_gating\_cells

Maps integrated clock gating cells into target library during RTL budgeting.

# **TYPE**

Boolean

# **DEFAULT**

false

# **GROUP**

acs\_variables

# **DESCRIPTION**

When set to true, this variable will cause the **dc\_allocate\_budgets -mode rt1** command to map any integrated clock gating cells into target library cells before calculating the budget. Normally, any unmapped cells would remain unmapped during budgeting when **-mode rt1** is used.

The purpose of this is to prevent incorrect **-level\_sensitive** delay constraints from appearing in the budget constraint files. These may otherwise appear because unmapped integrated clock gating cells can include transparent latch elements.

To see the current value of this variable, type

dc\_shell-xg-t> printvar budget\_map\_clock\_gating\_cells

# bus inference descending sort

Specifies that the members of that port bus are to be sorted in descending order rather than in ascending order.

#### **TYPE**

Boolean

### **DEFAULT**

true

## **GROUP**

edif\_variables
io\_variables

## DESCRIPTION

Affects the **read** command except for the db, Verilog and VHDL formats. This variable is primarily used when reading in designs in the LSI/NDL format. That particular format does not support representation of busses, but, if port names follow a specific pattern (as described in the variable **bus\_inference\_style**), the individual bits can be "inferred" into a port bus. When true (the default value), This variable specifies that the members of that port bus are to be sorted in descending order rather than in ascending order.

For example, with the variable **bus\_inference\_style** set to "%s[%d]", the ports "A[1]", "A[2]", "A[3]", and "A[4]" will be "inferred" into a port bus named "A". If this variable is true, the port bus "A" will have an index from 4 to 1; if this variable is false, the port bus "A" will have an index from 1 to 4.

With the variable **bus\_inference\_style** set to "#%d%%%s", the ports "#8%cb", "#9%cb", "#10%cb", and "#11%cb" will be "inferred" into a port bus named "cb". If this variable is true, the port bus "cb" will have an index from 11 to 8; if this variable is false, the port bus "cb" will have an index from 8 to 11.

To determine the current value of this variable, type **printvar bus\_inference\_descending\_sort**. For a list of all **edif** or **io** variables and their current values, type **print\_variable\_group edif** or **print\_variable\_group io**.

#### SEE ALSO

remove\_bus(2)
report\_bus(2)
bus\_inference\_style(3)
bus\_minus\_style(3)
bus\_naming\_style(3)
bus\_range\_separator\_style(3)
edif variables(3)

io\_variables(3)

# bus inference style

Specifies the pattern used to infer individual bits into a port bus.

## **TYPE**

string

# **DEFAULT**

11 11

# **GROUP**

edif\_variables
io\_variables

# **DESCRIPTION**

Specifies the pattern used to infer individual bits into a port bus. This variable affects the **read** command except, for the db and VHDL formats. This variable also affects the VHDL **write** commands. The variable is used primarily when reading in designs in the LSI/NDL format. The LSI/NDL format does not support representation of buses. But if port names follow a specific pattern (as described by this variable), the individual bits can be "inferred" into a port bus. If you specify an invalid value, no port buses are inferred.

When running in tcl mode the bus\_inference\_style needs to be within the curly brackets and if running in eqn mode, the bus\_inference\_style needs to be within double quotes.

For example: eqn mode: bus\_inference\_style = "%s[%d]"

tcl mode: set bus\_inference\_style {%s[%d]}

This variable must contain one %s (percent s) and %d (percent d) character sequence. Additional characters can be used with these symbols. To use a percent sign in a name, two are needed in the variable string (%%).

In naming a port bus, the port name is substituted for %s, and the port number replaces %d. A single percent sign is substituted for %%.

For example, with this variable set to "%s[%d]", the ports "A[1]", "A[2]", "A[3]", and "A[4]" will be "inferred" into a port bus named "A" either with an index from 1 to 4 or with an index from 4 to 1 (see **bus\_inference\_descending\_sort**).

With this variable set to "#%d%%%s", the ports "#8%cb", "#9%cb", "#10%cb", and "#11%cb" will be "inferred" into a port bus named "cb" either with an index from 8 to 11 or with an index from 11 to 8 (see bus\_inference\_descending\_sort).

To determine the current value of this variable, type printvar bus\_inference\_style.

For a list of all **edif** or **io** variables and their current values, type **print\_variable\_group edif** or **print\_variable\_group io**.

# **SEE ALSO**

remove\_bus(2)
report\_bus(2)
bus\_inference\_descending\_sort(3)
bus\_minus\_style(3)
bus\_naming\_style(3)
bus\_range\_separator\_style(3)
edif\_variables(3)
io\_variables(3)

# bus\_minus\_style

Controls the naming of individual members of bit-blasted port, instance, or net buses with negative indices.

# **TYPE**

string

# **DEFAULT**

-%d

# **GROUP**

hdl\_variables

# **DESCRIPTION**

Controls the naming of individual members of bit-blasted port, instance, or net buses with negative indices. This variable affects the **read** command with the **vhd1** format option.

To determine the current value of this variable, type **printvar bus\_minus\_style**. For a list of all **hdl** variables and their current values, type **print\_variable\_group hdl**.

# **SEE ALSO**

remove\_bus(2)
report\_bus(2)
bus\_inference\_descending\_sort(3)
bus\_inference\_style(3)
bus\_naming\_style(3)
bus\_range\_separator\_style(3)
edif\_variables(3)

# bus\_multiple\_separator\_style

Determines the name of a multibit cell that implements bits that do not form a range.

## **TYPE**

string

# **DEFAULT**

,

# **GROUP**

multibit\_variables

# **DESCRIPTION**

This variable affects the naming of multibit cells during multibit mapping. This variable is used to name a multibit cell that implements bits that do not form a range. The default is used if an invalid value is specified.

The bus\_range\_separator\_style is used to separate the start and end bit positions of a range, while bus\_multiple\_separator\_style is used to separate two ranges. The two variables are used in conjunction with the bus\_naming\_style variable to generate names for multibit cells.

Assume that bus\_range\_separator\_style is set to ":", bus\_multiple\_separator\_style is set to ",", and bus\_naming\_style is set to "%s[%d] in the following examples.

For example, if cells with the names q[0], q[1], q[2], q[5], q[6], and q[7] are packed into a 6-bit wide cell, the name given to the new cell is q[0:2,5:7]. If cells q[0], q[2], q[4], and q[6] are packed into a 4-bit wide cell, the name given to the new cell is q[0,2,4,6].

To determine the current value of this variable, type **printvar bus\_range\_separator\_style**. For a list of all **multibit** variables and their current values, type **print\_variable\_group multibit**.

# **SEE ALSO**

bus\_range\_separator\_style(3)
multibit\_variables(3)

# bus\_naming\_style

Specifies the style to use in naming an individual port member, net member, or cell instance member of an EDIF array or of a Verilog or VHDL vector.

#### **TYPE**

string

### **DEFAULT**

%s[%d]

## **GROUP**

edif\_variables
hdl\_variables
schematic\_variables

# **DESCRIPTION**

This variable affects the **read** command with the EDIF, Verilog, or VHDL format option, the **write** command with the EDIF format option, and the **create\_schematic** command with the busing option.

When reading buses, this variable specifies the style to use in naming an individual port member, net member, or cell instance member of an EDIF array or of a Verilog or VHDL vector.

When running in tcl mode the bus\_naming\_style needs to be within the curly brackets and if running in eqn mode, the bus\_naming\_style needs to be within double quotes.

For example: eqn mode: bus\_naming\_style = "%s[%d]"

tcl mode: set bus\_naming\_style {%s[%d]}

When writing buses, this variable used with the variable bus\_range\_separator\_style specifies the style to use in naming a port array or net array in the EDIF file. If you specify an invalid value, the array is given the name of the bus. When writing schematic nets, this variable used with the variable bus\_range\_separator\_style specifies the style to use in naming a net connected to the "wire" end of a ripper in the EDIF file. If you specify an invalid value, the net is given the name of the original net.

When creating schematics, this variable used with the variable bus\_range\_separator\_style specifies the style to use in naming a ripper, bused port, bused net, or net connected to the "wire" end of a ripper. If you specify an invalid value, the default is used.

This variable must contain only one %s (percent s) and one %d (percent d) character sequence. To use the % (percent sign) in the name, use two of them in the variable

string (%%). Therefore, the only characters that can follow a percent sign are %, s, or d.

When reading buses, in naming members, the name of the array is substituted for %s, and the number of the member is substituted for %d. A single percent sign is substituted for %%.

For example, if this variable is set to "%s[%d]", then the first member of the 4-bit array "A", going from 0 to 3, is named:

A[0]

If this variable is set to "%s\_%%d.X", then the first member of the 8-bit array "xy", going from 9 to 16, is named:

xy\_%9.X

See **bus\_dimension\_separator\_style** for a description of how it is used in conjunction with this variable for specifying the names of the members of multi-dimensional arrays in the EDIF format or multi-dimensional vectors in the VHDL format.

See **bus\_minus\_style** for a description of how to specify the names of vectors with negative indices in the VHDL format.

When creating schematics or when writing buses, in naming a bused port or bused net or a port array or net array, the original bus or array name is substituted for %s. The start and end bits of the bus or array separated by the value of the variable bus\_range\_separator\_style are substituted for %d. A single percent sign is substituted for each %%.

For example, if this variable is set to "%s[%d:%d]", then the 4-bit bus or array "A", going from 0 to 3, is named:

A[0:3]

If this variable is set to "%%%s[%d][%d]", then the 8-bit bus or array "B", going from -4 to 3, is named:

See **edifout\_multidimension\_arrays** for a description of how it is used in conjunction with this variable for specifying the names of multi-dimensional arrays.

See **edifout\_numerical\_array\_members** for a description of how it is used in conjunction with this variable for specifying the names of descending arrays.

When creating schematics or when writing schematic nets, in naming a ripper or net connected to the "wire" end of a ripper, the original net name is substituted for %s. If the net is a scalar (a single bit) net, the bit of the ripper is substituted for %d; if the net is a bused net, the start and end bits of the ripper separated by the value of the variable **bus\_range\_separator\_style** are substituted for %d. A single percent sign is substituted for each %%.

For example, if this variable is set to "%s[%d]", then the ripper or the net connected to the "wire" end of the ripper that is ripping off the first bit of the 4-bit net array "A" going from 0 to 3, is named:

#### A[0]

If this variable is set to "%s\_%%d.X", then the ripper or the net connected to the "wire" end of the ripper that is ripping off the first bit of the 8-bit net array "xy" going from 9 to 16, is named:

xy\_%9.X

If this variable is set to "%s[%d]" and the variable **bus\_range\_separator\_style** is set to ":", then the net connected to the "wire" end of the ripper that is ripping off the third through fifth bits of the 8-bit net array "xy" going from 9 to 16, is named:

xy[11:13]

If this variable is set to "%s\_%%%d.X" and the variable **bus\_range\_separator\_style** is set to "..", then the ripper or the net connected to the "wire" end of the ripper that is ripping off the third through fourth bits of the 4-bit net array "A" going from 0 to 3, is named:

A\_%2..3.X

To determine the current value of this variable, type **printvar bus\_naming\_style**. For a list of all **edif**, **hdl**, or **schematic** variables and their current values, type **print\_variable\_group edif**, **print\_variable\_group hdl**, or **print\_variable\_group schematic**.

# **SEE ALSO**

remove\_bus(2)
report\_bus(2)
bus\_inference\_descending\_sort(3)
bus\_inference\_style(3)
bus\_minus\_style(3)
bus\_range\_separator\_style(3)
edif\_variables(3)

# bus\_range\_separator\_style

Specifies the style to use in naming a net connected to the "wire" end of a ripper in the EDIF file.

#### **TYPE**

string

# **DEFAULT**

:

## **GROUP**

edif\_variables
schematic\_variables

## DESCRIPTION

Specifies the style to use in naming a net connected to the "wire" end of a ripper in the EDIF file. This variable affects the **write** command with the EDIF format option and the **create\_schematic** command with the busing option.

When writing buses, this variable used with the variable **bus\_naming\_style**, specifies the style to use in naming a port array or net array in the EDIF file. When writing schematic nets, this variable used with the variable **bus\_naming\_style**, specifies the style to use in naming a net connected to the "wire" end of a ripper in the EDIF file.

When creating schematics, this variable used with the variable **bus\_naming\_style**, specifies the style to use in naming a ripper, bused port, bused net, or net connected to the "wire" end of a ripper. If you specify an invalid value, the default is used.

See **bus\_naming\_style** for a description of how this variable is used in conjunction with that variable.

To determine the current value of this variable, type **printvar bus\_range\_separator\_style**. For a list of all **edif** or **schematic** variables and their current values, type **print\_variable\_group edif** or **print\_variable\_group schematic**.

# **SEE ALSO**

remove\_bus(2)
report\_bus(2)
bus\_inference\_descending\_sort(3)
bus\_inference\_style(3)
bus\_minus\_style(3)
bus\_naming\_style(3)
edif variables(3)

# cache dir chmod octal

Specifies the value of the mode bits for created cache directories.

## **TYPE**

string

# **DEFAULT**

777

# **GROUP**

synlib\_variables

#### DESCRIPTION

Cache directories are created with their mode bits set to the value of the **cache\_dir\_chmod\_octal** variable. The value of this variable is a string that is translated to an octal number. There are separate variables for directories and files, to allow the sticky bit to be set.

Many UNIX systems allow a sticky bit to be set on directories (setting the sticky bit on files has a very different meaning and is not allowed for cache files). If the sticky bit on a directory is set and if the user has write permission on the directory, the user can write his or her own files in the directory but cannot delete the files of other people in that directory (see UNIX manpage on sticky(8)).

Caches are often shared among users, and the sticky bit allows users to write into the same directory without worrying that other users will overwrite their files. If your UNIX system does not have sticky bit capabilities, your system administrator should remove that bit from the cache-dir-chmod-octal default in the system .synopsys\_dc.setup file.

# **SEE ALSO**

cache\_ls(1)
cache\_file\_chmod\_octal(3)

# cache\_file\_chmod\_octal

Specifies the value of the mode bits for created cache files.

# **TYPE**

string

# **DEFAULT**

666

# **GROUP**

synlib\_variables

# **DESCRIPTION**

Cache files are created with their mode bits set to the value of cache\_file\_chmod\_octal. The value of this variable is a string which is translated to an octal number. Cache directories use a different variable to set there mode bits (cache\_dir\_chmod\_octal). There are separate variables for directories and files to allow the sticky bit to be set.

# **SEE ALSO**

cache\_ls(1)
cache\_dir\_chmod\_octal(3)

# case\_analysis\_log\_file

Specifies the name of a log file generated during propagation of constant values, from case analysis or from nets tied to logic zero or logic one. Each scenario has its proprietary log file if multiple scenarios exist.

#### **TYPE**

string

#### **DEFAULT**

11 1

### DESCRIPTION

Specifies the name of a log file generated during propagation of constant values, from case analysis or from nets tied to logic zero or logic one. The log file contains the list of all ports and pins that propagate constants. The constant propagation algorithm is an iterative process that propagates constants through nets and cells starting from a list of constant pins. The algorithm finishes when no more constants can be propagated. The format of the log file follows the constant propagation algorithm.

In MCMM, you need to specify the log file name in the definition of each scenario, or no log will be generated for that scenario. If you switch the active scenario, the log file used will also be switched automatically. Log file for different scenarios can have the same name.

By default, this variable is set to an empty string, and no log file is generated during constant propagation.

To determine the current value of this variable, use **printvar case\_analysis\_log\_file**. Please note that if you switch the scenario in MCMM, the value of this variable will remain to the value last set.

#### **SEE ALSO**

remove\_case\_analysis(2)
report\_case\_analysis(2)
report\_disable\_timing(2)
set\_case\_analysis(2)
disable\_case\_analysis(3)

# case\_analysis\_propagate\_through\_icg

Determines whether case analysis is propagated through integrated clock gating cells.

#### **TYPE**

Boolean

### **DEFAULT**

false

# **DESCRIPTION**

When false (the default), constants propagating throughout the design will stop propagating when an integrated clock gating cell is encountered. Regardless of whether the integrated clock gating cell is enabled or disabled, no logic values will propagate in the fanout of the cell.

When true, constants propagated throughout the design will propagate through an integrated clock gating cell provided the cell is enabled. An integrated clock gating cell is enabled when its enable pin (or test enable pin) is set to a hi logic value. If the cell is disabled, then the disable logic value for the cell is propagated in its fanout. e.g. for a latch\_posedge ICG, when it is disabled, it will propagate a logic 0 in its fanout.

To activate logic propagation through all integrated clock gating cells, the user must set the following.

set case\_analysis\_propagate\_through\_icg true

To determine the current value of this variable, type **printvar** case\_analysis\_propagate\_through\_icg or echo \$case\_analysis\_propagate\_through\_icg.

# **SEE ALSO**

set\_case\_analysis(2)
remove\_case\_analysis(2)

# case\_analysis\_with\_logic\_constants

When true, enables constant propagation, even if a design contains only logic constants.

#### **TYPE**

Boolean

# **DEFAULT**

false

# **GROUP**

timing

# **DESCRIPTION**

When true, enables constant propagation, even if a design contains only logic constants. When false (the default), constant propagation is not performed unless a set\_case\_analysis command is specified. The variable disable\_case\_analysis overrides the variable case\_analysis\_with\_logic\_constants. If the disable\_case\_analysis variable is set, no constants are propagated.

To determine the current value of this variable, use **printvar** case\_analysis\_with\_logic\_constants.

# **SEE ALSO**

remove\_case\_analysis(2)
report\_case\_analysis(2)
set\_case\_analysis(2)
disable\_case\_analysis(3)

# cell\_attributes

Contains attributes that can be placed on a cell.

### DESCRIPTION

Contains attributes that can be placed on a cell.

There are a number of commands used to set attributes, however, most attributes can be set with the **set\_attribute** command. If the attribute definition specifies a **set** command, use it to set the attribute. Otherwise, use **set\_attribute**. If an attribute is read-only, you cannot set it.

To determine the value of an attribute, use the **get\_attribute** command. To remove attributes, use the **remove\_attribute** command.

For a more detailed explanation of an attribute, refer to the manual pages of the appropriate **set** command. For information on all attributes, refer to the **attributes** manual page.

## Cell Attributes

area

Specifies the area of a cell. This attribute does not exist on a hierarchical cell.

The tool calculates the attribute by the cell's boundary points.

This attribute is read-only and cannot be modified.

aspect\_ratio

Specifies the **height:width** ratio of a cell. This attribute does not exist on a hierarchical cell.

This attribute is read-only and cannot be modified.

async\_set\_reset\_q

Establishes the value (0 or 1) that should be assigned to the q output of an inferred register if set and reset are both active at the same time. To be used with <code>async\_set\_reset\_qn</code>. Use these attributes only if you have used the <code>one\_hot</code> or <code>one\_cold</code> attributes/directives in your HDL description <code>and</code> your technology library is written using <code>pre-V3.0a</code> syntax; <code>or</code> if your technology library does not use a consistent convention for <code>q</code> and <code>qn</code> when set and reset are both active. If a V3.0a or later syntax technology library is used, then by default if set and reset are both active at the same time Design Compiler will use the convention of the selected technology library (<code>target\_library</code>). Set with <code>set attribute</code>.

**Note**: If you are unsure whether or not your technology library uses V3.0a syntax, ask your ASIC vendor.

async\_set\_reset\_qn

Establishes the value (0 or 1) that should be assigned to the qn output of an inferred register if set and reset are both active at the same time. To be used with **async\_set\_reset\_q**. Use these attributes only if you have used the **one\_hot** or **one\_cold** attributes/directives in your HDL description and your technology library is written using pre-V3.0a syntax; or if your

technology library does not use a consistent convention for q and qn when set and reset are both active. If a V3.0a or later syntax technology library is used, then by default if set and reset are both active at the same time Design Compiler will use the convention of the selected technology library (target\_library). Set with set\_attribute.

**Note**: If you are unsure whether or not your technology library uses V3.0a syntax, ask your ASIC vendor.

## disable\_timing \*

Disables the timing arcs of a cell. This has the same effect on timing as not having the arc in the library. Set with fbset\_disable\_timing.

#### dont touch

Identifies cells to be excluded from optimization. Values are *true* (the default) or *false*. Cells with the **dont\_touch** attribute set to *true* are not modified or replaced during **compile**. Setting **dont\_touch** on a hierarchical cell sets the attribute on all cells below it. Set with **set\_dont\_touch**.

### fall\_delay

Specifies an offset from the falling edge of the ideal clock waveform. Affects all clock pins on this cell. Set with **set\_clock\_skew -fall\_delay**.

## flip\_flop\_type

Stores the name of the specified flip-flop to be converted from the target\_library. The compile command automatically converts all tagged flip-flops to the specified (or one similar) type. Set with set\_register\_type - flip\_flop\_flop\_name [cell\_list].

#### flip\_flop\_type\_exact

Stores the name of the specified flip-flop to be converted from the target\_library. The compile command automatically converts all tagged flip-flops to the exact flip-flop type. Set with set\_register\_type -exact - flip\_flop flip\_flop\_name [cell\_list].

#### height

Specifies the height of a cell. This attribute does not exist on a hierarchical cell.

The tool uses the cell's cell boundary to calculate its height. This attribute is read-only and cannot be modified.

#### is\_black\_box

Set to *true* if the cell's reference is not linked to a design. This attribute is read-only and cannot be modified.

#### is\_combinational

Set to *true* if all cells of a design and all designs in its hierarchy are combinational. A cell is combinational if it is non-sequential or non-tristate and all of its outputs compute a combinational logic function. The **report\_lib** command will report such a cell as not a black-box. This attribute is read-only and cannot be modified.

#### is dw subblock

Set to true if the object (a cell, a reference, or a design) is a DW subblock that was automatically elaborated.

This attribute is read-only and cannot be modified.

Note: DW subblocks that are manually elaborated will not have this attribute.

#### is hierarchical

Set to *true* if the design contains leaf cells or other levels of hierarchy. This attribute is read-only and cannot be modified.

#### is mapped

Set to *true* if the cell is not generic logic. This attribute is read-only and cannot be modified.

#### is\_sequential

Set to *true* if the cell is sequential. A cell is sequential if it is not combinational.

This attribute is read-only and cannot be modified.

### is\_synlib\_module

Set to *true* if the object (a cell, a reference, or a design) refers to an unmapped module reference or if the object is (or refers to) a design that was automatically elaborated from a synlib module or a synlib operator. This attribute is read-only and cannot be modified.

**Note:** synlib modules that are manually elaborated will not have this attribute.

#### is synlib operator

Set to *true* if the object (a cell or a reference) is a synthetic library operator reference.

This attribute is read-only and cannot be modified.

#### is test circuitry

Set by **insert\_dft** on the scan cells and nets added to a design during the addition of test circuitry.

This attribute is read-only and cannot be modified.

## is\_unmapped

true if the cell is generic logic.

This attribute is read-only and cannot be modified.

#### latch\_type\_exact

Stores the name of the specified latch to be converted from the **target\_library**. The **compile** command automatically converts all tagged latches to the exact latch type. Set with **set\_sequential\_type -latch** latch\_name [cell\_list].

# macro\_area\_percentage

Specifies the percentage of total macro area of a soft macro,  $\ddot{\text{A}}$  os physical\_area

This attribute is read-only and cannot be modified.

#### map\_only

When set to true, **compile** will attempt to map the object exactly in the target library, and will exclude the object from logic-level optimization (flattening and structuring). The default is false. Set with **set\_map\_only**.

#### max\_fall\_delay

A floating point value that specifies the maximum falling delay on ports,

clocks, pins, cells, or on paths between such objects. Set with **set max delay**.

#### max\_metal\_layer

Specifies the reserved maximum metal layer name of a soft macro or a black box.

This attribute is read-only and cannot be modified.

### max\_rise\_delay

A floating point value that specifies the maximum rising delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_max\_delay**.

#### max\_time\_borrow

A floating point number that establishes an upper limit for time borrowing; that is, it prevents the use of the entire pulse width for level-sensitive latches. Units are those used in the technology library. Set with set\_max\_time\_borrow.

#### min fall delay

A floating point value that specifies the minimum falling delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_min\_delay**.

#### min\_metal\_layer

Specifies the reserved minimum metal layer name of a soft macro or a black box.

This attribute is read-only and cannot be modified.

#### min rise delay

A floating point value that specifies the minimum rising delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_min\_delay**.

#### minus uncertainty

Specifies a negative uncertainty from the edges of the ideal clock waveform. Affects all clock pins on this cell. Set with **set\_clock\_skew - minus\_uncertainty**.

### number\_of\_black\_box

Specifies the count of black boxes in a hierarchical cell or a soft macro. Whether a cell is a black box can be determined by the attribute is\_black\_box. This attribute is read-only and cannot be modified.

#### number\_of\_io\_cell

Specifies the count of io cells in a hierarchical cell or a soft macro. The tool counts cells in when its mask\_layout\_type is io\_pad, corner\_pad, pad\_filler, or flip\_chip\_pad.

This attribute is read-only and cannot be modified.

#### number of macro

Specifies the count of macros in a hierarchical cell or a soft macro. The tool counts cells in when its mask\_layout\_type is macro. This attribute is read-only and cannot be modified.

#### number\_of\_pinshape

Specifies the number of pin shapes of a soft macro. This attribute is read-only and cannot be modified.

#### number\_of\_standard\_cell

Specifies the count of standard cells in a hierarchical cell or a soft macro. The tool counts cells in when its **mask\_layout\_type** matches \*std\*. This attribute is read-only and cannot be modified.

#### physical\_area

Specifies the physical area of a hierarchical cell or a soft macro. The physical area of a hierarchical cell is the sum of its direct children's physical\_area or area. If a direct child is a hierarchical cell, then physical\_area is used. If a child is a standard cell or macro, then area is used, otherwise that child is skipped.

The physical area of a soft macro is the sum of its children's **physical\_area** or **area**. The children will be iterated from the subdesign file. If a child is a soft macro, then **physical\_area** is used, if a child is a standard cell or hard macro, **area** is used, otherwise that child is skipped. This attribute is read-only and cannot be modified.

#### physical\_area\_percentage\_in\_top\_design

Specifies the percentage of **physical\_area** of a soft macro in the top design. This attribute is read-only and cannot be modified.

#### plus\_uncertainty

Specifies a positive uncertainty from the edges of the ideal clock waveform. Affects all clock pins on this cell. Set with **set\_clock\_skew - plus uncertainty**.

#### propagated\_clock

Specifies that the clock edge times be delayed by propagating the values through the clock network. Affects all clock pins on this cell. If this attribute is not present, ideal clocking is assumed. Set with **set\_clock\_skew-propagated**.

#### ref name

The reference name of a cell. This attribute is read-only and cannot be modified.

#### rise\_delay

Specifies an offset from the rising edge of the ideal clock waveform. Affects all clock pins on this cell. Set with **set\_clock\_skew -rise\_delay**.

# scan

When true, specifies that the cell is always replaced by an equivalent scan cell during insert\_dft. When false, the cell is not replaced. Set with set\_scan.

### scan\_chain

Includes the specified cells of the referenced design in the scan-chain whose index is the value of this attribute. Set with **set\_scan\_chain**.

#### test\_dont\_fault

Specifies cells not faulted during test pattern generation. If no command

options are specified, this attribute is set for both "stuck-at-0" and "stuck-at-1" faults. Set with **set test dont fault**.

#### test\_isolate

Indicates that the specified sequential cells, pins, or ports are to be logically isolated and considered untestable during test design rule checking by **check\_test**. When this attribute is set on a cell, it is also placed on all pins of that cell. Do not set this attribute on a hierarchical cell. Use **report\_test -assertions** for a report on isolated objects. Set with **set\_test\_isolate**.

**Note:** Setting this attribute suppresses the warning messages associated with the isolated objects.

#### test\_routing\_position

Specifies the preferred routing order of the scan-test signals of the identified cells. Set with **set\_test\_routing\_order**.

#### ungroup

Removes a level of hierarchy by exploding the contents of the specified cell in the current design. If specified on a reference object, cells using that reference are ungrouped during **compile**. Set with **set\_ungroup**.

#### utilization

Specifies the utilization of a soft macro.

The tool calculates the utilization using **physical\_area:area** ratio of a soft macro.

This attribute is read-only and cannot be modified.

#### width

Specifies the width of a cell. This attribute does not exist on a hierarchical cell.

The tool uses the cell's cell boundary to calculate its width.

This attribute is read-only and cannot be modified.

# **SEE ALSO**

get\_attribute(2)
remove\_attribute(2)
set\_attribute(2)
attributes(3)

# cell site attributes

Contains attributes related to cell site.

# **DESCRIPTION**

Contains attributes related to cell site.

You can use **get\_attribute** to determine value of an attribute, and use **report\_attribute** to get a report of all attributes on specified object. Specified with **list\_attribute -class cell\_site -application**, the definition of attributes can be listed.

# **Cell Site Attributes**

bbox

Specifies the bounding-box of a cell site. The **bbox** is represented by a **rectangle**.

The format of a rectangle specification is {{llx lly} {urx ury}}, which specifies the lower-left and upper-right corners of the rectangle. The data type of **bbox** is string.

This attribute is read-only.

#### constraints

Specifies the maximum number of flip chip driver of the particular personality type that can be placed in a flip chip driver island. The data type of **constraints** is string.

This attribute is read-only.

# layer

Specifies system layer name on which cell site is. The data type of **layer** is string. This attribute is read-only.

#### object class

Specifies object class name of a cell site, which is **cell\_site**. The data type of **object\_class** is string. This attribute is read-only.

### orientations

Specifies allowable orientations of flip chip driver when placed. The data type of **orientations** is string. This attribute is read-only.

#### personality

Specifies personality types of flip-chip driver cells to be placed in a cell site.

The data type of **personality** is string. This attribute is read-only.

#### reserved slots

Specifies that certain locations pointed by the row and column indices in an flip chip driver island are reserved for a certain flip chip driver cell.

```
Only the specified flip chip driver can be placed in the locations. Its format is like, {{lib_cell_name {col row}...} ...}

The data type of reserved_slots is string.
This attribute is read-only.

rotate_by_row

Specifies forced orientations of the drivers are set by rows.
The data type of rotate_by_row is boolean.
This attribute is read-only.

style

Specifies the style to place flip chip drivers.
Its valid values can be:

• flip_chip_array
```

- flip\_chip\_island
- flip\_chip\_ring
- flip\_chip\_row

The data type of **style** is string. This attribute is read-only.

```
get_attribute(2),
list_attribute(2),
report_attribute(2),
set_attribute(2),
set_flip_chip_driver_array(2),
set_flip_chip_driver_island(2),
set_flip_chip_driver_ring(2).
```

# change\_names\_bit\_blast\_negative\_index

Bit blast the bus if any bit of it is negative.

# **TYPE**

Boolean

# **DEFAULT**

false

# **GROUP**

# **DESCRIPTION**

If this variabbe is set true, change\_names will bit blast the bus if any bit is negative. Otherwise, change\_names will shift negative range to the positive range starting 0. The default value is false.

To determine the current value of this variable, use **printvar** change\_names\_bit\_blast\_negative\_index.

# **SEE ALSO**

change\_names(2)
define\_name\_rules(2)

# change\_names\_dont\_change\_bus\_members

Controls how the change\_names command modifies the names of bus members.

### **TYPE**

Boolean

# **DEFAULT**

false

# **GROUP**

system\_variables

#### DESCRIPTION

This variable is for the **change\_names** command, and affects bus members only of bussed ports or nets. When false (the default), **change\_names** gives bus members the base name from their owning bus. For example, if BUS A has range 0 to 1 with the first element NET1 and the second element NET2, **change\_names** changes NET1 to A[0] and NET2 to A[1]. When this variable is set to true, **change\_names** does not change the names of bus members, so that NET1 and NET2 remain unchanged.

This variable also applies to **-special** rules, but has no effect if the name is changed by other rules that have higher priority than **-special** when **-special** rules are used. (For example, **-equal\_ports\_nets**, **-case\_insensitive**.) For more information, refer to the **APPLYING NAME RULES** section of the **define\_name\_rules** manual page.

To determine the current value of this variable, type **printvar change\_names\_dont\_change\_bus\_members**. For a list of all **system** variables and their current values, type **print\_variable\_group system**.

# **SEE ALSO**

change\_names(2)
define\_name\_rules(2)
system\_variables(3)

# check\_design\_allow\_non\_tri\_drivers\_on\_tri\_bus

Specifies the severity level to be applied during compile or check\_design command execution, when three-state buses with non three-state driver(s) are found in the design.

### **TYPE**

Boolean

# **DEFAULT**

true

# **GROUP**

none

## DESCRIPTION

When true, **compile** and **check\_design** will warn out when three-state buses with non three-state driver(s) exist in the design. These commands will continue execution upon warning. When false, they will report errors on three-state bus. **compile** will cease to continue execution upon encoutering errors and return 0 status. **check design** will however continue execution without any change in return status.

The default value of this variable is true.

To determine the current value of this variable use **printvar** check\_design\_allow\_non\_tri\_drivers\_on\_tri\_bus.

#### **SEE ALSO**

check design(2)

# check\_design\_allow\_unknown\_wired\_logic\_type

Specifies the severity level to be applied during compile or check\_design command execution, when nets with multiple drivers(unknown wired-logic type) are found in the design.

### **TYPE**

Boolean

#### **DEFAULT**

true

### **GROUP**

none

## DESCRIPTION

When true, **compile** and **check\_design** will warn out when nets with multiple drivers (unknown wired-logic type) exist in the design. These commands will continue execution upon warning. When false, they will report errors on such nets. **compile** will cease to continue execution upon encoutering errors and return 0 status. **check\_design** will however continue execution without any change in return status.

The default value of this variable is true.

To determine the current value of this variable use **printvar** check\_design\_allow\_unknown\_wired\_logic\_type.

# **SEE ALSO**

check design(2)

# check\_error\_list

Specifies the error codes that the check\_error command checks for.

# **TYPE**

list.

## **DEFAULT**

CMD-004 CMD-006 CMD-007 CMD-008 CMD-009 CMD-010 CMD-011 CMD-012 CMD-014 CMD-015 CMD-016 CMD-019 CMD-026 CMD-031 CMD-037 DB-1 DCSH-11 DES-001 ACS-193 FILE-1 FILE-2 FILE-3 FILE-4 LINK-7 LINT-7 LINT-20 LNK-023 OPT-100 OPT-101 OPT-102 OPT-114 OPT-124 OPT-127 OPT-128 OPT-155 OPT-157 OPT-181 OPT-462 UI-11 UI-14 UI-15 UI-16 UI-17 UI-19 UI-20 UI-21 UI-22 UI-23 UI-40 UI-41 UID-4 UID-6 UID-7 UID-8 UID-9 UID-13 UID-14 UID-15 UID-19 UID-20 UID-25 UID-27 UID-28 UID-29 UID-30 UID-32 UID-58 UID-87 UID-103 UID-109 UID-270 UID-272 UID-403 UID-440 UID-444 UIO-2 UIO-3 UIO-4 UIO-25 UIO-65 UIO-66 UIO-75 UIO-94 UIO-95 EQN-6 EQN-11 EQN-15 EQN-16 EQN-18 EQN-20

## **GROUP**

acs\_variables

#### DESCRIPTION

Specifies the error codes that the **check\_error** command checks for. The **check\_error** command returns a 1 if any of the specified error codes have been generated by a previous command in the current dc\_shell session.

Automated Chip Synthesis uses this capability to stop batch jobs in which the specified error codes occur.

To determine the current value of this variable, use **printvar check\_error\_list** in DB (dcsh) mode and **printvar check\_error\_list** in DB (Tcl) mode.

# **SEE ALSO**

check\_error(2)

# clock\_attributes

Contains attributes placed on clocks.

### DESCRIPTION

Contains attributes that can be placed on clocks.

To set an attribute, use the command identified in the individual description of that attribute. To determine the value of an attribute, use the **get\_attribute** command. To remove attributes, use the **remove\_attribute** command.

For a more detailed explanation of an attribute, refer to the manual pages of the appropriate **set** command. For information on all attributes, refer to the **attributes** manual page.

#### Clock Attributes

dont\_touch\_network

When a design is optimized, **compile** assigns **dont\_touch** attributes to all cells and nets in the transitive fanout of **dont\_touch\_network** ports. The **dont\_touch** assignment stops at the boundary of storage elements. An element is recognized as storage only if it has setup or hold constraints. Set with **set dont touch network**.

fall delay

Specifies an offset from the falling edge of the ideal clock waveform. Set with **set\_clock\_skew -fall\_delay** 

fix\_hold

Specifies that **compile** should attempt to fix hold violations for timing endpoints related to this clock. Set with **set\_fix\_hold**.

max\_fall\_delay

A floating point value that specifies the maximum falling delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_max\_delay**.

max\_rise\_delay

A floating point value that specifies the maximum rising delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_max\_delay**.

max time borrow

A floating point number that establishes an upper limit for time borrowing; that is, it prevents the use of the entire pulse width for level-sensitive latches. Units are those used in the technology library. Set with set\_max\_time\_borrow.

min\_fall\_delay

A floating point value that specifies the minimum falling delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_min\_delay**.

#### min\_rise\_delay

A floating point value that specifies the minimum rising delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_min\_delay**.

#### minus\_uncertainty

Specifies a negative uncertainty from the edges of the ideal clock waveform. Set with **set\_clock\_skew -minus\_uncertainty**.

#### period

Assigns a value to the clock period. The clock period (or cycle time) is the shortest time during which the clock waveform repeats. For a simple waveform with one rising and one falling edge, the period is the difference between successive rising edges. Set with **create\_clock -period period\_value**.

## plus\_uncertainty

Specifies a positive uncertainty from the edges of the ideal clock waveform. Affects all sequential cells in the transitive fanout of this port. Set with set\_clock\_skew -plus\_uncertainty.

#### propagated\_clock

Specifies that the clock edge times be delayed by propagating the values through the clock network. If this attribute is not present, ideal clocking is assumed. Set with **set\_clock\_skew -propagated**.

#### rise\_delay

Specifies an offset from the rising edge of the ideal clock waveform. Set with **set\_clock\_skew -rise\_delay**.

# **SEE ALSO**

get\_attribute(2)
remove\_attribute(2)
attributes(3)

# collection\_result\_display\_limit

Sets the maximum number of objects that can be displayed by any command that displays a collection.

#### **TYPE**

int

### **DEFAULT**

100

# **DESCRIPTION**

This variable sets the maximum number of objects that can be displayed by any command that displays a collection. The default is 100.

When a command (for example, add\_to\_collection) is issued at the command prompt, its result is implicitly queried, as though query\_objects had been called. You can limit the number of objects displayed by setting this variable to an appropriate integer. A value of -1 displays all objects; a value of 0 displays the collection handle id instead of the names of any objects in the collection.

To determine the current value of this variable, use **printvar** collection\_result\_display\_limit.

### **SEE ALSO**

collections(2)
printvar(2)
query\_objects(2)

# command\_log\_file

Specifies the name of the file to which a log of the initial values of variables and commands executed is written. If the value is an empty string, a command log file is not created.

#### **TYPE**

string

#### **DEFAULT**

"./command.log"

### **GROUP**

system\_variables

#### DESCRIPTION

Specifies the name of the file to which a log of the initial values of variables and commands executed is written. If the value is an empty string, a command log file is not created. Also, if "-no\_log" has been specified when invoking DC, then command log file is not created.

This variable is only valid in eqn mode of dc\_shell. If you are running tcl mode, please use the variable sh\_command\_log\_file.

To determine the current value of this variable use **printvar command\_log\_file**. For a list of all **system** variables and their current values, use the **print\_variable\_group system** command.

### **SEE ALSO**

sh\_command\_log\_file(3)
view\_command\_log\_file(3)
view\_log\_file(3)

# company

Specifies the name of the company where Synopsys software is installed. The company name is displayed on the schematics.

### **TYPE**

string

### **DEFAULT**

11 11

### **GROUP**

system\_variables

### **DESCRIPTION**

Specifies the name of the company where Synopsys software is installed. The company name is displayed on the schematics.

To determine the current value of this variable use **printvar company**. For a list of all **system** variables and their current values, use the **print\_variable\_group system** command.

# compatibility\_version

Sets the default behavior of the system to be the same as the Synopsys software version specified in the variable.

#### **TYPE**

string

### **DEFAULT**

C-2009.06-ICC

### **GROUP**

system\_variables

### **DESCRIPTION**

Sets the default behavior of the system to be the same as the Synopsys software version specified in the variable. This setting provides compatibility for script command files written in previous software versions. The scripts are run on the current version of the software, so results are usually better. However, the script performs the same default actions here as it did on the specified software version.

To determine the current value of this variable use **printvar compatibility\_version**. For a list of all **system** variables and their current values, use the **print\_variable\_group system** command.

# compile\_clock\_gating\_through\_hierarchy

Controls whether the **compile** or **compile\_ultra** command with the **-gate\_clock** option will perform clock gating through hierarchy boundaries.

#### **TYPE**

Boolean

### **DEFAULT**

false

### **GROUP**

compile\_variables

### **DESCRIPTION**

When true, **compile -gate\_clock** and **compile\_ultra -gate\_clock** are allowed to use one clock gate to gate registers in different hierarchical cells. This can increase the number of clock gating opportunities and reduce the number of clock gates.

When false (the default), the clock gating will only be performed in such a way that clock gates are in the same hierarchy cell as all the registers gated by them.

To determine the current value of this variable use **printvar compile\_clock\_gating\_through\_hierarchy**. For a list of all **compile** variables and their current values, use the **print\_variable\_group compile** command.

### **SEE ALSO**

compile\_variables(3)

# compile\_dont\_use\_dedicated\_scanout

Controls whether optimizations use a scan cell's dedicated scan-out pin for functional connections.

#### **TYPE**

integer

### **DEFAULT**

1

### **GROUP**

insert\_dft\_variables

### **DESCRIPTION**

When 1 (the default), optimizations (place\_opt, clock\_opt, route\_opt and psynopt) do not use a scan cell's dedicated scan-out pin for functional connections.

When 0, optimizations can use dedicated scan-out pins for functional connections.

Dedicated scan-out pins must be identified in the technology library using the **test\_output\_only** attribute. Contact your ASIC Vendor to ensure that dedicated scan-out pins are correctly modeled in the library that you are using.

To determine the current value of this variable, type **printvar** compile\_dont\_use\_dedicated\_scanout.

### **SEE ALSO**

# compile\_instance\_name\_prefix

Specifies the prefix used in generating cell instance names when **compile** is executed.

### **TYPE**

string

### **DEFAULT**

ΤŢ

### **GROUP**

compile\_variables

### **DESCRIPTION**

Specifies the prefix used in generating cell instance names when **compile** is executed.

To determine the current value of this variable use **printvar compile\_instance\_name\_prefix**. For a list of **compile** variables and their current values, use the **print\_variable\_group compile** command.

### **SEE ALSO**

compile\_variables(3)

# compile\_instance\_name\_suffix

Specifies the suffix used for generating cell instance names when **compile** is executed.

### **TYPE**

string

### **DEFAULT**

11 11

### **GROUP**

compile\_variables

### **DESCRIPTION**

Specifies the suffix used for generating cell instance names when **compile** is executed.

To determine the current value of this variable use **printvar compile\_instance\_name\_suffix**. For a list of **compile** variables and their current values, use the **print\_variable\_group compile** command.

### **SEE ALSO**

compile\_variables(3)

## compile\_keep\_original\_for\_external\_references

Controls compile command to keep the original design when there is an external reference to the design.

#### **TYPE**

Boolean

#### **DEFAULT**

false

### **GROUP**

none

### **DESCRIPTION**

By default, **compile** will modify the original copy of the designs in the current design.

When set to true, the original design and its sub designs are copied and preserved (before doing any modifications during compile) if there is an external reference to this design.

For example, if there is an instance of design bot, U1 in the current design mid and there is an external reference from another design top which is not part of current hierarchy, then the U1 will be uniquified to a new design bot\_0 before doing any modification to the design. Hence when the user changes the current\_design to top and performs a link, the original design bot will be linked into the current\_hierarchy.

Usually, this is needed only when you are doing a bottom compile without setting dont\_touches on all the sub designs especially with boundary optimization turned on during compile.

If there is a dont\_touch attribute on any of the instances of the design or in the design itself, this variable does not have effect.

#### **SEE ALSO**

# compile\_log\_format

Controls the format of the columns to be displayed during the mapping phases of compile and reoptimize\_design.

#### **TYPE**

string

### **DEFAULT**

%elap\_time %area %wns %tns %drc %endpoint

### **GROUP**

compile\_variables

### **DESCRIPTION**

Controls the format of the columns to be displayed during the mapping phases of **compile** and **reoptimize\_design**. The default specification is shown in the DEFAULT section and results in an output display format similar to Table 1. The headings and order of the columns displayed correspond to the keywords specified in the syntax. For example, "%elap\_time" specifies the ELAPSED TIME column, "%area" the AREA column, and so on.

Table 1
Default compile Log Output Format

Elapsed		Worst Neg	Total Neg	Design	
Time	Area	Slack	Slack	Rule Cost	Endpoint
18:00:30	1498.0	4.12	32.2	0.0	U1/U2/
CURRENT_SECS_reg[4]					
18:00:30	1498.0	4.07	31.6	0.0	U1/U2/
CURRENT_SECS_reg[4]					
18:00:30	1497.0	4.07	30.6	0.0	U1/U2/
CURRENT_SECS_reg[4]					
18:00:31	1499.0	3.61	27.5	0.0	U1/U2/
CURRENT_SECS_reg[4]					
18:00:31	1499.0	3.58	26.1	0.0	U1/U2/
CURRENT_SECS_reg[4]					

By default, the columns in Table 1 are nine characters wide except for the ENDPOINT column, which is 25 characters. The default precision for the floating point data types AREA, TOTAL NET SLACK, and DESIGN RULE COST is one digit to the right of the decimal point; for WORST NEG SLACK, two digits.

There are 13 possible columns that can be displayed; only six are displayed in the default format. You can create a customized output format by specifying any number of the available columns, with their keywords and defaults. For example, specifying "%mem" displays the MBYTES column with a width of 6 characters and a precision of 1 digit to the right of the decimal point. When you specify "%mem", the following information is displayed horizontally under these column names: COLUMN HEADER, DATA TYPE, KEYWORD, WIDTH, PRECISION, and FORMAT.

MBYTES floating point mem 6 1 f

See the section "DEFINITIONS OF COLUMN FIELDS WITH DEFAULT VALUES" for descriptions and contents of the fields corresponding to the column headers.

### CHANGING DEFAULT COLUMN PARAMETERS

You can change the default column parameters using the optional expression (w.pf,split), as follows:

compile\_log\_format = " %elap\_time %area %wns %tns %drc %endpoint".

string compile\_log\_format = "%keyword(w.pf,split)"

The quantities w, p, f, and split are defined as follows.

W

Specifies the column width. Specifying a width less than 6 defaults the width to 6. For string data types, specifying a width greater than 99 defaults the width to 99; for decimal or floating point data types, specifying a width greater than 25 defaults to 25.

р

For floating point numbers only. Specifies the precision in number of digits. See also the definition of f.

f

For floating point numbers only. Specifies the precision format; values are f or g. f specifies that the precision is expressed as the number of digits to the right of the decimal point; g specifies that the precision is expressed as the total number of significant digits. For example, expressing the floating point number 13.533 with a precision of 3 in format f reports the number as 13.533; in format g, 13.5.

split

By default, if the information in a given field exceeds the column width, it pushes out the next field and the next field is not printed on a new line. Specifying **split** overrides the default and causes the next field to begin on a new line, starting in the correct column. %elap\_time %area %wns %tns %drc %endpoint

### 1998.02 COMPILE LOG FORMAT

The fields for the 1998.02 version are TRIALS, AREA, DELTA DELAY, TOTAL NEGATIVE SLACK, and DESIGN RULE COST. The DELTA DELAY field is renamed MAX DELAY COST in the 1998.08 format.

To display the same log format as the 1998.02 version, set the variable as follows:

compile\_log\_format = ""

### **DEFINITIONS OF COLUMN FIELDS WITH DEFAULT VALUES**

The fields listed under the five columns are defined in the following text, showing the default values. Except where noted, units are those defined by the library.

AREA

Shows the area of the design during the optimization.

Data type: floating point

Keyword: are
Width: 9
Precision: 1
Format: f

CPU SEC

Shows the process cpu time used, in seconds.

Data type: decimal

Keyword: cpu
Width: 7

Precision: ignored Format: ignored

DELTA DELAY

See MAX DELAY COST.

DESIGN RULE COST

Measures the distance between the actual results and user-specified design

rule constraints.

Data type: floating point

Keyword: drc
Width: 9
Precision: 1
Format: f

ELAPSED TIME

Tracks the elapsed time since the beginning of the current **compile** or

reoptimize\_design.
Data type: string

Nata type: string
Keyword: elap\_time

Width: 9

Precision: ignored Format: ignored

MAX DELAY COST

Shows the current max delay cost of the design, which is the sum of the worst

negative slack (max\_path violation) in each path group. Called "DELTA DELAY"

in the 1998.02 version. Data type: floating point

Keyword: max\_delay

Width: 9
Precision: 2
Format: f

#### **MBYTES**

Shows the process memory used, in mbytes.

Data type: floating point

Keyword: mem
Width: 6
Precision: 1
Format: f

#### MIN DELAY COST

Shows the current min delay cost of the design, which is the sum of the worst negative slack (min\_path violation) in each path group.

Data type: floating point

Keyword: min\_delay

Width: 9
Precision: 2
Format: f

#### TIME OF DAY

Shows the current time.

Data type: string Keyword: time

Width: 8

Precision: ignored Format: ignored

### TOTAL NEG SLACK

Shows the sum of the negative slack across all endpoints in the design.

Data type: floating point

Keyword: tns
Width: 9
Precision: 1
Format: f

#### TRIALS

Tracks the number of transformations that the optimizer tries before making

the current selection. Data type: decimal

Keyword: trials

Width: 6

Precision: ignored Format: ignored

### WORST NEG SLACK

Shows the worst negative slack (max\_path violation) in all path groups.

Data type: floating point

Keyword: wns
Width: 9

Precision: 2 Format: f

#### ENDPOINT

Shows the current endpoint being worked on. When the delay violation is being fixed, the object for the ENDPOINT is a cell or a port. When the design rule violations are being fixed, the object for the ENDPOINT is a net.

Data type: string Keyword: endpoint

Width: 25

Precision: ignored Format: ignored

#### PATH GROUP

Shows the current path group of a valid endpoint.

Data type: string Keyword: group\_path

Width: 10

Precision: ignored Format: ignored

#### DYNAMIC POWER

Shows the dynamic power of the design during optimization.

Data type: floating point Keyword: dynamic\_power

Width: 9
Precision: 4
Format: f

#### LEAKAGE POWER

Shows the leakage power of the design during optimization.

Data type: floating point Keyword: leakage\_power

Width: 9
Precision: 4
Format: f

#### TOTAL POWER

Shows the total power of the design during optimization. (total\_power =

dynamic\_power + leakage\_power)
Data type: floating point

Keyword: total\_power

Width: 9
Precision: 4
Format: f

%elap time %area %wns %tns %drc %endpoint

### **EXAMPLES**

The following example increases the precision of the WORST NEG SLACK column by 1 (to 3 digits from its default of 2 digits).

prompt> compile\_log\_format = " %elap\_time %area %wns(.3) %tns %drc %endpoint"

The following example replaces the TOTAL NEG SLACK column in the default format, with the CPU column.

prompt> compile\_log\_format = " %elap\_time %area %wns %cpu %drc %endpoint"

In the following example, if the ENDPOINT value exceeds the column width, the next field begins on a new line, starting in the correct column.

prompt> compile\_log\_format = " %elap\_time %wns %endpoint(19,split) %group\_path"

The following example displays the MIN DELAY COST column only, changes the column width to 12 characters from the default of 9, and expresses the value with a precision of 3 significant digits.

prompt> compile\_log\_format = " %min\_delay(12.3g)

The following example sets the compile log to the same format as the 1998.02 version.

prompt> compile\_log\_format = ""

To determine the current value of this variable, type **printvar compile\_log\_format**. For a list of all **compile** variables and their current values, type **print\_variable\_group compile**.

### **SEE ALSO**

compile\_variables(3)

# compile\_power\_domain\_boundary\_optimization

Sets the variable to false to disable boundary optimization across power domain boundaries.

### **TYPE**

Boolean

### **DEFAULT**

true

### **GROUP**

mν

### **DESCRIPTION**

This variable controls whether to allow boundary optimization across all power domain boundaries. By default, boundary optimization across power domain boundaries is enabled in **compile\_ultra**, unless specifically disabled by a command such as **set\_boundary\_optimization**. This variable provides an automatic way to disable boundary optimization across all power domain boundaries.

### **SEE ALSO**

## compile retime exception registers

Controls whether registers with common path exceptions, including max\_path, min\_path, multicycle\_path, false\_path, and group\_path, can be moved by adaptive retiming.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **GROUP**

compile\_variables

#### DESCRIPTION

This variable controls whether registers with common path exceptions, including max\_path, min\_path, multicycle\_path, false\_path, and group\_path, can be moved by adaptive retiming.

For example, if an SDC script contains the following command where **reg** is a register, there is a path exception on **reg**:

#### set\_max\_delay 1.0 -to reg

The variable only affects flows that use the **compile\_ultra** command with the **-retime** option.

Allowed values are false (the default) and true.

If **false** is specified, adaptive retiming does not attempt to move registers with exceptions to improve timing or area.

If **true** is specified, adaptive retiming may try to move registers with the max\_path, min\_path, multicycle\_path, false\_path, and group\_path path exceptions to improve timing or area.

### **SEE ALSO**

## compile segmap\_identify\_shift\_registers

Controls the identification of shift registers in **compile -scan**. This feature is only supported in test-ready compile with Design Compiler Ultra with a multiplexed scan-style.

#### **TYPE**

Boolean

#### **DEFAULT**

true

#### **GROUP**

compile\_variables

#### DESCRIPTION

When the value of this variable is set to the default value of true, Design Compiler Ultra automatically identifies shift registers in the design during test-ready compile.

When all of the shift registers are identified, only the first register is mapped to a scan cell, while the remaining registers are mapped to non-scan cells. This can save a significant amount of area for designs containing many identified shift registers.

Once these shift registers are identified by Design Compiler Ultra, DFT Compiler will also recognize the identified shift registers as shift-register scan segments. But DFT Compiler will break these scan segments, if necessary, to respect test setup requirements such as maximum chain length.

Shift registers that contain synchronous logic between the registers can also be identified if the synchronous logic can be controlled such that the data can be shifted from the output of the first register to the input of the next register. This synchronous logic can either be internal to the register (for example, synchronous reset and enable) or it can be external synchronous logic (for example, multiplexor logic between the registers). For shift registers identified with synchronous logic between the registers, DFT Compiler will add additional logic to the scan-enable signal during scan insertion in order to allow the data to be shifted between the registers when in scan mode. This capability is controlled by the compile\_seqmap\_identify\_shift\_registers\_with\_synchronous\_logic variable, and is enabled by default. See the

compile\_seqmap\_identify\_shift\_registers\_with\_synchronous\_logic variable man page for
details.

Shift-register identification is only supported in test-ready compile with Design Compiler Ultra with a multiplexed scan-style.

Set the <code>compile\_seqmap\_identify\_shift\_registers</code> variable to false if you do not want <code>compile\_ultra -scan</code> to identify shift registers, or if you want to re-scan the shift registers already identified in the design back to scan cells.

The compile\_seqmap\_identify\_shift\_registers\_with\_synchronous\_logic variable does not have any effect when shift-register identification is disabled with the compile\_seqmap\_identify\_shift\_registers variable.

### **SEE ALSO**

compile\_variables(3)

# compile\_ultra\_ungroup\_small\_hierarchies

Determines whether to automatically ungroup small hierarchies in the compile\_ultra flow.

#### **TYPE**

Boolean

### **DEFAULT**

true

### **GROUP**

compile\_variables

### **DESCRIPTION**

In the compile\_ultra flow in XG mode, small user design hierarchies are automatically ungrouped at the beginning of the compile flow. To turn off this behavior, set the above variable to false, or run **compile\_ultra** with the **-no\_autoungroup** option.

Use the **printvar compile\_ultra\_ungroup\_small\_hierarchies** command to determine the current value of this variable.

### **SEE ALSO**

# compile\_use\_fast\_delay\_mode

Selects the algorithm used for delay calculations when using the  ${\tt CMOS2}$  or nonlinear delay models.

#### **TYPE**

Boolean

### **DEFAULT**

true

### **GROUP**

compile\_variables

### **DESCRIPTION**

When true, turns on delay calculation techniques that improve **compile** run times when the CMOS2 or nonlinear delay models are being used. The default is true. The improvements have the greatest impact when high fanout nets are encountered, as is often the case during sequential mapping.

Unlike the delay calculation techniques used in **compile\_use\_low\_timing\_effort**, the corresponding techniques used in **compile\_use\_fast\_delay\_mode** do not affect timing accuracy. Fast delay mode may be used in conjunction with low timing effort, if desired.

To determine the current value of this variable, type **printvar compile\_use\_fast\_delay\_mode**. For a list of all **compile** variables and their current values, type **print\_variable\_group compile**.

#### **SEE ALSO**

compile\_variables(3)

## compile variables

### **SYNTAX**

```
Boolean auto_wire_load_selection = "true"
Boolean compile_assume_fully_decoded_three_state_busses = "false"
integer compile_auto_ungroup_area_num_cells = 30
Boolean compile_auto_ungroup_count_leaf_cells = "false"
Boolean compile_auto_ungroup_override_wlm= "false"
string compile_automatic_clock_phase_inference = "strict"
Boolean compile_checkpoint_phases = "false"
float compile_cpu_limit = "0.0"
Boolean compile_create_wire_load_table = "false"
Boolean compile_delete_unloaded_sequential_cells = "true"
Boolean compile_disable_area_opt_during_inplace_opt = "false"
Boolean compile_disable_hierarchical_inverter_opt = "false"
Boolean compile_dont_touch_annotated_cell_during_inplace_opt = "false"
Boolean compile_fix_cell_degradation = "false"
Boolean compile_hold_reduce_cell_count = "false"
Boolean compile_ignore_area_during_inplace_opt = "false"
Boolean compile_ignore_footprint_during_inplace_opt = "false"
Boolean compile_implementation_selection = "true"
string compile_instance_name_prefix = "U"
string compile_instance_name_suffix = ""
string compile_log_format = "%elap_time %area %wns %tns %drc %endpoint"
Boolean compile_negative_logic_methodology = "false"
Boolean compile_no_new_cells_at_top_level = "false"
Boolean compile_ok_to_buffer_during_inplace_opt = "false"
Boolean compile_preserve_subdesign_interfaces = "false"
Boolean compile_seqmap_propagate_constants = "false"
Boolean compile_top_all_paths = "false"
Boolean compile_update_annotated_delays_during_inplace_opt = "true"
Boolean compile_use_fast_delay_mode = "true"
Boolean compile_use_low_timing_effort = "false"
string default_port_connection_class
                                       "universal"
Boolean enable_recovery_removal_arcs = "false"
string port_complement_naming_style = "%s_BAR"
string reoptimize_design_changed_list_file_name = ""
float rtl_load_resistance_factor = 0.0
Boolean hlo_disable_datapath_optimization = "false"
Boolean compile_clock_gating_through_hierarchy = "true"
```

### DESCRIPTION

These variables directly affect the compile command.

For a list of these variables and their current values, type **print\_variable\_group compile**. To view this manual page online, type **help compile\_variables**. To view an individual variable description, type **help var**, where var is the variable name.

```
auto wire load selection
```

When true (the default value), turns on the automatic selection of the wire load model.

#### compile\_assume\_fully\_decoded\_three\_state\_busses

When true, **compile** and **translate** assume that three-state busses are fully decoded and therefore can be replaced by multiplexed busses when mapping to a library that contains no three-state cells. The default is false.

#### compile\_auto\_ungroup\_area\_num\_cells

Provides control over the size of the hierarchy suitable for area-based automatic ungrouping during **compile -auto\_ungroup area**. Its default value is 30.

#### compile\_auto\_ungroup\_override\_wlm

Specifies if a cell instance should be considered for auto\_ungroup during compile if its wire load model differs from that of its parent. Its default value is false.

#### compile\_automatic\_clock\_phase\_inference

When set to *strict*, **compile** will attempt to determine the desired clock phase for each unmapped register, and will not allow opposite phase devices to be used in constructing registers. When set to *relaxed*, **compile** will allow the implementation of an opposite phase device for a register only if there is no other way to implement that register. When set to *none*, **compile** will ignore clock phase during sequential mapping. The default is *strict*.

#### compile\_checkpoint\_phases

When true, checkpoints automatically between each phase of **compile**. The default is false.

### compile\_cpu\_limit

Specifies a time, in minutes, to be used as the limit for the amount of time to be spent in the phases after structuring and mapping. Optimization aborts when the limit is reached. The default value, "0.0", indicates that there is no limit.

#### compile\_create\_wire\_load\_table

Controls the type of wire load model generated by the **create\_wire\_load** command. When *true*, the wire load models generated are in the wire\_load\_table format. The default setting of this variable is *false* and the wire load models generated are in the wire\_load format. It includes resistance, capacitance, area slope coefficients, and fanout\_length (fanout, length, average\_cap, std\_dev, and points)

### compile\_delete\_unloaded\_sequential\_cells

A design can contain sequential cells that drive no loads. During **compile**, the logic driven by a sequential cell might be optimized away, resulting in an inferred no-load or no path to any primary output. By default, **compile** deletes such sequential cells. To retain such cells, set variable **compile\_delete\_unloaded\_sequential\_cells** to *false* 

### compile\_disable\_area\_opt\_during\_inplace\_opt

When true, disables area optimization during inplace optimization. When false (the default value), area optimization is enabled; that is, compile -in\_place attempts to save design area by downsizing cells that are not a part of the critical path. Note that this downsizing can sometimes help speed up the critical path. Thus, setting this option to true, while reducing the number of changes made to the design, may hinder this command from achieving the

best timing optimization results.

Note: This variable no longer works for reoptimize\_design.

#### compile\_disable\_hierarchical\_inverter\_opt

When true, disables hierarchical inverter optimization. When false (the default setting), boundary optimization pushes inverters across hierarchy to improve the optimization cost of the design.

#### compile\_dont\_touch\_annotated\_cell\_during\_inplace\_opt

When true, reoptimize\_design -in\_place and compile -in\_place disallow swapping cells that have annotated delays. When false (the default value), reoptimize\_design -in\_place and compile -in\_place allow annotated cells to be swapped for cells without annotated delay.

#### compile\_fix\_cell\_degradation

When *true*, the algorithms for fixing cell\_degradation violations in **compile** and **reoptimize\_design** are activated. Different strategies, such as sizing and buffering, try to fix violations of the cell\_degradation design rule.

#### compile\_hold\_reduce\_cell\_count

When true Design Compiler uses the minimum number of cells to fix the hold time (min path) violations, rather than choosing cells that minimize the total new area. This means that the area may be worsened (compared to the default flow) while the hold time violations and being fixed.

#### compile ignore area during inplace opt

When true, compile -in\_place is allowed to swap cells that have the same number of pins, pin names, logic functionality, and footprint, regardless of area. When false (the default value), cells are not swapped if they have different areas.

Note: This variable no longer works for reoptimize\_design.

#### compile\_ignore\_footprint\_during\_inplace\_opt

When true, **compile -in\_place** is allowed to swap cells that have the same number of pins, pin names, logic functionality, and cell area, regardless of footprint. When false (the default value), cells are not swapped if they have different footprints.

Note: This variable no longer works for reoptimize\_design.

#### compile\_implementation\_selection

When *true* (the default), **compile** re-evaluates the current implementation of a synthetic library module and replaces it if appropriate for optimizing the design.

#### compile\_instance\_name\_prefix

Specifies the prefix used in generating cell instance names when **compile** is executed.

#### compile\_instance\_name\_suffix

Specifies the suffix used for generating cell instance names when **compile** is executed.

#### compile\_log\_format

Controls the format of the columns to be printed during the mapping phases of **compile** and **reoptimize\_design**.

#### compile\_mux\_optimization

When true (the default), **compile** takes advantage of dont-care inputs, constant inputs and shared intermediate terms while optimizing MUX\_OP implementations. When false these optimizations are disabled.

#### compile\_negative\_logic\_methodology

When true, compile and translate connect floating inputs to logic 1. When false (the default value), floating inputs are connected to logic 0.

### compile\_no\_new\_cells\_at\_top\_level

When *true*, no new cells are added to the top-level design of the hierarchy during **compile**. New cells are added only to lower levels. The default is false.

#### compile\_ok\_to\_buffer\_during\_inplace\_opt

When true, compile -in\_place is allowed to add buffers (or two inverters in a row) to the design to help meet timing constraints and fix design rule violations, including minimum path timing violations. The default is false. Note: This variable no longer works for reoptimize\_design.

#### compile\_preserve\_subdesign\_interfaces

When *true*, disables customization of logic external to a subdesign during **compile**, and preserves the subdesign interface. When *false* (the default), **compile** customizes the logic external to a subdesign based on the subdesign's internal logic.

#### compile\_update\_annotated\_delays\_during\_inplace\_opt

When true (the default value), reoptimize\_design -in\_place and compile -in\_place are allowed to modify the values of annotated delays on nets connected to the swapped cells and to remove annotated delays on cells connected to the swapped cells. When false, reoptimize\_design -in\_place and compile -in\_place disallow annotated delays to be modified.

#### compile\_use\_fast\_delay\_mode

When true, turns on delay calculation techniques that improve compile run times when the CMOS2 or nonlinear delay models are being used. The default is true. The improvements have the greatest impact when high fanout nets are encountered, as is often the case during sequential mapping.

#### compile\_use\_low\_timing\_effort

When true, compile uses a simplified delay model that may speed up optimization. The default is false.

#### enable\_recovery\_removal\_arcs

Recovery or removal timing arcs impose constraints on asynchronous pins of sequential cells. When *true*, enables **compile**, **report\_timing**, and **report\_constraint** to accept recovery or removal arcs specified in the library.

### hlo\_disable\_datapath\_optimization

When true, disables the built-in datapath optimization feature in **compile**. When false (the default) the datapath optimization feature is enabled.

## port\_complement\_naming\_style

Defines the convention used by compile to rename ports complemented as a

result of set\_boundary\_optimization.

reoptimize\_design\_changed\_list\_file\_name

The name of a file to which reoptimize\_design -in\_place and reoptimize\_design -post\_layout\_opto commands should output a list of design modifications/ additions.

rtl load resistance factor

Specifies a factor to be used by the **set\_rtl\_load** command to calculate resistance values from capacitance values for RTL loads. The default is 0.0.

compile\_top\_all\_paths

If this variable is set to *true*, the **compile -top** command corrects all design rule violations and all timing violations present in the design.

compile\_clock\_gating\_through\_hierarchy

Controls whether the **compile** or **compile\_ultra** command with the **-gate\_clock** option will perform clock gating through hierarchy

### **SEE ALSO**

compile (2), reoptimize\_design (2), set\_boundary\_optimization (2), set\_rtl\_load (2),
set\_wire\_load (2), translate (2), uniquify (2).

## complete\_mixed\_mode\_extraction

Enables extraction of both routed and unrouted nets with a single command. This is known as mixed-mode extraction.

#### **TYPE**

Boolean

### **DEFAULT**

true

### **GROUP**

physopt

### **DESCRIPTION**

By default, the extract\_rc command skips unrouted or partially routed nets and extracts only completely routed nets. To estimate partially routed or unrouted nets, you must use extract\_rc -estimate. Consequently, you must run both extract\_rc and extract\_rc -estimate to completely extract a partially routed design.

Mixed-mode extraction simplifies this process by enabling simultaneous handling of routed and unrouted nets. To enable this capability in IC Compiler, set the complete\_mixed\_mode\_extraction variable to true. When this variable is true,

- The extract\_rc command performs detailed extraction first, followed by estimation for broken or unrouted nets.
- When you run the write\_parasitics command after doing mixed-mode extraction, it writes out mixed-mode parasitics.

To disable the mixed-mode extraction capability, set the value of this variable to false.

To see the current value of this variable, type

icc\_shell-t> printvar complete\_mixed\_mode\_extraction

## context check status

Reports whether the context\_check mode is enabled (read-only).

#### **TYPE**

Boolean

### **DEFAULT**

false

#### **GROUP**

system\_variables

#### DESCRIPTION

Reports whether the context\_check mode is enabled (read-only). One of a pair of status variables, syntax\_check\_status and context\_check\_status, whose values are set by the syntax checker and not by the user. You examine these variables to determine the status of the syntax\_check or context\_check mode of the syntax checker. A value of true indicates that the mode is enabled. A value of false indicates that the mode is disabled. For example, a value of context\_check\_status = true indicates that the context\_check mode is enabled. The two modes cannot be enabled simultaneously. These two status variables, syntax\_check\_status and context\_check\_status, allow you to determine whether one mode is enabled before you attempt to enable the other mode.

You enable or disable the syntax\_check and context\_check modes by executing the commands syntax\_check or context\_check. Alternatively, you can invoke dc\_shell, design\_compiler, and dp\_shell in either the context\_check or syntax\_check mode by using the -syntax\_check or -context\_check options. For more information, refer to the man pages for these commands or to the Design Compiler Reference Manual.

To determine the value of this variable, type **printvar context\_check\_status** or **echo context\_check\_status**. For a list of **system** variables and their current values, type **print\_variable\_group system**.

### **SEE ALSO**

dc\_shell(1)
design\_analyzer(1)
dp\_shell(1)
syntax\_check(2)
syntax\_check\_status(3)
system\_variables(3)

## core area attributes

Contains attributes related to core area.

### **DESCRIPTION**

Contains attributes related to core area.

You can use **get\_attribute** to determine value of an attribute, and use **report\_attribute** to get a report of all attributes on specified object. Specified with **list\_attribute -class core\_area -application**, the definition of attributes can be listed.

### **Core Area Attributes**

area

Specifies area of a core area object. The data type of **area** is double. This attribute is read-only.

bbox

Specifies the bounding-box of a core area. The  ${\bf bbox}$  is represented by a  ${\bf rectangle}$ .

The format of a rectangle specification is {{llx lly} {urx ury}}, which specifies the lower-left and upper-right corners of the rectangle. The data type of **bbox** is string.

This attribute is read-only.

boundary

Specifies point list of a core area's boundary. The data type of **boundary** is string. This attribute is read-only.

cell\_id

Specifies Milkyway design ID in which a core area object is located. The data type of **cell\_id** is integer. This attribute is read-only.

direction

Specifies the direction to orient the rows in a core area. The valid values can be horizontal and vertical. The data type of **direction** is string. This attribute is read-only.

is\_double\_back

Specifies whether a core area contains pairs of rows with one row flipped in each pair.

The data type of **is\_double\_back** is boolean.

This attribute is read-only.

is\_flip\_first\_row

Specifies whether to flip the first row at the bottom of a horizontal core area or at the left of a vertical core area.

```
The data type of is_flip_first_row is boolean.
         This attribute is read-only.
is start first row
         Specifies whether the pairing of rows starts at the bottom of a horizontal
         core area or at the left of a vertical core area.
         The data type of is start first row is boolean.
         This attribute is read-only.
name
         Specifies name of a core area object.
         The data type of name is string.
         This attribute is read-only.
num rows
         Specifies number of rows inside a core area.
         The data type of num_rows is integer.
         This attribute is read-only.
object_class
         Specifies object class name of a core area, which is core_area.
         The data type of object_class is string.
         This attribute is read-only.
object id
         Specifies object ID in Milkyway design file.
         The data type of object_id is integer.
         This attribute is read-only.
row density
         Specifies the ratio of total height (if it's a horizontal core area) or width
         (otherwise) of rows to the height or width of a core area.
         The data type of row_density is string.
         This attribute is read-only.
tile_height
         Specifies height of tile cell used in a core area.
         The data type of tile_height is double.
         This attribute is read-only.
tile width
         Specifies width of tile cell used in a core area.
         The data type of tile_width is double.
         This attribute is read-only.
SEE ALSO
```

```
get_attribute(2),
list_attribute(2),
report_attribute(2),
set attribute(2).
```

# cp\_full\_abut\_cts\_region\_aware

Set clock planning and clock tree synthesis to be region (plan group) aware. It is necessary to be true to handle design with full-abut floorplan.

### **TYPE**

binary

### **DEFAULT**

false

### **GROUP**

cts\_variables

### **DESCRIPTION**

cp\_full\_abut\_cts\_region\_aware adjusts the behavior of clock planning and CTS. It
enables clock buffer insertion and relocation to be aware of the plan group of clock
buffer's location and adjust its logic hierarchy accordingly.

It is necessary to be set true for designs with full-abut floorplan.

### **SEE ALSO**

compile\_fp\_clock\_plan(2)
cp\_in\_full\_abut\_mode(3)

# cp\_in\_full\_abut\_mode

Set clock planning to handle design with full-abut floorplan

### **TYPE**

binary

### **DEFAULT**

false

### **GROUP**

cts\_variables

### **DESCRIPTION**

This variable need to be set true for designs with full-abut floorplan. It adjusts the clock planning behavior to generate top level clock trees that have to be distributed in different plan groups. It also implements procedures to limit the the extra clock ports punched by clock planning.

### **SEE ALSO**

compile\_fp\_clock\_plan(2)
cp\_full\_abut\_cts\_region\_aware(3)

# cts\_blockage\_aware

Setting this variable to false will turn off the blockage aware clock tree synthesis algorithm in compile\_clock\_tree.

### **TYPE**

Boolean

### **DEFAULT**

true

### **GROUP**

cts\_variables

### **DESCRIPTION**

Setting this variable to false will turn off the blockage aware clock tree synthesis algorithm in compile\_clock\_tree. Thus compile\_clock\_tree will use the same algorithm in releases prior to 2008.09.

### **SEE ALSO**

compile\_clock\_tree(2)

# cts\_clock\_opt\_batch\_mode

Runs the compile\_clock\_tree, optimize\_clock\_tree, and balance\_inter\_clock\_delay commands in clock tree synthesis (CTS) batch mode when this variable is set to true.

### **TYPE**

Boolean

### **DEFAULT**

false

### **GROUP**

cts\_variables

### **DESCRIPTION**

This variable runs the compile\_clock\_tree, optimize\_clock\_tree, and balance\_inter\_clock\_delay in CTS batch mode when this variable is set to true.

For more information on batch mode, see the man page for the **set\_cts\_batch\_mode** command.

### **SEE ALSO**

clock\_opt(2)
reset\_cts\_batch\_mode(2)
report\_cts\_batch\_mode(2)
set\_cts\_batch\_mode(2)

# cts\_clock\_source\_is\_exclude\_pin

This variable controls the cascaded create-clock behavior. If this variable is set to true, clock tree synthesis (CTS) marks the clock source of a downstream **create\_clock** command as an implicit exclude pin.

### **TYPE**

Boolean

#### **DEFAULT**

true

#### **GROUP**

cts\_variables

#### DESCRIPTION

This variable controls the cascaded create-clock behavior. When set to true, it enables CTS to mark the sources of cascaded create\_clocks downstream as implicit exclude pins for the purpose of upstream clocks. This behavior is consistent with the timer behavior for cascaded clocks. For example, the following command:

#### prompt> create clock CLK1

has a **create\_clock CLK2** defined in its fanouts at pin PIN2. CTS marks PIN2 as an implicit exclude pin for CLK1. PIN2 is still a valid driver for CLK2. This decouples the two clocks and prevents quality of results (QoR) degradation resulting from the synthesis order of CLK1 and CLK2. If CLK1 is synthesized first, PIN2 still has a huge design rule checking (DRC) violation because CLK2 has not yet been touched by CTS. This affects the results for CLK1 when CTS tries to balance an unsythesized tree with other synthesized trees.

### **SEE ALSO**

compile\_clock\_tree(2)
create\_clock(2)

# cts\_do\_characterization

Specifies for clock tree synthesis to print additional information to the log file when both the <code>cts\_do\_characterization</code> and <code>cts\_use\_debug\_mode</code> variable are set to true. It prints detailed characterization data for the buffers and inverters that clock tree synthesis uses.

### **TYPE**

Boolean

### **DEFAULT**

false

### **GROUP**

cts\_variables

### **DESCRIPTION**

This variable, if set to true, prints information about buffer and inverter characterization. It prints estimated skew, target delay, driving resistance, and input capacitance for each buffer and inverter in the list. The buffer list includes all the available buffers and inverters in the library. If you use the set\_clock\_tree\_references command, it provides a list that overwrites the cts\_do\_characterization list.

### **SEE ALSO**

set\_clock\_tree\_references(2)
cts\_use\_debug\_mode(3)

# cts\_enable\_clock\_at\_hierarchical\_pin

Specifies that clock tree construction be performed bottom-up for clocks at hierarchical pins. It is for designs with clock sources or clock exceptions defined at hierarchical pins.

### **TYPE**

Boolean

#### **DEFAULT**

true

### **GROUP**

cts\_variables

#### DESCRIPTION

Clock tree synthesis (CTS) requires that clock sources must be at points that have physical information. In general, a hierarchical pin does not have physical information for accurately calculating clock delay. Prior to version B2008.09, create\_clock at hierarchical pins is excluded from CTS.

You might have to modify SDC constraint files and move the clocks to leaf cell pins. The cts\_enable\_clock\_at\_hierarchical\_pin variable (switch) is created to minimize your manual work. By using the switch, clock tree construction is performed bottom-up for clocks at hierarchical pins. The clock source is assumed at a pin of the top-most buffer inserted by the tool.

#### **SEE ALSO**

compile\_clock\_tree(2)

## cts enable rc constraints

When this variable is set to true, CTS will apply internally derived RC constraints during clustering to reduce skew caused by wire delay. This feature is to be used with config file only.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **GROUP**

cts\_variables

#### DESCRIPTION

For a high performance design that needs to operate under very different operating conditions (PVT, TLU+), it is important for its clock tree to maintain good skew across different corners. Skew varies from corner to corner due to both cell delay and interconnect delay variations. The config file flow in ICC CTS provides a way to build a clock tree with pre-defined structure to control cell delay variation. The variable, cts\_enable\_rc\_constraints, allows more control over interconnect delay variation by enforcing RC constraints during clustering stage.

Use the following command to determine the current value of the variable:

prompt> printvar cts\_enable\_rc\_constraints

#### **SEE ALSO**

compile\_clock\_tree(2)
cts\_rc\_relax\_factor(3)

# cts\_fix\_clock\_tree\_sinks

Specifies for clock tree synthesis (CTS) to put the **cts\_fixed** attribute on all sinks for optimization and legalization to honor, when set to true.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **GROUP**

cts\_variables

#### **DESCRIPTION**

Specifies for clock tree synthesis (CTS) to put the **cts\_fixed** attribute on all sinks, except those that have already been marked fixed before CTS. Cells that have the **cts\_fixed** attribute cannot be moved or sized by legalization or placement and timing optimization

By default, CTS sets the **cts\_in\_place\_size\_only** attribute on all sinks, except those that have been marked as fixed before CTS. Cells that have the **cts\_in\_place\_size\_only** attribute can be moved by the legalizer, and can be sized during placement and timing optimization.

### **SEE ALSO**

compile\_clock\_tree(2)
set\_clock\_tree\_options(2)

## cts\_fix\_drc\_beyond\_exceptions

Specifies for clock tree synthesis (CTS) to fix all design rule checking (DRC) violations before skew minimization, when set to true. From the A2007.12 release forward, this tool fixes all DRC violations, including those beyond clock exceptions by default. This variable provides you with a switch to prevent DRC fixing beyond clock exceptions.

#### **TYPE**

Boolean

#### **DEFAULT**

true

#### **GROUP**

cts\_variables

#### DESCRIPTION

Prior to the A2007.12 release, DRC violations beyond clock exceptions was performed by physopt. That is, any net that is not processed during CTS will be processed by physopt after CTS. However, from the 2007.12 release forward, physopt does not touch any clock nets, including those beyond clock exceptions. Clock nets are identified by timer. With this change, DRC violations beyond clock exceptions must be fixed by CTS itself. If you do not want to have CTS fix those DRC violations, you can set the switch to false.

## **SEE ALSO**

# cts\_force\_user\_constraints

Specifies for clock tree synthesis (CTS) to ignore library constraints for capacitance and transition, when set to true. This variable is useful for comparing CTS results between IC Compiler and other tools.

#### **TYPE**

Boolean

### **DEFAULT**

false

#### **GROUP**

cts\_variables

## **DESCRIPTION**

This variable enables the **compile\_clock\_tree** command to ignore the transition and capacitance constraints from the library when it is set to true. User constraints or default CTS constraints prevail. This is useful while comparing results with CTS in other tools.

## **SEE ALSO**

# cts\_instance\_name\_prefix

Specifies string to prepend to names of cells created during compile\_clock\_tree and optimize\_clock\_tree.

#### **TYPE**

string

#### **DEFAULT**

11 11

#### **GROUP**

cts\_variables

#### **DESCRIPTION**

This variable specifies a string to prepend to the names of buffers and inverters created during compile\_clock\_tree and optimize\_clock\_tree. It provides for a convenient means of collecting all new cells resulting from a given run of the compile\_clock\_tree or optimize\_clock\_tree command.

## **SEE ALSO**

compile\_clock\_tree(2)
optimize\_clock\_tree(2)
cts\_net\_name\_prefix(3)

# cts\_move\_clock\_gate

This variable controls the initial relocation of existent clock gates in compile\_clock\_tree.

## **TYPE**

Boolean

## **DEFAULT**

true

## **GROUP**

cts\_variables

## **DESCRIPTION**

When this variable is set to true, compile\_clock\_tree will relocate existent clock gates to their fanout centers before synthesis in order to improve insertion delay and clock skew.

## **SEE ALSO**

# cts\_net\_name\_prefix

Specifies string to prepend to names of nets created during compile\_clock\_tree and optimize\_clock\_tree.

## **TYPE**

string

#### **DEFAULT**

11 11

#### **GROUP**

cts\_variables

#### **DESCRIPTION**

This variable specifies a string to prepend to the names of nets created during compile\_clock\_tree and optimize\_clock\_tree. It provides for a convenient means of collecting all new nets resulting from a given run of the compile\_clock\_tree or optimize\_clock\_tree command.

## **SEE ALSO**

compile\_clock\_tree(2)
optimize\_clock\_tree(2)
cts\_instance\_name\_prefix(3)

## cts\_prects\_upsize\_gates

Specifies for the **compile\_clock\_tree** command to up-size the original clock gates to the LEQ cell with the highest driving strength, when set to true.

#### **TYPE**

Boolean

#### **DEFAULT**

true

#### **GROUP**

cts\_variables

#### **DESCRIPTION**

This variable specifies for the **compile\_clock\_tree** command to up-size the original clock gates to the LEQ cell with the highest driving strength. Up-sizing sizes all the original gates present in a clock tree to the highest available driving LEQ cell. Gates marked as fixed or dont size are not sized. Currently, this variable also sizes integrated clock gatings (ICGs).

In some cases LEQ cells might not be available in the library. In other cases, LEQ cells might be marked as dont use. In the later case, you are advised to remove the **dont\_use** attribute from library cells.

This variable controls only the up-sizing during the preprocessing step of the **compile\_clock\_tree** command. This is different from the gate-sizing optimization step during Embedded-CTO and Standalone-CTO.

#### **SEE ALSO**

# cts\_push\_down\_buffer

Enables the **split\_clock\_net** command to push down clock sinks by creating new cell instances to drive them, when set to true.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **GROUP**

cts\_variables

#### **DESCRIPTION**

This variable specifies that if one net or a list of nets is specified as the object list by the **split\_clock\_net** command and part or all of fanout pins of those nets are clock sinks, these clock sinks are to be pushed down one gate level with a new cell instance of a certain buffer type to drive them. The new cell instance can then be cloned to several cell instances as other integrated clock gating (ICG) gates are split.

#### **SEE ALSO**

split\_clock\_net(2)

# cts\_rc\_relax\_factor

This variable controls the internally derived RC constraints for clustering.

#### **TYPE**

float

## **DEFAULT**

1

#### **GROUP**

cts\_variables

## **DESCRIPTION**

Tighter RC constraints will lead to smaller clusters and more resources. This variable allows trade-offs between resource and skew variation from wire delay. Setting the value larger than one results in more relaxed RC constraints and less resource requirement.

Use the following command to determine the current value of the variable:

prompt> printvar cts\_rc\_relax\_factor

## **SEE ALSO**

compile\_clock\_tree(2)
cts\_enable\_rc\_constraints(3)

# cts\_region\_aware

Setting this variable to true will turn on the region aware clock tree synthesis algorithm in compile\_clock\_tree.

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

cts\_variables

## **DESCRIPTION**

Setting this variable to true will turn on the region aware clock tree synthesis algorithm in compile\_clock\_tree.

# **SEE ALSO**

## cts\_target\_cap

Sets target capacitance value for clock tree synthesis (CTS) clustering instead of using the tool-calculated target based on maximum capacitance.

#### **TYPE**

float

#### **DEFAULT**

0

### **GROUP**

cts\_variables

#### **DESCRIPTION**

This variable specifies that when constraint capacitance is less than target capacitance, the tool continues to use the constraint for design rule checking (DRC) fixes; however, the tool uses the user specified target for clustering. Normally, user input target capacitance overrides internal target capacitance in the tool.

Explore all other known possibilities of quality of results (QoR) improvement before changing the CTS target. Changing the target impacts clustering and CTS QoR. Making the target too tight (< 0.2), often degrades results. No easy way exists to know the best target for a design.

Change targets only when constraints are greater than the target. Do not change the targets for regular scenarios. Changing target capacitance for regular scenarios is not a recommended usage.

#### **SEE ALSO**

compile\_clock\_tree(2)
set\_clock\_tree\_options(2)

# cts\_target\_transition

Sets target transition value for clock tree synthesis (CTS) clustering instead of using the tool-calculated target based on maximum transition.

#### **TYPE**

float

#### **DEFAULT**

0

### **GROUP**

cts\_variables

#### **DESCRIPTION**

This variable specifies that when constraint transition is less than target transition, the tool continues to use the constraint for design rule checking (DRC) fixes; however, the tool uses the user specified target for clustering. Normally, user input target transition always overrides internal target transition in the tool.

Explore all other known possibilities of quality of results (QoR) improvement before changing the CTS target. Changing target impacts clustering and CTS QoR. Making the target too tight (< 0.2), often degrades results. No easy way exists to know the best target for a design.

Change targets only when constraints are greater than the target. Do not change the targets for regular scenarios. Changing target transition for regular scenarios is not a recommended usage.

#### **SEE ALSO**

compile\_clock\_tree(2)
set\_clock\_tree\_options(2)

# cts\_traverse\_dont\_touch\_subtrees

Specifies for compile\_clock\_tree command to set clock net type and routing properties for nets beyond dont\_touch\_subtree exceptions, when set to true.

#### **TYPE**

Boolean

#### **DEFAULT**

true

#### **GROUP**

cts\_variables

#### **DESCRIPTION**

When this variable set to true (the default value), the <code>compile\_clock\_tree</code> command updates the net attributes and routing properties (routing rule and layer constraints) for nets beyond the exceptions specified by the <code>dont\_touch\_subtree</code> attribute. The nets on the dont touch subtree have the routing rule and the layer constraints specified by using the <code>set\_clock\_tree\_options</code> command. When this variable is set to false, the nets on the don touch subtree retain their original routing properties and attributes.

#### **SEE ALSO**

compile\_clock\_tree(2)
set\_clock\_tree\_exceptions(2)
set\_clock\_tree\_options(2)

# cts\_use\_debug\_mode

Specifies for clock tree synthesis (CTS) to print additional debugging information in the log file, when set to true.

#### **TYPE**

Boolean

#### **DEFAULT**

false

### **GROUP**

cts\_variables

#### **DESCRIPTION**

This variables specifies for CTS to print additional information, including data such as the user-defined design rule constraints (maximum transition time, maximum capacitance, and maximum fanout); the target design rule constraints set by the tool (maximum transition time, maximum capacitance, and maximum fanout); and the user-defined clock tree timing constraints (skew, insertion delay, and levels per net).

#### **SEE ALSO**

# cts\_use\_lib\_max\_fanout

When set to true, clock tree synthesis will honor max fanout constraint set on library cell pins.

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

cts\_variables

## **DESCRIPTION**

Max fanout constraints set on library cell pins are usually for logic synthesis purpose. Setting cts\_use\_lib\_max\_fanout to true will allow CTS to honor library max fanout constraints.

## **SEE ALSO**

# cts\_use\_sdc\_max\_fanout

When set to true, clock tree synthesis will honor SDC max fanout constraint set on current design.

#### **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

cts\_variables

#### **DESCRIPTION**

SDC max fanout constraint set on current design is usually for logic synthesis purpose. Setting cts\_use\_sdc\_max\_fanout to true will allow CTS to honor SDC max fanout constraint set on current design. Note that CTS does not support SDC max fanout constraints set on other objects.

## **SEE ALSO**

# current\_design

Specifies the design being worked on. This variable is used by most of the Synopsys commands.

#### **TYPE**

string

#### **DEFAULT**

11 11

#### **GROUP**

system\_variables

#### **DESCRIPTION**

Specifies the design being worked on. This variable is used by most of the Synopsys commands.

Until a design is read into the system as the current design, the value of **current\_design** is "<<undefined>>". When one or more designs are read into the system, any of them can be made current by assigning the design name to this variable.

For example, if the design "real" is in dc\_shell, to make it current type:

current\_design = real

To determine the current value of this variable use **printvar current\_design**. For a list of all **system** variables and their current values, use the **print\_variable\_group system** command.

# db\_load\_ccs\_data

The variable is obsolete and is not needed any more. The tool takes care of loading the CCS timing information automatically.

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

none

## **DESCRIPTION**

## **SEE ALSO**

link(2)

# dct\_placement\_ignore\_scan

Sets the flag for the placer to ignore scan connections in Design Compiler topograpical.

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

compile\_variables

## **DESCRIPTION**

Setting the dct\_placement\_ignore\_scan variable to true flags the placer to ignore scan connections, especially for a scan-stitched design. This is similar to create\_placement -ignore\_scan in IC Compiler.

## **SEE ALSO**

## ddc allow unknown packed commands

Causes the read\_file command to attempt to read DDC files which contain packed commands which are unknown to the current version of **dc\_shell**.

#### **TYPE**

Boolean

#### **DEFAULT**

true

#### **DESCRIPTION**

When this variable is *true* (the default), the read\_file command will attempt to read a DDC file which contains embedded commands (constraints) which are unknown to the current version of **dc\_shell**. This may allow the tool to read a DDC file which was written by a newer version of **dc\_shell** which, for some reason, is not currently available.

If this feature is enabled then any unrecognized commands will be discarded, possibly resulting in the loss of important data. It is strongly recommended that DDC files be read by the same (or later) version of the tool as was used to write them out.

If the variable is set to *false* then any attempt to read a file with unknown embedded commands will result in a read failure and DDC-6 error message. You may wish to set this variable to *false* as a check against possible loss of constraint data.

It may not be possible to read certain DDC files written by newer versions of the tool, even with this variable set to *true*.

This variable is only evaluated during the read\_file command. Unknown commands read in from DDC files while this variable is *true* will continue to be skipped even if the variable is subsequently set to *false*.

#### **SEE ALSO**

read\_file(2)

# default\_input\_delay

Specifies the global default input delay value to be used for environment propagation.

## **TYPE**

float

## **DEFAULT**

30

## **GROUP**

acs\_variables

## **DESCRIPTION**

Specifies the global default input delay value to be used for environment propagation. This variable is used by the **derive\_constraints** command.

To determine the current value of this variable, type printvar default\_input\_delay.

## **SEE ALSO**

derive\_constraints(2)

## default name rules

Contains the name of a name rule to be used as a default by the **change\_names** command, if the command's **-rules** option does not specify a *name\_rules* value.

#### **TYPE**

string

#### **DEFAULT**

11 11

#### **GROUP**

system\_variables

#### **DESCRIPTION**

Contains the name of a name rule to be used as a default by the **change\_names** command, if the command's **-rules** option does not specify a *name\_rules* value. The **change\_names** command changes the names of ports, cells, and nets to conform to the rules specified by **default\_name\_rules**. The name\_rule you assign to **default\_name\_rules** must already have been defined using **define\_name\_rules**. For information on the format and creation of name\_rules, refer to the **define\_name\_rules** manual page.

To determine the current value of this variable, type **printvar default\_name\_rules**. For a list of all **system** variables and their current values, type **print\_variable\_group system**.

#### **SEE ALSO**

change\_names(2)
define\_name\_rules(2)
system\_variables(3)

# default\_output\_delay

Specifies the global default output delay value to be used for environment propagation.

## **TYPE**

float

## **DEFAULT**

30

## **GROUP**

acs\_variables

## **DESCRIPTION**

Specifies the global default output delay value to be used for environment propagation. This variable is used by the **derive\_constraints** command.

To determine the current value of this variable, type printvar default\_output\_delay.

## **SEE ALSO**

derive\_constraints(2)

# default\_port\_connection\_class

Contains the value of the connection class to be assigned to ports that do not have a connection class assigned to them.

#### **TYPE**

string

#### **DEFAULT**

universal

#### **GROUP**

compile\_variables

#### **DESCRIPTION**

Contains the value of the connection class to be assigned to ports that do not have a connection class assigned to them. The default value for **default\_port\_connection\_class** is **universal**.

To determine the current value of this variable, type **printvar default\_port\_connection\_class**. For a list of all **compile** variables and their current values, type **print\_variable\_group compile**.

## **SEE ALSO**

set\_connection\_class(2)

# default\_schematic\_options

Specifies options to use when schematics are generated.

## **TYPE**

string

## **DEFAULT**

-size infinite

#### **GROUP**

schematic\_variables
view\_variables

#### **DESCRIPTION**

Specifies options to use when schematics are generated. When set to "-size infinite" (default), the schematic for a design is displayed on a single page. (Used by the Design Analyzer.)

To determine the current value of this variable use **printvar default\_schematic\_options**. For a list of all **schematic** or **view** variables and their current values, use **print\_variable\_group schematic** or **print\_variable\_group view**.

## design\_attributes

#### **DESCRIPTION**

Contains attributes that can be placed on a design.

There are a number of commands used to set attributes. Most attributes, however, can be set with the **set\_attribute** command. If the attribute definition specifies a **set** command, use it to set the attribute. Otherwise, use **set\_attribute**. If an attribute is "read only," it cannot be set by the user.

To determine the value of an attribute, use the **get\_attribute** command. To remove attributes, use the **remove attribute** command.

For a more detailed explanation of an attribute, refer to the manual pages of the appropriate **set** command. For information on all attributes, refer to the **attributes** manual page.

## Design Attributes

#### async\_set\_reset\_q

Establishes the value (0 or 1) that should be assigned to the q output of an inferred register if set and reset are both active at the same time. To be used with <code>async\_set\_reset\_qn</code>. Use these attributes only if you have used the <code>one\_hot</code> or <code>one\_cold</code> attributes/directives in your HDL description <code>and</code> your technology library is written using pre-V3.0a syntax; <code>or</code> if your technology library does not use a consistent convention for q and qn when set and reset are both active. If a V3.0a or later syntax technology library is used, then, by default, if set and reset are both active at the same time Design Compiler will use the convention of the selected technology library (<code>target\_library</code>). Set with <code>set\_attribute</code>.

**Note:** If you are unsure whether your technology library uses V3.0a syntax, ask your ASIC vendor.

#### async set reset on

Establishes the value (0 or 1) that should be assigned to the qn output of an inferred register if set and reset are both active at the same time. To be used with <code>async\_set\_reset\_q</code>. Use these attributes only if you have used the <code>one\_hot</code> or <code>one\_cold</code> attributes/directives in your HDL description and your technology library is written using pre-V3.0a syntax; or if your technology library does not use a consistent convention for q and qn when set and reset are both active. If a V3.0a or later syntax technology library is used, then, by default, if set and reset are both active at the same time Design Compiler will use the convention of the selected technology library (<code>target\_library</code>). Set with <code>set\_attribute</code>.

**Note:** If you are unsure whether your technology library uses V3.0a syntax, ask your ASIC vendor.

#### balance\_registers

Determines whether the registers in a design are retimed during **compile**. When *true* (the default value), **compile** invokes the **balance\_registers** command, which moves registers to minimize the maximum register-to-register delay. Set this attribute to *false*, or remove it, to disable this behavior.

Set with **set\_balance\_registers**. **Note:** You cannot verify designs using **compile -verify** while the **balance\_registers** attribute is set to *true*. In addition, if your design contains generic logic, you should ensure that all components are mapped to cells from the library before setting the **balance\_registers** attribute.

#### boundary\_optimization

Enables **compile** to optimize across hierarchical boundaries. Hierarchy is ignored during optimization for designs with this attribute set to *true*. Set with **set\_boundary\_optimization**.

#### default\_flip\_flop\_type

Specifies the default flip-flop type for the current design. During the mapping process, **compile** tries to convert all unmapped flip-flops to this type. If **compile** is unable to use this flip-flop, it maps these cells into the smallest flip-flop possible. Set with **set\_register\_type -flip\_flop** flip\_flop\_name.

#### default\_flip\_flop\_type\_exact

Specifies the exact default flip-flop type for the current design. During the mapping process, **compile** converts unmapped flip-flops to the exact flip-flop type specified here. Set with **set\_register\_type -exact -flip\_flop** flip\_flop\_name.

#### default\_latch\_type\_exact

Specifies the exact default latch type for the current design. During the mapping process, **compile** converts unmapped latches to the exact latch type specified here. Set with **set\_register\_type -exact -latch** latch\_name.

#### design\_type

Indicates the bype of the **current\_design**. Allowed values are **fsm** (finite state machine); **pla** (programmable logic array); **equation** (Boolean logic); or **netlist** (gates). This attribute is *read only* and cannot be set by the user.

#### dont touch

Identifies designs that are to be excluded from optimization. Values are *true* (the default) or *false*. Designs with the **dont\_touch** attribute set to *true* are not modified or replaced during **compile**. Setting **dont\_touch** on a design has an effect only when the design is instantiated within another design as a level of hierarchy; setting **dont\_touch** on the top-level design has no effect. Set with **set\_dont\_touch**.

#### flatten

When set to *true*, determines that a design is to be flattened during **compile**. By default, a design is not flattened. Set with **set\_flatten**.

#### flatten\_effort

Defines the level of CPU effort that **compile** uses to flatten a design. Allowed values are *low* (the default), *medium*, or *high*. Set with **set\_flatten**.

#### flatten\_minimize

Defines the minimization strategy used for logic equations. Allowed values are *single\_output*, *multiple\_output*, or *none*. Set with **set\_flatten**.

#### flatten\_phase

When true, allows logic flattening to invert the phase of outputs during compile. By default, logic flattening does not invert the phase of outputs. Used only if the **flatten** attribute is set. Set with **set\_flatten**.

#### is combinational

true if all cells of a design and all designs in its hierarchy are combinational. A cell is combinational if it is non-sequential or non-tristate and all of its outputs compute a combinational logic function. The **report\_lib** command will report such a cell as not a black-box. This attribute is read only and cannot be set by the user.

#### is dw subblock

true if the object (a cell, a reference, or a design) is a DW subblock that was automatically elaborated. This attribute is *read only* and cannot be set by the user.

NOTE: DW subblocks that are manually elaborated will not have this attribute.

#### is\_hierarchical

true if the design contains leaf cells or other levels of hierarchy. This attribute is read only and cannot be set by the user.

#### is\_mapped

true if all the non-hierarchical cells of a design are mapped to cells in a technology library. This attribute is read only and cannot be set by the user.

#### is\_sequential

true if any cells of a design or designs in its hierarchy are sequential. A cell is sequential if it is not combinational (if any of its outputs depend on previous inputs). This attribute is *read only* and cannot be set by the user.

#### is\_synlib\_module

true if the object (a cell, a reference, or a design) refers to an unmapped module reference or if the object is (or refers to) a design that was automatically elaborated from a synlib module or a synlib operator. This attribute is read only and cannot be set by the user.

**NOTE:** synlib modules that are manually elaborated will not have this attribute.

#### is unmapped

true if any of the cells are not linked to a design or mapped to a technology library. This attribute is *read only* and cannot be set by the user.

#### local\_link\_library

A string that contains a list of design files and libraries to be added to the beginning of the **link\_library** whenever a **link** operation is performed. Set with **set\_local\_link\_library**.

#### map\_only

When set to true, **compile** will attempt to map the object exactly in the target library, and will exclude the object from logic-level optimization (flattening and structuring). The default is false. Set with **set\_map\_only**.

#### max\_capacitance

A floating point number that sets the maximum capacitance value for input, output, or bidirectional ports; or for designs. The units must be consistent with those of the technology library used during optimization. Set with **set\_max\_capacitance**.

#### max\_dynamic\_power

A floating point number that specifies the maximum target dynamic power for the **current\_design**. The units must be consistent with those of the technology library. If this attribute is specified more than once for a design, the latest value is used. Set with **set\_max\_dynamic\_power**.

#### max\_leakage\_power

A floating point number that specifies the maximum target leakage power for the **current\_design**. The units must be consistent with those of the technology library. If this attribute is specified more than once for a design, the latest value is used. Set with **set\_max\_leakage\_power**.

#### max\_total\_power

A floating point number that specifies the maximum target total power for the **current\_design**. Total power is defined as the sum of dynamic and leakage power. If this attribute is specified more than once for a design, the latest value is used. Set with **set\_max\_total\_power**.

#### min porosity

Specifies the minimum porosity of the design. **compile -routability** and **reoptimize\_design** ensure that the porosity of the design is greater than the specified value. Set with **set\_min\_porosity**.

#### minimize tree delay

When *true* (the default value), **compile** restructures expression trees in the **current\_design** or in a list of specified designs, to minimize tree delay. Set this attribute to *false* for any designs that you do not wish to be restructured. Set with **set\_minimize\_tree\_delay**.

#### model\_map\_effort

Specifies the relative amount of CPU time to be used by **compile** during modeling, typically for synthetic library implementations. Values are *low*, *medium*, and *high*, or 1, 2, and 3. If **model\_map\_effort** is not set, the value of **synlib\_model\_map\_effort** is used. Set with **set\_model\_map\_effort**.

#### model scale

A floating point number that sets the model scale factor for the current\_design. Set with set\_model\_scale.

#### optimize registers

When true (the default value), compile automatically invokes the Behavioral Compiler optimize\_registers command to retime the design during optimization. Setting the attribute to false disables this behavior. You cannot execute compile -verify if optimize\_registers is set to true on the design. Also, your design cannot contain generic logic at the instant optimize\_registers is invoked during compile. Set with set\_optimize\_registers.

#### part

A string value that specifies the Xilinx part type for a design. For valid

part types, refer to the Xilinx XC4000 Databook. Set with set\_attribute.

#### resource\_allocation

Indicates the type of resource allocation to be used by **compile** for the **current\_design**. Allowed values are *none*, indicating no resource sharing; area\_only, indicating resource sharing with tree balancing without considering timing constraints; area\_no\_tree\_balancing, indicating resource sharing without tree balancing and without considering timing constraints; and constraint\_driven (the default), indicating resource sharing so that timing constraints are met or not worsened. The value of this attribute overrides the value of the variable **hlo\_resource\_allocation** for the **current\_design**. Set with **set\_resource\_allocation**.

#### resource\_implementation

Indicates the type of resource implementation to be used by **compile** for the **current\_design**. Allowed values are <code>area\_only</code>, indicating resource implementation without considering timing constraints; <code>constraint\_driven</code>, indicating resource implementation so that timing constraints are met or not worsened; and <code>use\_fastest</code>, indicating resource implementation using the fastest implementation initially and using components with smaller area later in uncritical parts of the design. The value of this attribute overrides the value of the variable <code>hlo\_resource\_implementation</code> for the <code>current\_design</code>. Set with <code>set\_resource\_implementation</code>.

#### structure

Determines if a design is to be structured during **compile**. If *true*, adds logic structure to a design by adding intermediate variables that are factored out of the design's equations. Set with **set\_structure**.

#### structure boolean

Enables the use of Boolean (non-algebraic) techniques during the structuring phase of optimization. This attribute is ignored if the **structure** attribute is *false*. Set with **set\_structure**.

#### structure timing

Enables timing constraints to be considered during the structuring phase of optimization. This attribute is ignored if the **structure** attribute is *false*. Set with **set\_structure**.

#### ungroup

Removes a level of hierarchy from the current design by exploding the contents of the specified cell in the current design. Set with **set\_ungroup**.

#### wired\_logic\_disable

When true, disables the creation of wired OR logic during **compile**. The default is false; if this attribute is not set, wired OR logic will be created if appropriate. Set with **set\_wired\_logic\_disable**.

#### wire\_load\_model\_mode

Determines which wire load model to use to compute wire capacitance, resistance, and area for nets in a hierarchical design that has different wire load models at different hierarchical levels. Allowed values are top, use the wire load model at the top hierarchical level; enclosed, use the wire load model on the smallest design that encloses a net completely; and segmented, break the net into segments, one within each hierarchical level.

In the *segmented* mode, each net segment is estimated using the wire load model on the design that encloses that segment. The *segmented* mode is not supported for wire load models on clusters. If a value is not specified for this attribute, **compile** searches for a default in the first library in the link path. If none is found, *top* is the default. Set with **set\_wire\_load**.

## **SEE ALSO**

get\_attribute(2)
remove\_attribute(2)
set\_attribute(2)
attributes(3)

## die area attributes

Contains attributes related to die area.

#### **DESCRIPTION**

Contains attributes related to die area.

You can use **get\_attribute** to determine value of an attribute, and use **report\_attribute** to get a report of all attributes on specified object. Specified with **list\_attribute -class die\_area -application**, the definition of attributes can be listed.

### **Die Area Attributes**

```
bbox
         Specifies the bounding-box of a die area. The bbox is represented by a
         rectangle.
         The format of a rectangle specification is {{llx lly} {urx ury}}, which
         specifies the lower-left and upper-right corners of the rectangle.
         The data type of bbox is string.
         This attribute is read-only.
boundary
         Specifies point list of a die area's boundary.
         The data type of boundary is string.
         This attribute is read-only.
cell_id
         Specifies Milkyway design ID in which a die area object is located.
         The data type of cell id is integer.
         This attribute is read-only.
name
         Specifies name of a die area object.
         The data type of name is string.
         This attribute is read-only.
object_class
         Specifies object class name of a die area, which is die_area.
         The data type of object_class is string.
         This attribute is read-only.
object id
         Specifies object ID in Milkyway design file.
         The data type of object_id is integer.
         This attribute is read-only.
```

#### **SEE ALSO**

```
get_attribute(2),
list_attribute(2),
```

report\_attribute(2),
set\_attribute(2).

# disable\_auto\_time\_borrow

Determines whether the **report\_timing** command and other commands will use automatic time borrowing.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **GROUP**

timing\_variables

#### **DESCRIPTION**

Determines whether the **report\_timing** command and other commands will use automatic time borrowing. When *false* (the default), automatic time borrowing occurs. Automatic time borrowing balances the slack along back-to-back latch paths, to reduce the overall delay cost. Allocating slack throughout the latch stages can improve optimization results.

When true, no slack balancing occurs during time borrowing. This means the first paths borrow enough time to meet the constraint until the max\_time\_borrow is reached. Setting the variable to true produces time-borrow results consistent with PrimeTime.

## **SEE ALSO**

report\_timing(2)
timing\_variables(3)

# disable\_case\_analysis

When true, disables constant propagation from both logic constants and **set\_case\_analysis** command constants.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **GROUP**

timing

#### **DESCRIPTION**

When true, disables constant propagation from both logic constants and **set\_case\_analysis** command constants. By default, the variable **disable\_case\_analysis** is *false*, so constant propagation is performed if there has been a **set\_case\_analysis** command or if the variable **case\_analysis\_with\_logic\_constants** has been specified.

To determine the current value of this variable, use printvar disable\_case\_analysis.

## **SEE ALSO**

remove\_case\_analysis(2)
report\_case\_analysis(2)
set\_case\_analysis(2)
case\_analysis\_with\_logic\_constants(3)

# disable\_library\_transition\_degradation

Controls whether the transition degradation table is used to determine the net transition time.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **GROUP**

timing\_variables

#### **DESCRIPTION**

When false (the default), **report\_timing** and other commands that use timing in dc\_shell use the transition degradation table in the library to determine the net transition time. When true, the timing commands behave as though there were no transition degradation across the net.

### **SEE ALSO**

report\_timing(2)
timing\_variables(3)

## do\_operand\_isolation

Enables or disables operand isolation as a dynamic power optimization technique for a design.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **GROUP**

power\_variables

#### **DESCRIPTION**

This variable enables or disables operand isolation as a dynamic power optimization technique for a design. When *false* (the default value), this technique is disabled. Set the value to *true* to enable operand isolation.

Operand isolation can insert isolation cells for both operators and hierarchical combinational cells. There are two mechanisms for operand isolation: automatic selection and user-driven mode. This and other parameters can be specified with the **set\_operand\_isolation\_style** command.

To determine the current value of this variable, type **printvar do\_operand\_isolation**. For a list of power variables and their current values, type **print\_variable\_group power**.

#### **SEE ALSO**

set\_operand\_isolation\_scope(2)

### dont\_touch\_nets\_with\_size\_only\_cells

Specifies whether a net is marked dont touch if it is driven by at least one cell marked size\_only and drives at least one cell marked by size\_only.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **GROUP**

compile\_variables

#### **DESCRIPTION**

When true, this variable indicates that all the nets that are driven by at least one cell marked size\_only and drive at least one cell marked size\_only, will be treated as if marked dont\_touch. Cells can be marked size\_only by using the **set\_size\_only** command. If a net is marked dont touch, it can not be changed by dc\_shell commands that optimize or manipulate the design.

Default value of this variable is false.

To determine the current value of this variable use **printvar dont\_touch\_nets\_with\_size\_only\_cells**. For a list of **compile** variables and their current values, use the **print\_variable\_group compile** command.

#### **SEE ALSO**

compile\_variables(3)
set\_dont\_touch(1)
set\_size\_only(1)

### dpcm\_variables

#### **SYNTAX**

```
string dpcm_arc_sense_mapping = "TRUE"
string dpcm_debuglevel = "0"
string dpcm_functionscope = "global"
string dpcm_level = "performance"
list dpcm_libraries = ""
list dpcm_rulepath = ""
string dpcm_slewlimit = "TRUE"
list dpcm_tablepath = ""
string dpcm_temperaturescope = "global"
string dpcm_version = "IEEE-P1481"
string dpcm_voltagescope = "global"
string dpcm_wireloadscope = "global"
```

#### **DESCRIPTION**

These variables affect the DPCM libraries and delay calculation in DPCM mode.

For a list of these variables and their current values, type **print\_variable\_group dpcm**. To view this manual page online, type **help dpcm\_variables**. To view an individual variable description, type **help var**, where var is the variable name.

#### dpcm\_arc\_sense\_mapping

When true (the default), Design Compiler maps half unate arcs to preset/clear arcs for sequential cells. When false, Design Compiler leaves the arcs from DPCM as they are.

#### dpcm\_debuglevel

This variable can be set to  $\theta$  or higher. Depending on the value, more debugging information is printed. The default is  $\theta$ .

#### dpcm functionscope

Allowed values are *global* (the default) or *instance*. When set to *global*, the value is cached in DPCM, and DPCM does not request FunctionalMode for every delay/slew calculation call. When set to *instance*, for every delay or slew calculation call, DPCM makes a call to the external function CurrentFunctionalMode. The behavior usually depends on the way DPCM is implemented.

#### dpcm level

Allowed values are accurate or performance (the default). When set to performance, DPCM uses performance equations and caches various values (for example, wire load, voltage). When set to accurate, DPCM uses a different set of equations and does not cache values. The behaviour usually depends on the way DPCM is implemented.

#### dpcm\_libraries

Specifies the libraries of the **link\_path** that use the DPCM delay calculation. By default, delay calculation is performed with the Synopsys library delays.

The default is "". Set this variable only if a DPCM library is available for the specified library. There should be an equivalent .db file for each DPCM library.

#### dpcm\_rulepath

A list of paths, similar to a search path, for locating the DPCM main rule. Design Compiler sets it to the DCMRULEPATH unix variable used by the DPCM delay calculation. Set this variable only if a DPCM library is available for the libraries used by the current design, and use the path specified by the DPCM provider. The default is "".

#### dpcm\_rulespath

A list of paths, similar to a search path, for locating the DPCM subrules. Design Compiler sets it to the DCMRULEPATH unix variable used by the DPCM delay calculation. Set this variable only if a DPCM library is available for the libraries used by the current design, and use the path specified by the DPCM provider. The default is "".

#### dpcm\_slewlimit

When true (the default), Design Compiler limits the slew to the maximum slew for input pins, when the slew is beyond the maximum limit. When false, Design Compiler does not limit the slew, and allows the DPCM to handle the situation.

#### dpcm\_tablepath

A list of paths, similar to a search path, for locating the DPCM tables. Design Compiler sets it to the DCMTABLEPATH unix variable used by the DPCM delay calculation. Set this variable only if a DPCM library is available for the libraries used by the current design, and use the path specified by the DPCM provider. The default is "".

#### dpcm\_temperaturescope

Allowed values are *global* (the default) or *instance*. When set to *global*, the value is cached in DPCM, and DPCM does not request Temperature for every delay/slew calculation call. When set to *instance*, for every delay or slew calculation call, DPCM makes a call to the external function CurrentTemperature. The behavior usually depends on the way DPCM is implemented.

#### dpcm\_version

Specifies the version of the API used by the DPCM delay calculation. The supported DPCM API versions are *IEEE-P1481* (the default) and *IBM*.

#### dpcm\_voltagescope

Allowed values are *global* (the default) or *instance*. When set to *global*, the value is cached in DPCM, and DPCM does not request RailVoltage values for every delay/slew calculation call. When set to *instance*, for every delay or slew calculation call, DPCM makes a call to the external function RailVoltage. The behavior usually depends on the way DPCM is implemented.

#### dpcm\_wireloadscope

Allowed values are *global* (the default) or *instance*. When set to *global*, the value is cached in DPCM, and DPCM does not request Current WireLoadModel values for every delay/slew calculation call. When set to *instance*, for every delay or slew calculation call, DPCM makes a call to the external function CurrentWireLoadModel. The behavior usually depends on the way DPCM is

implemented.

### **SEE ALSO**

dpcm\_arc\_sense\_mapping (3), dpcm\_debug\_level (3), dpcm\_functionscope(3), dpcm\_level
(3), dpcm\_libraries (3), dpcm\_rulepath (3), dpcm\_rulespath (3), dpcm\_slewlimit (3),
dpcm\_tablepath(3), dpcm\_temperaturescope (3), dpcm\_version(3), dpcm\_voltagescope
(3), dpcm\_wireloadscope (3).

# droute\_advRouteLoop

#### **DESCRIPTION**

The droute\_advRouteLoop variable specifies the number of loops for Astro command axgAdvRouteOpt and astPostRouteOpt in advanced routing. If the value is set to N, it means that the Astro command axgAdvRouteOpt and astPostRouteOpt stop after N loops.

#### **SYNTAX**

set droute\_advRouteLoop value
The valid values of this variable range between 0 and 50. The default is 10.

#### **EXAMPLE**

To ensure that Astro commands stop after 25 loops, enter

set droute\_advRouteLoop 25

# droute\_advancedRouteLoops

#### **DESCRIPTION**

The **droute\_advancedRouteLoops** variable specifies the number of loops for the IC Compiler command **route\_advanced**. If the value is set to N, it means that the **route\_advanced** command stops after N loops.

#### **SYNTAX**

set droute\_advancedRouteLoops value
The valid values of this variable range between 0 and 50. The default is 3.

#### **EXAMPLE**

To stop route\_advanced after 15 loops, enter

set droute\_advancedRouteLoops 15

### droute\_areaSrLoop

#### **DESCRIPTION**

The **droute\_areaSrLoop** variable specifies the number of search and repair loops during area optimization and routing in the **axgAreaRoute** command. The search and repair loop terminates if DRC count reaches 0 even if the specified number of iterations are not reached. If the DRC number is still converging (reducing) after reaching the specified number of iterations, specifying more iterations could help reducing DRC count further, at the cost of more runtime.

#### **SYNTAX**

set droute\_areaSrLoop value
The valid values of this variable range between 0 and 200. The default is 20.

#### **EXAMPLE**

To specify the number of search and repair loops during area optimization and routing as 50, enter

set droute\_areaSrLoop 50

set droute\_areaSrLoop

# droute\_autoSaveInterval

#### **DESCRIPTION**

The **droute\_autoSaveInterval** variable specifies how frequent checkpoints (intermediate results) are saved during detail routing. If the value is set to 0, no checkpoint is saved during detail routing. Otherwise, the variable sets the time interval in minutes for each checkpoint to be saved.

#### **SYNTAX**

set droute\_autoSaveInterval value
The valid values of this variable range between 0 and 14400. The default is 120.

#### **EXAMPLE**

To specify how frequent checkpoints (intermediate results) are saved during detail routing, enter

set droute\_autoSaveInterval 150

### droute\_autoSrLoop

#### **DESCRIPTION**

The **droute\_autoSrLoop** variable sets the number of search and repair loops to be carried out after initial routing. The search and repair loop terminates if a DRC violation count reaches 0 even if the specified number of iterations is not reached. If the DRC violation number is still converging (reducing) after reaching the specified number of iterations, specifying more iterations could further help in reducing the DRC violation count at the cost of more runtime.

#### **SYNTAX**

set droute\_autoSrLoop value
The valid values of this variable range between 0 and 500. The default is 0.

#### **EXAMPLE**

To set the number of search and repair loops to be carried out after initial routing as 100, enter

set droute\_autoSrLoop 100

# droute\_connBrokenNet

#### **DESCRIPTION**

The **droute\_connBrokenNet** variable specifies whether broken nets are to be left broken or are to be reconnected. A broken net is a net that is not totally connected by glinks, preroutes, wires, or vias. If the value is set to 0, broken nets are ignored during detail routing. If the value is set to 1, broken nets are to be reconnected by detail routing. This variable does not affect tie-off connections, which are controlled by **the connTieOff** variable.

```
set droute_connBrokenNet value
Value
Description
0
Ignores broken nets
1
Reconnects broken nets (the default)
'|0's
(331'
(TWu(ul's0 &
′ |
(40u′
′
(41u'
                                         f2.a+
                                        .mk 32
                                        f2.b+
                                        .mk 32
'|0's
(331'
(TWu(ul's0
                                                    &
(40u'
(41u'
```

```
'|0's
(331'|
(TWu(ul's0 & &
'|
(40u'
'|
(41u'
```

```
To ignore broken nets, enter set droute_connBrokenNet 0 When set to 1, the broken nets are reconnected.
```

# droute\_connTieRail

#### **DESCRIPTION**

The **droute\_connTieRail** variable specifies where to connect tie-off pins. If the value is set to 0, the router connects tie-off pins anywhere on power and ground nets. If the value is set to 1, the router connects tie-off pins to power and ground rails and power and ground pins only.

```
set droute_connTieRail value
Value
Description
0
Connects tie-off pins anywhere (the default).
1
Connects tie pins only to power and ground rail, and power and ground pins.
'|0's
(331'
(TWu(ul's0 &
' |
(40u'
(41u′
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'
(TWu(ul's0
                                                    &
' |
(40u'
(41u'
```

```
'|0's
(331'|
(TWu(ul's0 &
'|
(40u'
'|
(41u'
```

To connect tie pins only to power and ground rails and power and ground pins, enter set  $droute\_connTieRail\ 1$ 

When set to 0, the tie-off pins can be connected anywhere.

# droute\_doMaxCapConx

#### **DESCRIPTION**

The **droute\_doMaxCapConx** variable specifies whether maximum capacitance constraints should be met or ignored during in-route optimization (**axgAdvRouteOpt**). If the value is set to 0, the maximum capacitance constraints are ignored during in-route optimization. If the value is set to 1, in-route optimization tries to meet maximum capacitance constraints.

```
set droute doMaxCapConx value
Value
Description
0
Ignores maximum capacitance constraints.
Tries to meet maximum capacitance constraints during in-
route optimization (the default).
'|0's
(331'
(TWu(ul's0 &
′ |
(40u′
'
(41u'
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'
(TWu(ul's0
                                                   &
(40u'
(41u'
```

```
'|0's
(331'|
(TWu(ul's0 & &
'|
(40u'
'|
(41u'
```

To ignore maximum capacitance constraints, enter set droute\_doMaxCapConx 0

# droute\_doMaxTransConx

#### **DESCRIPTION**

The **droute\_doMaxTransConx** variable specifies whether maximum transition constraints should be met or ignored during in-route optimization (**axgAdvRouteOpt**). If the value is set to 0, the maximum transition constraints are ignored during in-route optimization. If the value is set to 1, in-route optimization tries to meet maximum transition constraints.

```
set droute doMaxTransConx value
Value
Description
0
Ignores the maximum transition constraints.
Tries to meet the maximum transition constraints during in-
route optimization (the default).
'|0's
(331'
(TWu(ul's0 &
′ |
(40u′
'
(41u'
                                        f2.a+
                                       .mk 32
                                       f2.b+
                                       .mk 32
'|0's
(331'
(TWu(ul's0
                                                   &
(40u'
(41u'
```

```
'|0's
(331'|
(TWu(ul's0 & &
'|
(40u'
'|
(41u'
```

To ignore maximum transition constraints, enter set droute\_doMaxTransConx 0

# droute\_doProbeConx

#### **DESCRIPTION**

The **droute\_doProbeConx** variable specifies whether nets with top-layer probe constraints are to be routed to top layer for probing.

```
set droute_doProbeConx value
Value
Description
0
Ignores top-layer probe constraints (the default).
1
Nets with top-layer probe constraints are routed to top layer for probing.
'|0's
(331'
(TWu(ul's0 &
(40u'
(41u'
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'
(TWu(ul's0
                                                    &
′ |
(40u'
′ |
(41u′
' | 0's
```

```
(331'|
(TWu(ul's0 & &
'|
(40u'
'|
(41u'
```

To route the nets with top-layer probe constraints to the top layer for probing, enter

set droute\_doProbeConx 1

# $droute\_doSelectedNetAntennaConx\\$

### **DESCRIPTION**

The **droute\_doSelectedNetAntennaConx** variable controls whether all antenna violations should be fixed or whether only antenna violations for specified nets should be fixed.

```
set droute_doSelectedNetAntennaConx value
Value
Description
0
Fixes all antenna violations (the default)
1
Fixes antenna violations only for the specified nets
'|0's
(331'
(TWu(ul's0 &
(40u'
(41u′
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'|
(TWu(ul's0
                                                   &
'
(40u'
(41u′
```

```
'|0's
(331'|
(TWu(ul's0 &
'|
(40u'
'|
(41u'
```

To fix antenna violation for specified nets only, enter set droute\_doSelectedNetAntennaConx 1

# droute\_doXtalkConx

#### **DESCRIPTION**

The **droute\_doXtalkConx** variable specifies whether crosstalk constraints (such as static noise voltage constraints and capacitance constraints) are to be honored during in-route optimization (axgAdvRouteOpt).

```
set droute_doXtalkConx value
Value
Description
0
Ignores crosstalk constraints (the default).
1
Honors crosstalk constraints.
'|0's
(331'
(TWu(ul's0 &
(40u'
(41u′
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'|
(TWu(ul's0
                                                    &
′
(40u'
(41u′
```

```
'|0's
(331'|
(TWu(ul's0 & &
'|
(40u'
'|
(41u'
```

To honor cross-talk constraints, enter set droute\_doXtalkConx 1

# droute\_ecoListToFile

#### **DESCRIPTION**

The droute\_ecoListToFile variable specifies whether to save the routing ECO list to the ecoRoute.list file.

```
SYNTAX
set droute_ecoListToFile value
Value
Description
0
Routing ECO list is not saved to the file, but it can still be found in the log fil
e (the default).
1
Routing ECO list is output to the ecoRoute.list file.
'|0's
(331'
(TWu(ul's0 &
(40u′
(41u′
                                       f2.a+
                                      .mk 32
                                       f2.b+
                                       .mk 32
'|0's
(331'|
(TWu(ul's0
                                                   &
′
(40u'
(41u′
```

```
'|0's
(331'|
(TWu(ul's0 &
'|
(40u'
'|
(41u'
```

To dump a list of modified nets to the **ecoRoute.list** file, enter set droute\_ecoListToFile 1

### droute\_ecoMode

#### **DESCRIPTION**

The **droute\_ecoMode** variable specifies what nets are to be routed in ECO mode, and how they are rerouted. If the value is set to 0, only modified nets can be rerouted. If the value is set to 1, modified nets are rerouted first, and other nets can be rerouted later. If the value is set to 2, any nets can be rerouted in any order. Mode 0 produces minimum routing change, but offers you the least freedom to resolve DRC violations. Mode 2 offers the most freedom to resolve DRC violations, but can introduce significant changes in the routing solution.

```
set droute_ecoMode value
Value
Description
0
Reroutes modified nets only
1
Reroutes modified nets first, then tries other nets later
2
Reroutes any nets freely; best for routability (the default)
'|0's
(331'
(TWu(ul's0 &
' |
(40u'
′ |
(41u′
                                        f2.a+
                                       .mk 32
                                       f2.b+
                                       .mk 32
```

```
'|0's
(331'|
(TWu(ul's0
                                                       &
′ |
(40u′
′
(41u′
'|0's
(331'
(TWu(ul's0
                                                       &
(40u′
' |
(41u′
'|0's
(331'
(TWu(ul's0
                                                       &
' |
(40u′
' |
(41u′
```

To reroute modified nets only, enter set droute\_ecoMode 0 set droute\_ecoMode

# droute\_ecoScope

#### **DESCRIPTION**

The **droute\_ecoScope** variable specifies whether to use global or local scope during ECO routing. If the value set to 0, the router uses global scope mode. If the value is set to 1, the router uses local scope. Set this value to 0 if design has many violations. Set it to 1 to get better runtime if the design has very few violations.

```
set droute_ecoScope value
Value
Description
0
Uses global scope if there are many violations all over the design (the default).
1
Uses local scope if there are very few localized violations (better runtime)
'|0's
(331'
(TWu(ul's0 &
'
(40u'
′ |
(41u'
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'
(TWu(ul's0
                                                   &
′
(40u'
(41u'
```

To use local scope if there are very few localized violations, enter set droute\_ecoScope 1

### droute\_ecoSrLoop

#### **DESCRIPTION**

The **droute\_ecoSrLoop** variable sets the number of search and repair loops to be carried out after ECO routing in the **axgECORouteDesign** or **astPostRT** command. The search and repair loop terminates if DRC violation count reaches 0 even if the specified number of iterations are not reached. If the DRC violation number is still converging (reducing) after reaching specified number of iterations, specifying more iterations could help further reduce DRC violation count at the cost of more runtime.

#### SYNTAX

set droute\_ecoSrLoop value
The valid values of this variable range between 0 and 500. The default is 20.

#### **EXAMPLE**

To set the number of search and repair loops to be carried out after eco routing in axgECORouteDesign or astPostRT command as 90, enter the following:

set droute\_ecoSrLoop 90

### droute\_enable\_one\_pass\_partitioning

Specifies which partitioning algorithm to use for distributed routing.

#### **TYPE**

integer

#### **DEFAULT**

0

#### **DESCRIPTION**

The droute\_enable\_one\_pass\_partitioning variable specifies which partitioning algorithm to use for distributed processing of routing. The original partitioning algorithm is used when the variable is set to 0. The newly designed partitioning algorithm is used when the variable is set to 1. The one-pass partitioning algorithm improves the runtime of distributed processing of detail routing on large designs as compared to the default two-pass partitioning algorithm.

The valid value of the variable is 0 or 1. The default value is 0.

#### **EXAMPLE**

To enable the new partitioning algorithm, enter the following command:

prompt> set droute\_enable\_one\_pass\_partitioning 1

# droute\_expandFillTracks

#### **DESCRIPTION**

The **droute\_expandFillTracks** variable specifies whether the track region for metal fill should be expanded or not.

```
set droute_expandFillTracks value
Value
Description
0
The router inserts metal fills in core area only (the default).
1
The router expands track region for metal fill to cover whole design area.
'|0's
(331'
(TWu(ul's0 &
(40u'
' |
(41u'
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'
(TWu(ul's0
                                                    &
′ |
(40u'
′ |
(41u′
' | 0's
```

```
(331'|
(TWu(ul's0 &
'|
(40u'
'|
(41u'
```

To enable the router to expand the track region to cover the entire design area for metal fill, enter  $\$ 

set droute\_expandFillTracks 1

# droute\_fillDataType

#### **DESCRIPTION**

The  $droute\_fillDataType$  variable specifies a data type of filled metals. The value N is the data type of filled metals.

### **SYNTAX**

set droute\_fillDataType value
The valid values of this variable range between 0 and 256. The default is 0.

### **EXAMPLE**

To specify the data type of filled metals as 90, enter set droute\_fillDataType 90

### droute\_fillEndByMinSpcPercent

#### **DESCRIPTION**

The **droute\_fillEndByMinSpcPercent** variable specifies the spacing requirement between the routing wires and the ends of fill metal. If the value is set to -1, the normal required spacing is used between the routing wires and the ends of fill metal. Otherwise, the value sets the percentage of normal required spacing to be used between the routing wires and the ends of fill metal. Normally, this value is to be left at its default value of -1. It should only be changed if the user understands the impact of it on the yield, and the final verification should be set accordingly.

#### SYNTAX

set droute\_fillEndByMinSpcPercent value
The valid values of this variable range between -1 and 10,000. The default is -1.

#### **EXAMPLE**

To use the same spacing for all sides between fill metal and routing wires as 500, enter

set droute\_fillEndByMinSpcPercent 500

# droute\_fillMetalCloseToMinDensityValue

#### **DESCRIPTION**

The **droute\_fillMetalCloseToMinDensityValue** variable specifies the target metal density for metal fill insertion. If the value is set to 0, the router tries to maximize dummy metals as long as maximum density is not violated. If the value is set to 1, the router tries to minimize dummy metals as long as minimum density is met.

```
SYNTAX
set droute fillMetalCloseToMinDensityValue value
Value
Description
0
Fills metal to have metal density a little less than the maximum density value (the
default).
1
Fills metal to have metal density a little more than the minimum density value.
'|0's
(331'
(TWu(ul's0 &
′ |
(40u′
′
(41u'
                                       f2.a+
                                      .mk 32
                                       f2.b+
                                      .mk 32
'|0's
(331'
(TWu(ul's0
                                                  &
(40u'
```

(41u'

```
'|0's
(331'|
(TWu(ul's0 &
'|
(40u'
'|
(41u'
```

```
For fill metal to have metal density a little more than minimum density value, enter set droute_fillMetalCloseToMinDensityValue 1 set droute_fillMetalCloseToMinDensityValue
```

# droute\_fillMetalUniformly

#### **DESCRIPTION**

The **droute\_fillMetalUniformly** variable specifies whether to fill dummy metal uniformly. If the value is set to 0, the router fills dummy metal in contiguous tracks. If the value is set to 1, the router tries to fills dummy metal uniformly in each window to meet the density rule.

```
set droute_fillMetalUniformly value
Value
Description
0
Fills metal in contiguous tracks to meet density rule (the default).
1
Fills metal uniformly in each window to meet density rule.
'|0's
(331'
(TWu(ul's0 &
' |
(40u'
(41u'
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'
(TWu(ul's0
                                                   &
′
(40u'
(41u'
```

```
'|0's
(331'|
(TWu(ul's0 & &
'|
(40u'
'|
(41u'
```

To specify fill metal uniformly in each window to meet the density rule, enter set  $droute\_fillMetalUniformly\ 1$ 

# droute\_fillViaDataType

#### **DESCRIPTION**

The **droute\_fillViaDataType** variable specifies a data type of filled vias. If the value set to N, N is the data type of filled via.

#### **SYNTAX**

set droute\_fillViaDataType value
The valid values of this variable range between 0 and 256. The default is 0.

#### **EXAMPLE**

To specify the data type of filled vias, enter

set droute\_fillViaDataType 70

# droute\_fixMinEdgeLengthByFilling

#### **DESCRIPTION**

The **droute\_fixMinEdgeLengthByFilling** variable specifies whether to allow filling metals to fix **minEdgeLength** violations during search and repair.

```
set droute_fixMinEdgeLengthByFilling value
Value
Description
0
No filling to resolve non-
pin minEdgeLength violations during search and repair (the default).
1
Allow filling to resolve non-pin minEdgeLength violations during search and repair.
'|0's
(331'
(TWu(ul's0 &
(40u'
(41u'
                                       f2.a+
                                       .mk 32
                                       f2.b+
                                       .mk 32
'|0's
(331'|
(TWu(ul's0
                                                   &
'
(40u'
(41u′
```

```
'|0's
(331'|
(TWu(ul's0 & &
'|
(40u'
'|
(41u'
```

To allow filling for resolving non-pin  $\mbox{minEdgeLength}$  violations during search and repair, enter

set droute\_fixMinEdgeLengthByFilling 1

# droute\_followPolyTrkForPolyFill

#### **DESCRIPTION**

The **droute\_followPolyTrkForPolyFill** variable specifies to whether tracks on poly layer are used for poly fills. If the value is set to 0, the router follows M2 tracks to fill poly layer. If the value is set to 1, the router follows poly tracks to fill poly layer.

```
set droute_followPolyTrkForPolyFill value
Value
Description
0
Follows M2 tracks for metal fill on poly layer (the default).
1
Follows poly tracks for metal fill on poly layer.
'|0's
(331'
(TWu(ul's0 &
' |
(40u'
(41u'
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'
(TWu(ul's0
                                                    &
′
(40u'
(41u'
```

```
'|0's
(331'|
(TWu(ul's0
'|
(40u'
'|
```

To specify whether the router should follow poly tracks for metal fill on the poly layer, enter

set droute\_followPolyTrkForPolyFill 1

### droute\_groupSrLoop

#### **DESCRIPTION**

The **droute\_groupSrLoop** variable specifies the number of search and repair loops in the **axgRouteGroup** command. The search and repair loop terminates if DRC violation count reaches 0 even if the specified number of iterations are not reached. If the DRC violation number is still converging (reducing) after reaching specifies number of iterations, specifying more iterations could help reducing DRC violation count further at the cost of more runtime.

#### **SYNTAX**

set droute\_groupSrLoop value
The valid values of this variable range between 0 and 200. The default is 5.

#### **EXAMPLE**

To specify five search and repair loops in the **axgRouteGroup** command, enter set droute\_groupSrLoop 5

### droute\_lowSkewClkRoute

#### **DESCRIPTION**

The **droute\_lowSkewClkRoute** variable specifies how many changes are allowed on nets from clock tree synthesis during detail routing. If the value is set to 0, nets from clock tree synthesis are treated the same as other nets. If the value is set to 1, minimal changes are to be made to nets from clock tree synthesis, if necessary.

```
set droute_lowSkewClkRoute value
Value
Description
0
Normal routing.
1
Minimize changes on nets from clock tree synthesis (the default).
'|0's
(331'
(TWu(ul's0 &
' |
(40u'
(41u'
                                        f2.a+
                                        .mk 32
                                        f2.b+
                                        .mk 32
'|0's
(331'
(TWu(ul's0
                                                    &
′
(40u'
(41u'
```

```
For normal routing, enter set droute_lowSkewClkRoute 0
```

### droute\_maxOffGridTrack

#### **DESCRIPTION**

The droute\_maxOffGridTrack variable specifies how off-grid tracks are to be added for off-grid pins and off-grid feedthroughs. If the value is set to 0, off-grid tracks are added selectively in via regions, which are determined by the router. If the value is set to 1, as many off-grid tracks as possible are added for off-grid pins. If the value is set to 2, 3, or 4, more off-grid tracks are aggressively added in increasing order for off-grid feedthroughs and pins. By creating as many off-grid tracks as possible for off-grid pins, the router has the maximum flexibility in accessing these pins, at the cost of more routing time. It is recommended to leave droute\_maxOffGridTrack variable at the default value of 0 to start with if the you do not know how bad the off-grid situation is, and gradually increase the value if the results suffer from off-grid pin access or off-grid feedthrough usage. If you know beforehand that there will be off-grid difficulty from previous experience, droute\_maxOffGridTrack can be set to higher value to start with. You can also set the value to -1. This lets the router start from 0 and then automatically and gradually increase to 1, 2, 3, 4 during search and repair. The side effect of setting droute\_maxOffGridTrack to a higher value is increased runtime.

```
Value

Description

-1

This is a combination from 0 to 4.

0

Selectively adds off-grid tracks (the default)

1

Adds as many off-grid tracks as possible for off-grid pins. This should resolve problems caused by hard-to-access pins.
```

Adds more off-grid tracks for off-grid feedthroughs

#### 3,4

Adds even more off-grid tracks for off-grid feedthroughs

```
'|0's
(331'
(TWu(ul's0 &
(40u'
' |
(41u′
                                          f2.a+
                                         .mk 32
                                          f2.b+
                                         .mk 32
'|0's
(331'|
(TWu(ul's0
                                                      &
'
(40u′
(41u′
'|0's
(331'
(TWu(ul's0
                                                      &
(40u'
' |
(41u′
'|0's
(331'|
(TWu(ul's0
                                                      &
' |
(40u′
' |
(41u′
'|0's
(331'
(TWu(ul's0
                                                      &
```

```
'|
(40u'
'|
(41u'

'|0's
(331'|
(TWu(ul's0
'|
(40u'
'|
(41u'
```

To selectively add off-grid tracks, enter set droute\_maxOffGridTrack 0

### droute\_maxTieOffDistance

#### **DESCRIPTION**

The **droute\_maxTieOffDistance** variable specifies the search distance to connect tieoffs. If the value is set to -1, there is no search distance limit to connect tieoffs. Otherwise, the variable specifies the search distance for the search engine to use in number of gcells to connect tieoffs.

#### **SYNTAX**

set droute\_maxTieOffDistance value
The valid values of this variable range between -1 and 20,000. The default is 10.

#### **EXAMPLE**

To specify no limit on the search distance, enter

set droute\_maxTieOffDistance -1

### droute\_metalFillDensityIncrement

#### **DESCRIPTION**

The **droute\_metalFillDensityIncrement** variable specifies increment value for metal fill. If the value is set to N, the router targets metal density N percent higher than minimum density during dummy metal insertion. The value N specifies the increment from **minDensity** value for metal fill. It is used when **fillMetalCloseToMinDensityValue** is enabled. For example, if **minDensity** (in the technology file) is 20 percent and **droute\_metalFillDensityIncrement** is set as 10 percent, target density of metal fill will be 30 percent.

#### SYNTAX

set droute\_metalFillDensityIncrement value
The valid values of this variable range between 0 and 100. The default is 10.

#### **EXAMPLE**

To specify increment value for metal fill as 50, enter set droute\_metalFillDensityIncrement 50

### droute\_minLengthCheckCutMode

set droute\_minLengthCheckCutMode value

#### **DESCRIPTION**

The **droute\_minLengthCheckCutMode** variable specifies how to compute minimum length when a polygon completely encloses a via. If the value is set to 0, the router does not check whether a wire completely encloses via. If the value is set to 1, the router checks whether a wire completely encloses via. When a via connects more than one wire segment on the same metal layer, minimum length is checked against the longest wire that completely encloses the via. When a via connects only to single wire segment on one metal layer, the wire needs to be checked for minimum length rule.

```
Value
Description
0
Does not check overlapping cuts (the default).
1
Checks overlapping cuts on less than minLength segments.
'|0's
(331'
(TWu(ul's0 &
′ |
(40u'
(41u'
                                         f2.a+
                                        .mk 32
                                         f2.b+
                                        .mk 32
' | 0's
(331'
(TWu(ul's0
′
(40u'
```

```
'|
(41u'

'|0's
(331'|
(TWu(ul's0
'|
(40u'
'|
(41u'
```

To check overlapping cuts on less than minimum length segments, enter set droute\_minLengthCheckCutMode 1

When set to 0, the overlapping cuts are not checked.

# droute\_minShieldLength

#### **DESCRIPTION**

The **droute\_minShieldLength** variable specifies minimum length for a wire to be shielded in the unit of pitches. For example, if the variable is left at its default value of 4, only the wires longer than 4 pitches are shielded.

#### **SYNTAX**

set droute\_minShieldLength value
The valid values of this variable range between 0 and 100. The default is 4.

#### **EXAMPLE**

To specify the minimum length for a wire to be shielded as 20, enter set droute\_minShieldLength 20

# $droute\_numCPUs$

#### **DESCRIPTION**

The  $droute\_numCPUs$  variable specifies the number of CPUs to be used for distributed routing.

#### **SYNTAX**

set droute\_numCPUs value
The valid values of this variable range between 0 and 63. The default is 0.

#### **EXAMPLE**

To use a single CPU mode, enter

set droute\_numCPUs 1

### droute\_offGridCost

#### **DESCRIPTION**

The **droute\_offGridCost** variable specifies extra off-grid routing cost. The default on-grid unit wire cost is 1. Therefore, if the value is set to 0, off-grid routes have the same cost as on-grid cost, and wires are routed as in a gridless router. If the value is set to N, off grid unit wire cost becomes 1 + N.This variable can be used to encourage or discourage off-grid routing against on-grid routing.

#### **SYNTAX**

set droute\_offGridCost value
The valid values of this variable range between 0 and 5. The default is 1.

#### **EXAMPLE**

To route as a gridless router, enter set droute\_offGridCost 0

# droute\_offsetFillTrack

#### **DESCRIPTION**

The droute\_offsetFillTrack variable specifies how to offset the metal fill track.

```
SYNTAX
```

```
set droute_offsetFillTrack value
Value
Description
0
The router automatically determines the initial track for metal fill (the default).
1
The router offsets initial track by half fill-pitch.
'|0's
(331'|
(TWu(ul's0 &
′ |
(40u′
(41u′
                                       f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'|
(TWu(ul's0
                                                   &
'
(40u′
′
(41u′
'|0's
```

(331'

```
(TWu(ul's0 & (40u' ' | (41u' )
```

To enable the router to offset the initial track by half fill-pitch, enter set droute\_offsetFillTrack 1

# droute\_optDelaySlackTarget

#### **DESCRIPTION**

The **droute\_optDelaySlackTarget** variable specifies slack target for delay optimization during in-route optimization (**axgAdvRouteOpt**).

#### **SYNTAX**

set droute\_optDelaySlackTarget value
The valid values of this variable range between -100.000 and 100.000. The default is
0.100.

#### **EXAMPLE**

To specify slack target for delay optimization during in-route optimization as 90, enter

set droute\_optDelaySlackTarget 90.000

### droute\_optDelaySrLoop

#### **DESCRIPTION**

The **droute\_optDelaySrLoop** variable specifies the number of search and repair loops after delay optimization in the **axgAdvRouteOpt** or **astPostRouteOpt** command. The search and repair loop terminates if DRC violation count reaches 0 even if the specified number of iterations is not reached. If the DRC violation number is still converging (reducing) after reaching the specified number of iterations, specifying more iterations could help reduce DRC violation count further at the cost of more runtime.

#### SYNTAX

set droute\_optDelaySrLoop value
The valid values of this variable range between 0 and 200. The default is 5.

#### **EXAMPLE**

To specify the number of search and repair loops as 5 after delay optimization in axgAdvRouteOpt or astPostRouteOpt command, enter the following:

set droute\_optDelaySrLoop 5

### droute\_optSetup

#### **DESCRIPTION**

The **droute\_optSetup** variable specifies whether setup slack is to be maintained or improved during in-route optimization. If the value is set to 0, the router tries to maintain setup slack, and does not try to improve the slack. If the value is set to 1, the router tries to improve setup slack.

```
set droute_optSetup value
Value
Description
0
The router tries to maintain setup slack, and does not try to improve the slack.
1
The router tries to improve setup slack (the default).
'|0's
(331'
(TWu(ul's0 &
' |
(40u'
′ |
(41u'
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'
(TWu(ul's0
                                                    &
′
(40u'
(41u'
```

```
'|0's
(331'|
(TWu(ul's0
'|
(40u'
'|
(41u'
```

```
To maintain setup slack, enter set droute_optSetup 0
```

### droute\_optSrLoop

#### **DESCRIPTION**

The **droute\_optSrLoop** variable specifies the number of search and repair loops after route optimization in **axgRoutOpt** command. The search and repair loop terminates if DRC violation count reaches 0 even if the specified number of iterations is not reached. If the DRC violation number is still converging (reducing) after reaching specified number of iterations, specifying more iterations could help reduce DRC violation count further at the cost of more runtime.

#### **SYNTAX**

set droute\_optSrLoop value
The valid values of this variable range between 0 and 200. The default is 20.

#### **EXAMPLE**

To specify the number of search and repair loops after route optimization as 20, enter

set droute\_optSrLoop 20

# droute\_optViaHoldTimeThreshold

#### **DESCRIPTION**

The **droute\_optViaHoldTimeThreshold** variable specifies the hold time threshold for contact optimization. If the value is set to N, the router tries to preserve hold time by not inserting redundant vias for the nets whose hold time is worse than N.

#### **SYNTAX**

set droute\_optViaHoldTimeThreshold value The valid values of this variable range between -1000000.000 and 1000000.000. The default is 0.000.

#### **EXAMPLE**

To specify the hold time threshold for contact optimization as 800, enter set droute\_optViaHoldTimeThreshold 800.000 set droute\_optViaHoldTimeThreshold

# droute\_optViaSetupSlackThreshold

#### **DESCRIPTION**

The **droute\_optViaSetupSlackThreshold** variable specifies the setup slack threshold for contact optimization. If the value is set to N, the router tries to preserve setup time by not inserting redundant vias for the nets whose setup slack is worse than N

#### **SYNTAX**

set droute\_optViaSetupSlackThreshold value The valid values of this variable range between -1000000.000 and 1000000.000. The default is -0.100.

#### **EXAMPLE**

To specify the setup slack threshold for contact optimization as -800, enter set droute\_optViaSetupSlackThreshold set droute\_optViaSetupSlackThreshold

# droute\_optViaSrLoop

#### **DESCRIPTION**

The **droute\_optViaSrLoop** variable specifies search and repair loops after contact optimization. If the value set to N, the router runs N loops of search and repair after contact optimization.

#### **SYNTAX**

set droute\_optViaSrLoop value
The valid values of this variable range between 0 and 100. The default is 1.

#### **EXAMPLE**

To specify search and repair loops after contact optimization as 40, enter set droute\_optViaSrLoop 40

### droute\_optViaTimingDriven

#### **DESCRIPTION**

The droute\_optViaTimingDriven variable specifies whether to preserve timing for critical nets with timing violations. If the value is set to 0, the router does contact optimization for all nets. If the value is set to 1, the router tries to preserve timing for critical nets by not doing contact optimization on those nets.

#### **SYNTAX**

```
set droute_optViaTimingDriven value
Value
Description
0
Performs contact optimization for all nets (the default).
1
The router tries to preserve timing for critical nets by not doing contact optimiza
tion on those nets.
'|0's
(331'|
(TWu(ul's0 &
′ |
(40u'
'
(41u'
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'
(TWu(ul's0
                                                   &
(40u'
′ |
```

(41u'

```
'|0's
(331'|
(TWu(ul's0 & &
'|
(40u'
'|
(41u'
```

To perform contact optimization for all nets, enter the following:  $\\ \text{set droute\_optViaTimingDriven 0}$ 

# droute\_optimizeRouteGroup

#### **DESCRIPTION**

The **droute\_optimizeRouteGroup** variable specifies whether optimization is to be run in the **axgRouteGroup** command. Skipping optimization at the end of the route net group could save some runtime.

```
set droute_optimizeRouteGroup value
Value
Description
0
Optimization is skipped at the end of route net group command.
1
Optimization is run at the end of route net group command (the default).
'|0's
(331'
(TWu(ul's0 &
(40u'
(41u′
                                        f2.a+
                                       .mk 32
                                       f2.b+
                                       .mk 32
'|0's
(331'|
(TWu(ul's0
                                                   &
'
(40u'
(41u′
```

```
'|0's
(331'|
(TWu(ul's0 &
'|
(40u'
'|
(41u'
```

To skip optimization at the end of the route net group command, enter set droute\_optimizeRouteGroup  $\mathbf{0}$ 

# droute\_parallelLengthMode

## **DESCRIPTION**

The **droute\_parallelLengthMode** variable specifies how to compute parallel length for the fat metal spacing rule. If the value is set to 0, the router merges fat neighboring shapes only and determines parallel length based on the merged fat wire. If the value is set to 1, the router merges all neighboring (fat and thin) shapes and the total length of the merged wire will be used to compute the parallel length.

```
set droute parallelLengthMode value
Value
Description
0
Merges with fat neighboring shapes only (the default).
1
Merges with all neighboring shapes.
'|0's
(331'|
(TWu(ul's0 &
′ |
(40u'
′
(41u'
                                         f2.a+
                                        .mk 32
                                         f2.b+
                                        .mk 32
'|0's
(331'
(TWu(ul's0
                                                     &
(40u'
′ |
(41u'
```

```
'|0's
(331'|
(TWu(ul's0 &
'|
(40u'
'|
(41u'
```

To merge the router with all neighboring shapes, enter axSetIntParam "droute" "droute\_parallelLengthMode" 1

When set to 0, the router merges with fat neighboring shapes only.

# droute\_pinTaperLengthLimit

set droute\_pinTaperLengthLimit 20

## **DESCRIPTION**

The **droute\_pinTaperLengthLimit** variable specifies the limit for pin tapering length. If the value is set to -1, there is no limit for tapering length, and tapering should go all the way to the Steiner point. Otherwise, this variable specifies the tapering length limit in the units of routing pitches.

## **SYNTAX**

set droute\_pinTaperLengthLimit value
The valid values of this variable range between -1 and 1,000,000. The default is 10.

## **EXAMPLE**

To specify the limit for pin tapering length as 20, enter

# droute\_pinTaperMode

## **DESCRIPTION**

The **droute\_pinTaperMode** variable specifies pin tapering width. If the value is set to 0, the tapering width is the default width. If the value is set to 1, the tapering width is the pin width.

```
set droute_pinTaperMode value
Value
Description
0
Tapers to default width.
1
Tapers to pin width (the default).
'|0's
(331'
(TWu(ul's0 &
(40u′
(41u'
                                        f2.a+
                                        .mk 32
                                        f2.b+
                                        .mk 32
'|0's
(331'|
(TWu(ul's0
                                                    &
'
(40u'
(41u′
```

```
'|0's
(331'|
(TWu(ul's0 &
'|
(40u'
'|
(41u'
```

To specify tapering width as the default width, enter set droute\_pinTaperMode 0  $\,$ 

# droute\_reportLimit

## **DESCRIPTION**

The **droute\_reportLimit** variable specifies the maximum number of DRC violations that the router reports. If the value is set to -1, no limit is set, and the router reports all DRC violations. Otherwise, the value specifies the maximum number of DRC violations to be reported.

## **SYNTAX**

set droute\_reportLimit value
The valid values of this variable range between -1 and 10,000. The default is 200.

## **EXAMPLE**

To report 500 DRC violations, enter

set droute\_reportLimit 500

# droute\_rerouteUserWire

## **DESCRIPTION**

The **droute\_rerouteUserWire** variable specifies whether user-created wires and vias are to be treated as fixed or reroutable.

# **SYNTAX**

```
set droute_rerouteUserWire value

Value
```

Description

0

User-

created wires and vias (such as the wires created in layout editor) are treated as fixed (the default).

1

User-created wires and vias are reroutable.

```
'|0's
(331'
(TWu(ul's0 &
′
(40u'
′
(41u′
                                          f2.a+
                                         .mk 32
                                          f2.b+
                                         .mk 32
'|0's
(331'|
(TWu(ul's0
                                                      &
' |
(40u'
(41u'
```

```
'|0's
(331'|
(TWu(ul's0
'|
(40u'
'|
(41u'
```

To reroute user-created wires, enter set droute\_rerouteUserWire 1

# droute\_rerunDRC

## **DESCRIPTION**

The **droute\_rerunDRC** variable specifies whether DRC violations are regenerated before search and repair.

```
set droute_rerunDRC value
Value
Description
0
DRC violations from previous results are used by search and repair (the default).
1
DRC violations are regenerated before search and repair.
'|0's
(331'
(TWu(ul's0 &
(40u'
(41u'
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'
(TWu(ul's0
                                                    &
' |
(40u'
' |
(41u′
' | 0's
```

```
(331'|
(TWu(ul's0 &
'|
(40u'
'|
(41u'
```

To recheck violations before search and repair, enter set droute\_rerunDRC 1

# droute\_resetMinMaxLayer

## **DESCRIPTION**

The droute\_resetMinMaxLayer variable resets minimum-maximum rule constraints defined by axgSetMinMaxLayer and axgSetNetConstraint commands before search and repair.

```
set droute_resetMinMaxLayer value
Value
Description
0
Does not change layer of wires before search and repair (the default).
1
Resets the layer of all wires based on the minimum and maximum rule before starting
search and repair.
'|0's
(331'
(TWu(ul's0 &
(40u'
(41u′
                                       f2.a+
                                       .mk 32
                                       f2.b+
                                       .mk 32
'|0's
(331'|
(TWu(ul's0
                                                   &
'
(40u'
(41u′
```

```
'|0's
(331'|
(TWu(ul's0 &
'|
(40u'
'|
(41u'
```

To reset the layer of all wires based on the minimum-maximum rule before starting search and repair, enter

set droute\_resetMinMaxLayer 1

# droute\_shieldLimitSboxExt

## **DESCRIPTION**

The **droute\_shieldLimitSboxExt** variable specifies the processing of routing area Sboxes during shielding, and is used to speed shielding up by limiting routing area Sbox extension size to technology file minSpacing layer parameters in such routing areas. The default is to maximize Sbox extension size by technology file fat layer parameters, which in some cases produces more accurate results, but contributes to increased shielding run time.

```
set droute_shieldLimitSboxExt value
Value
Description
0
Sbox extension maximized by fat parameters in tech file (the default).
1
Sbox extension limited to tech file layer minSpacing (for speed-up)
'|0's
(331'
(TWu(ul's0 &
'
(40u′
′ |
(41u'
                                        f2.a+
                                       .mk 32
                                       f2.b+
                                       .mk 32
'|0's
(331'
(TWu(ul's0
                                                   &
(40u'
(41u'
```

```
'|0's
(331'|
(TWu(ul's0 & &
'|
(40u'
'|
(41u'
```

To speed shielding up by limiting routing area Sbox extension size, enter set droute\_shieldLimitSboxExt 1

# droute\_shieldRerouteSignalNets

## **DESCRIPTION**

The **droute\_shieldRerouteSignalNets** variable specifies whether to reroute signal nets during shielding. If the value is set to 0, the router does not reroute signal nets to improve shielding coverage. If the value is set to 1, the router reroutes signal nets and possibly creates minimized DRC violations as a tradeoff of improved shielding coverage. You need to run search and repair after shielding if DRC violations are created on signal nets.

#### **SYNTAX**

set droute\_shieldRerouteSignalNets value

Value

Description

0

The router does not reroute signal nets to improve shielding coverage (the default).

1

The router reroutes signal nets and possibly creates minimized DRC violations as a trade-off of improved shielding coverage.

```
'|0's
(331'|
(TWu(ul's0 &
′ |
(40u'
' |
(41u'
                                             f2.a+
                                            .mk 32
                                             f2.b+
                                             .mk 32
' | 0's
(331'
(TWu(ul's0
                                                           &
' |
(40u'
' |
```

```
(41u'

'|0's
(331'|
(TWu(ul's0
'|
(40u'
'|
(41u'
```

To enable the router reroute signal nets and possibly create minimized DRC violations as a trade-off of improved shielding coverage, enter  $\frac{1}{2}$ 

set droute\_shieldRerouteSignalNets 1

# droute\_shieldSkipNotShieldedSboxes

## **DESCRIPTION**

The **droute\_shieldSkipNotShieldedSboxes** variable specifies the processing of routing area Sboxes that have no shielding, and is used to speed shielding up by skipping checking for DRC violations in such routing areas.

```
set droute_shieldSkipNotShieldedSboxes value
Value
Description
0
Check DRC in all Sboxes, even with no shielding (the default).
1
Skip check DRC in Sboxes with no shielding (for speed-up)
'|0's
(331'
(TWu(ul's0 &
(40u'
(41u'
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'|
(TWu(ul's0
                                                   &
'
(40u'
(41u′
```

```
'|0's
(331'|
(TWu(ul's0 &
'|
(40u'
'|
(41u'
```

To speed shielding up by skipping routing area Sboxes that have no shielding, enter set droute\_shieldSkipNotShieldedSboxes 1

# droute\_shieldViaMinSpacing

## **DESCRIPTION**

The **droute\_shieldViaMinSpacing** variable specifies the spacing requirement on shielded vias. If the value is set to 0, the specified spacing from the GUI form for shielding wires is used to shield vias. If the value is set to 1, minimum spacing is used to shield vias to minimize routing resource usage.

```
set droute_shieldViaMinSpacing value
Value
Description
0
Shields via with specifies spacing same as wires (the default).
1
Shields via with min-spacing only to minimize overhead.
'|0's
(331'
(TWu(ul's0 &
' |
(40u'
(41u'
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'
(TWu(ul's0
                                                    &
′
(40u'
(41u'
```

```
'|0's
(331'|
(TWu(ul's0 & &
'|
(40u'
'|
(41u'
```

To shield vias with minimum spacing only to minimize overhead, enter set droute\_shieldViaMinSpacing 1

# droute\_smallJogMinLength

## **DESCRIPTION**

The **droute\_smallJogMinLength** variable specifies the minimum length of a small jog. If the value is set to 0, the router does consider the small jog recommended rule. If the value is set to N, the router reports and fixes the small jog violation if the jog length is less than (N) times a quarter pitch.

## **SYNTAX**

set droute\_smallJogMinLength value
The valid values of this variable range between 0 and 2. The default is 0.

## **EXAMPLE**

To specify the minimum length of a small jog as 1, enter set droute\_smallJogMinLength 1

# droute\_srLoop

## **DESCRIPTION**

The **droute\_srLoop** variable sets the number of search and repair loops in the search and repair phase in **axgSearchRepair** command. The search and repair loop terminates if DRC violation count reaches 0 even if the specified number of iterations is not reached. If the DRC violation number is still converging (reducing) after reaching specified number of iterations, specifying more iterations could help further reduce DRC violation count at the cost of more runtime.

#### **SYNTAX**

set droute\_srLoop value
The valid values of this variable range between 0 and 1000. The default is 50.

#### **EXAMPLE**

To set the number of search and repair loops as 50 in the search and repair phase in axgSearchRepair command, enter

set droute\_srLoop 50

# droute\_stoplfNoLicense

## **DESCRIPTION**

The **droute\_stopIfNoLicense** variable flags whether to stop the router or continue if the tool cannot obtain the option license. If the value is set to 0, the router continues by ignoring certain constraints if the router fails to get the corresponding option license. If the value is set to 1, the router will exit if it fails to get the needed option license.

```
SYNTAX
set droute stopIfNoLicense value
Value
Description
0
Continues by ignoring certain constraints if the router fails to get option license
 (the default).
1
Exits router if the router fails to get option license.
'|0's
(331'
(TWu(ul's0 &
′ |
(40u'
′
(41u'
                                       f2.a+
                                       .mk 32
                                       f2.b+
                                       .mk 32
'|0's
(331'
(TWu(ul's0
                                                   &
(40u'
(41u'
```

```
'|0's
(331'|
(TWu(ul's0 & &
'|
(40u'
'|
(41u'
```

To ensure that the router exits if it fails to get the needed option license, enter set droute\_stopIfNoLicense 1

# droute\_timeLimit

## **DESCRIPTION**

The **droute\_timeLimit** variable specifies the corresponding detail routing step runtime limit. If the value is set to -1, no runtime limit is set. Otherwise, the variable sets the runtime limits in minutes. This is a very useful variable if you have a time limit and do not care about the final number of DRC violations as much. For example, you might want to get the feeling of how "routable" a design is in a given amount of time. Not all detail routing steps support time limits, such as **axgAutoRoute** and **axgGlobalRoute**. You can check the GUI form to see which routing steps support time limits.

## **SYNTAX**

set droute\_timeLimit value
The valid values of this variable range between -1 and 14400. The default is -1.

## **EXAMPLE**

To specify the corresponding detail routing step runtime limit as 1000, enter set droute\_timeLimit 1000

# droute\_timingDriven

## **DESCRIPTION**

The **droute\_timingDriven** variable specifies whether timing-critical nets with setup violations are to be optimized during initial detail routing. If the value is set to 0, timing-critical nets with setup violations are not optimized. If the value is set to 1, timing-critical nets with setup violations are optimized. By setting the value to 1, initial detail routing tries to generate routes with less resistance and capacitance (shorter wires and fewer vias) for timing-critical nets.

```
set droute_timingDriven value
Value
Description
0
Regular routing (the default).
1
Optimizes timing-critical (setup slack) nets.
'|0's
(331'
(TWu(ul's0 &
'
(40u'
′ |
(41u'
                                         f2.a+
                                        .mk 32
                                        f2.b+
                                        .mk 32
'|0's
(331'
(TWu(ul's0
                                                    &
(40u'
(41u'
```

```
'|0's
(331'|
(TWu(ul's0 & &
'|
(40u'
'|
(41u'
```

For regular routing, enter
set droute\_timingDriven 1

# droute\_timingSpace

## **DESCRIPTION**

The **droute\_timingSpace** variable specifies whether the detailed router should try to allocate extra same-layer spacing to timing-critical net wires.

```
set droute_timingSpace value
Value
Description
0
Normal routing (the default).
1
Reduce intra-layer capacitance on critical nets.
'|0's
(331'
(TWu(ul's0 &
(40u'
(41u'
                                        f2.a+
                                        .mk 32
                                        f2.b+
                                        .mk 32
'|0's
(331'
(TWu(ul's0
                                                     &
(40u'
′ |
(41u′
' | 0's
```

```
(331'|
(TWu(ul's0 &
'|
(40u'
'|
(41u'
```

To reduce intra-layer capacitance on critical nets, enter set droute\_timingSpace 1

# droute\_treatTiedFillAsFillToFillSpacing

## **DESCRIPTION**

The **droute\_treatTiedFillAsFillToFillSpacing** variable specifies whether fill-to-fill spacing is applied to tied fills. If the value is set to 0, the router follows fill-to-route spacing for tied fills during metal fill. If the value is set to 1, the router follows fill-to-fill spacing for tied fills.

```
set droute_treatTiedFillAsFillToFillSpacing value
Value
Description
0
Uses fill2-route spacing for existing tied fill during metal fill (the default).
1
Uses fill2-fill spacing for existing tied fill during metal fill.
'|0's
(331'
(TWu(ul's0 &
' |
(40u'
(41u'
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'
(TWu(ul's0
                                                   &
′
(40u'
(41u'
```

```
'|0's
(331'|
(TWu(ul's0 & &
'|
(40u'
'|
(41u'
```

To use fill2-fill spacing for existing tied fill during metal fill, enter set droute\_treatTiedFillAsFillToFillSpacing 1

# droute\_trimUserAntenna

## **DESCRIPTION**

The **droute\_trimUserAntenna** variable determines how user-created dangling wires are handled. This is useful for creating a long bus, and the router can trim the unused part after connecting pins to the bus. Note that antenna here means dangling wires.

```
set droute_trimUserAntenna value
Value
Description
0
User-created dangling wires are not deleted (the default).
1
User-
created dangling wires (for example, prerouted bus) are trimmed after search and re
pair or route-net group.
'|0's
(331'|
(TWu(ul's0 &
′ |
(40u'
′
(41u'
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'
(TWu(ul's0
                                                    &
(40u'
′ |
(41u'
```

```
'|0's
(331'|
(TWu(ul's0 & &
'|
(40u'
'|
(41u'
```

To trim user-created dangling wires after search and repair, enter set droute\_trimUserAntenna 1

# droute\_ultraWideWireMode

## **DESCRIPTION**

The droute\_ultraWideWireMode variable specifies the routing grids used for ultra wide wire routing. If the value is set to 0, regular routing grids are used. If the value is set to 1, wide routing grids are used. If the value is set to a larger value, even wider grids are used. Setting a large value for ultra wide wires can lead to fast routing time due to coarser grids for them. This is useful for the flip-chip designs.

```
SYNTAX
set droute_ultraWideWireMode value
Value
Description
0
Regular routing (the default).
1
Uses wide grids to route ultra-wide wires.
2 - 4
Use even wider grids
'|0's
(331'
(TWu(ul's0 &
(40u'
(41u'
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
```

```
(331'|
(TWu(ul's0
                                                       &
' |
(40u′
' |
(41u′
'|0's
(331'
(TWu(ul's0
                                                       &
(40u′
' |
(41u′
'|0's
(331'|
(TWu(ul's0
                                                       &
' |
(40u′
′
(41u′
```

To use wide grids to route ultra-wide wires, enter set droute\_ultraWideWireMode 1

# droute\_wireWidenForceWrongWay

## **DESCRIPTION**

The droute\_wireWidenForceWrongWay variable specifies whether to force widened wrongway wires. If the value is set to 0, the router does not force widened wrong-way wires. If the values is set to 1, the router forces widened wrong-way wires to improve coverage of widened wires.

## **SYNTAX**

(41u'

```
set droute_wireWidenForceWrongWay value
Value
Description
0
Does not force widen wrong way wires (the default).
1
Force widen wrong way wires.
' | 0's
(331'
(TWu(ul's0 &
'
(40u'
(41u'
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'
(TWu(ul's0
                                                    &
′
(40u'
```

```
'|0's
(331'|
(TWu(ul's0
'|
(40u'
'|
(41u'
```

# **EXAMPLE**

To force widening wrong way wires, enter set droute\_wireWidenForceWrongWay 1

## droute\_wireWidenIgnoreMinEdgeLengthVio

## **DESCRIPTION**

The **droute\_wireWidenIgnoreMinEdgeLengthVio** variable specifies whether to ignore the minimum edge length rule during wire widening. If the value is set to 0, the router checks all DRC violations during wire widening. If the value is set to 1, the router does not check the minimum edge length violation during wire widening.

## **SYNTAX**

```
set droute_wireWidenIgnoreMinEdgeLengthVio value
```

Value

Description

0

Uses try mode to detect DRC violation when widening wire. Checks all DRC violation types (the default).

1

Closes minimum edge length DRC violation checking in try mode.

```
'|0's
(331'|
(TWu(ul's0 &
' |
(40u'
(41u'
                                            f2.a+
                                            .mk 32
                                            f2.b+
                                           .mk 32
' | 0's
(331'|
(TWu(ul's0
                                                         &
(40u'
(41u'
```

```
'|0's
(331'|
(TWu(ul's0 &
'|
(40u'
'|
(41u'
```

## **EXAMPLE**

To close minimum edge length DRC violation checking in try mode, enter set droute\_wireWidenIgnoreMinEdgeLengthVio 1 set droute\_wireWidenIgnoreMinEdgeLengthVio

## droute\_wireWidenPieceWise

## **DESCRIPTION**

The **droute\_wireWidenPieceWise** variable specifies whether to widen a wire segment uniformly or to widen it piece by piece. If the value is set to 0, the router will widen a wire segment uniformly. If the value is set to 1, the router first breaks a wire into several pieces according to its neighboring routing objects, then tries to widen each piece with different width. This nonuniform widening can improve coverage of widened wires.

## **SYNTAX**

```
set droute_wireWidenPieceWise value
Value
Description
```

Uniformly widens a wire (the default).

1

0

Breaks a wire according to its neighboring routing objects. Then it tries to widen each segment with different width.

```
'|0's
(331'
(TWu(ul's0 &
′
(40u'
' |
(41u'
                                           f2.a+
                                           .mk 32
                                           f2.b+
                                           .mk 32
' | 0's
(331'
(TWu(ul's0
                                                        &
' |
(40u'
```

```
(41u'

'|0's
(331'|
(TWu(ul's0 &
'|
(40u'
```

## **EXAMPLE**

(41u′

To break a wire according to its neighboring routing objects and then widen each segment with different width, enter

set droute\_wireWidenPieceWise 1

# droute\_wireWidenSrLoop

## **DESCRIPTION**

The **droute\_wireWidenSrLoop** variable specifies the number of search and repair loops after wire widening. If the value is set to N, the router runs N loops of search and repair after wire widening to fix DRC violations created during wire widening.

## **SYNTAX**

set droute\_wireWidenSrLoop value
The valid values of this variable range between 0 and 100. The default is 10.

## **EXAMPLE**

To specify 20 search and repair loops after wire widening, enter

set droute\_wireWidenSrLoop 20

# droute\_wireWidenTimingDriven

## **DESCRIPTION**

The **droute\_wireWidenTimingDriven** variable specifies whether to widen wires on timing-critical nets. If the value is set to 0, the router does wire widening on all signal wires. If the value is set to 1, the router does not widen wires on timing-critical nets.

## **SYNTAX**

```
set droute_wireWidenTimingDriven value
Value
Description
0
Does wire widening on all signal wires (the default).
1
Freezes timing-critical nets when wire widening.
'|0's
(331'
(TWu(ul's0 &
' |
(40u'
(41u'
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'
(TWu(ul's0
                                                    &
′
(40u'
(41u'
```

```
'|0's
(331'|
(TWu(ul's0 & &
'|
(40u'
'|
(41u'
```

## **EXAMPLE**

To enable the router to freeze timing-critical nets while widening wires, enter set  $droute\_wireWidenTimingDriven\ 1$ 

# $droute\_wireWidenWidthScheme$

## **DESCRIPTION**

The **droute\_wireWidenWidthScheme** variable specifies how many different widths are used for wire widening. If the value is set to N, the router tries N different widths during wire widening.

## **SYNTAX**

set droute\_wireWidenWidthScheme value
The valid values of this variable ranges between 1 and 5. The default is 2.

## **EXAMPLE**

To specify four different widths during wire widening, enter

set droute\_wireWidenWidthScheme 4

## droute\_wrongWayExtraCost

## **DESCRIPTION**

The **droute\_wrongWayExtraCost** variable specifies extra wrong-way wire cost. The default wrong-way unit distance cost is 2 (versus default right-way unit distance cost of 1). If the value is set to 0, no extra wrong-way cost is added. Otherwise, if the value is set to N, the wrong-way unit distance cost is 2 + N. Therefore, if the value is set to 2, the wrong-way cost is four times the right-way unit distance cost. This variable can be used to further discourage wrong-way direction routing. It can be especially useful if you observe excessive wrong-way direction routing during the **route net group** command, where most nets are not routed yet.

## **SYNTAX**

set droute\_wrongWayExtraCost value
The valid values of this variable range between 0 and 100. The default is 0.

## **EXAMPLE**

To specify extra wrong-way wire cost as 40, enter

set droute\_wrongWayExtraCost 40

# duplicate\_ports

Specifies whether ports are to be drawn on every sheet for which an input or output signal appears.

### **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

schematic\_variables

## **DESCRIPTION**

Partitioning option that specifies if ports are to be drawn on every sheet for which an input or output signal appears. When true, no off-sheet connectors are used for input and output signals, and signal ports are duplicated where indicated on each sheet.

To determine the current value of this variable use **printvar duplicate\_ports**. For a list of all **schematic** variables and their current values, use the **print\_variable\_group schematic** command.

# echo\_include\_commands

Controls whether the contents of a script file is printed as it executes.

## **TYPE**

Boolean

## **DEFAULT**

true

## **GROUP**

system\_variables

## **DESCRIPTION**

When true, the **include** command prints the contents of files it executes. Otherwise, contents are not printed.

To determine the current value of this variable use **printvar echo\_include\_commands**. For a list of all **system** variables and their current values, use the **print\_variable\_group system** command.

## edif\_variables

List of global variables that affect the EDIF format **read**, **read\_lib**, and **write** commands.

## **SYNTAX**

```
string bus_dimension_separator_style = "]["
string bus_extraction_style =
                                        "%s[%d:%d]"
Boolean bus_inference_descending_sort = "true"
string bus_inference_style =
string bus_naming_style =
                               "%s[%d]"
string bus_range_separator_style = ":"
Boolean edifin_autoconnect_offpageconnectors = "false"
Boolean edifin_autoconnect_ports = "false"
string edifin_dc_script_flag = ""
Boolean edifin_delete_empty_cells = "true"
Boolean edifin_delete_ripper_cells = "true"
string edifin_ground_net_name = ""
string edifin_ground_net_property_name = ""
string edifin_ground_net_property_value = ""
string edifin_ground_port_name =
string edifin_instance_property_name = ""
string edifin lib in osc symbol = ""
string edifin_lib_in_port_symbol = ""
string edifin_lib_inout_osc_symbol = ""
string edifin_lib_inout_port_symbol = ""
string edifin_lib_logic_0_symbol = ""
string edifin_lib_logic_1_symbol = ""
string edifin_lib_mentor_netcon_symbol = ""
string edifin_lib_out_osc_symbol = ""
string edifin_lib_out_port_symbol = ""
string edifin_lib_ripper_bits_property =
string edifin_lib_ripper_bus_end =
string edifin_lib_ripper_cell_name = ""
string edifin_lib_ripper_view_name = ""
string edifin_lib_route_grid = 1024
list edifin_lib_templates = {}
string edifin_portinstance_disabled_property_name = ""
string edifin_portinstance_disabled_property_value = ""
string edifin_portinstance_property_name = ""
string edifin_power_net_name = ""
string edifin_power_net_property_name = ""
string edifin_power_net_property_value = ""
string edifin_power_port_name =
Boolean edifin_use_identifier_in_rename = "false"
string edifin_view_identifier_property_name = ""
string edifout_dc_script_flag = ""
string edifout_design_name = "Synopsys_edif"
string edifout_designs_library_name = "DESIGNS"
Boolean edifout_display_instance_names = "false"
Boolean edifout_display_net_names = "false"
Boolean edifout_external = "true"
string edifout_external_graphic_view_name = "Graphic_representation"
```

```
string edifout_external_netlist_view_name = "Netlist_representation"
string edifout external schematic view name = "Schematic representation"
string edifout_ground_name = "logic_0"
string edifout ground net name = ""
string edifout_ground_net_property_name = ""
string edifout_ground_net_property_value = ""
string edifout ground pin name = "logic 0 pin"
string edifout ground port name =
string edifout_instance_property_name = ""
Boolean edifout_instantiate_ports = "false"
string edifout_library_graphic_view_name = "Graphic_representation"
string edifout_library_netlist_view_name = "Netlist_representation"
string edifout library schematic view name = "Schematic representation"
Boolean edifout_merge_libraries = "false"
Boolean edifout multidimension arrays = "false"
Boolean edifout_name_oscs_different_from_ports = "false"
Boolean edifout_name_rippers_same_as_wires = "false"
Boolean edifout netlist only = "false"
Boolean edifout no array = "false"
Boolean edifout_numerical_array_members = "false"
string edifout_pin_direction_in_value = ""
string edifout_pin_direction_inout_value = ""
string edifout_pin_direction_out_value = ""
string edifout pin direction property name = ""
string edifout_pin_name_property_name = ""
string edifout portinstance disabled property name = ""
string edifout_portinstance_disabled_property_value = ""
string edifout_portinstance_property_name = ""
string edifout power and ground representation = "cell"
string edifout power name = "logic 1"
string edifout_power_net_name = ""
string edifout_power_net_property_name = ""
string edifout_power_net_property_value = ""
string edifout_power_pin_name = "logic_1_pin"
string edifout power port name =
Boolean edifout_skip_port_implementations = false
string edifout target system = ""
Boolean edifout_top_level_symbol = "true"
string edifout_translate_origin = ""
string edifout_unused_property_value = ""
Boolean edifout write attributes = "false"
Boolean edifout_write_constraints = "false"
list edifout_write_properties_list = {}
Boolean write_name_nets_same_as_ports = "false"
```

## **DESCRIPTION**

These variables directly affect the EDIF format **read**, **read\_lib**, and **write** commands. The *EDIF Interface Application Note* contains more about these variables.

The Mentor Interface Application Note contains more information about Mentor interface variables.

For more about other format read, read\_lib, and write commands variables, see

## io\_variables(3).

For more about Verilog and VHDL variables, see the HDL Compiler for Verilog Reference, VHDL Compiler Reference, respectively, and hdl\_variables(3).

For a list of **edif** variables and their current values, type **print\_variable\_group edif**. To view this manual page online, type **help edif\_variables**. To view an individual variable description, type **help var**, where var is the name of the variable.

#### bus\_dimension\_separator\_style

Affects the **read** command with the **edif**, **verilog**, or **vhdl** format options and the **write** command with the **edif** format option. With **read**, used with **bus\_naming\_style** to specify the naming style for a port, net, or cell instance member of a multidimensional EDIF array or a multidimensional Verilog or VHDL vector. With **write**, used with **bus\_naming\_style** and **bus\_range\_separator\_style** to specify the naming style for a multidimensional port array or a net array in the EDIF file.

#### bus\_extraction\_style

Affects the **read** command with the **edif** format option. Used with **bus\_naming\_style** and **bus\_dimension\_separator\_style** to specify the style used to name bus members created in **Design Compiler**.

### bus\_inference\_descending\_sort

Affects the **read** command with all format options except **db**, **verilog**, and **vhdl**; primarily used with the **lsi** option (LSI/NDL format). This variable specifies that the members of the port bus are to be sorted in descending order rather than in ascending order.

#### bus\_inference\_style

Affects the **read** command with all format options except **db**, **verilog**, and **vhdl**; primarily used with the **lsi** option (LSI/NDL format). This variable determines the style used to name inferred busses.

### bus\_naming\_style

This variable affects the **read**, **write**, and **create\_schematic** commands. For the **read** command with the **vhdl** or **verilog** format options, this variable controls naming of bit-blasted ports in **dc\_shell** when they are created from multidimensional busses in the original source.

## bus\_range\_separator\_style

This variable affects the **write** and **create\_schematic** commands. For the **write** command with the **edif** format option, this variable is used together with the **bus\_naming\_style** variable to generate the style for naming bus ranges. For the **create\_schematic** command, this variable, together with the **bus\_range\_separator\_style** variable, also controls naming of bussed nets, bussed ports and bussed rippers in the schematic. Works the same as for **write -f edif**.

## edifin\_autoconnect\_offpageconnectors

When *true*, attaches an off-page connector to the port with the same name even if there is no explicit connection statement. If this variable is *false* (the default value), a file cannot be read at all if it contains an off-page connector and a port with the same name. Some EDIF writers do not include

explicit connections between off-page connectors and ports, but do give them the same names.

#### edifin\_autoconnect\_ports

When true, automatically connects a port to a net if they have the same name, even if there is no explicit connection statement. The default is false. Usually, this connection should not be made without an explicit connection statement. Some EDIF writers do not include explicit connections between ports and nets, but do give them the same names.

#### edifin\_dc\_script\_flag

When set to a non-empty string, sends commands, embedded as comments in the EDIF file, to **Design Compiler**. To indicate that a comment contains commands, the first argument in the "comment" construct must be the value of this variable. When this variable is not set, EDIF comments are ignored during **read**.

#### edifin\_delete\_empty\_cells

When true (the default value), deletes all designs that do not have cells or nets.

#### edifin\_delete\_ripper\_cells

When true (the default value), deletes all designs specified as cellType "RIPPER".

#### edifin\_ground\_net\_name

Specifies EDIF ground nets. If you set this variable to the name of an EDIF ground net, the net is recognized by Synopsys software as a ground net.

#### edifin ground net property name

Used to specify EDIF ground nets. If you set this variable and **edifin\_ground\_net\_property\_value** equal to the property name and property value of an EDIF ground net, the net is recognized by Synopsys software as a ground net.

## edifin\_ground\_net\_property\_value

Specifies EDIF ground nets. If you set **edifin\_ground\_net\_property\_name** and this variable equal to the property name and property value of an EDIF ground net, the net is recognized by Synopsys software as a ground net.

#### edifin\_ground\_port\_name

Specifies EDIF ground ports. If you set this variable to the name of an EDIF ground port, the port is recognized by Synopsys software as a ground port.

#### edifin\_instance\_property\_name

If a property on an instance construct has this name, and if the property value is a string, that value is assigned to the **cell\_property** attribute of the cell instance.

## edifin\_lib\_in\_osc\_symbol

Affects EDIF **read\_lib** . If a cell with this name is found in the EDIF symbol library, it is declared as the name of the input off-sheet connector symbol in the Synopsys intermediate symbol library source file and Synopsys symbol library file.

#### edifin\_lib\_in\_port\_symbol

Affects EDIF **read\_lib** . If a cell with this name is found in the EDIF symbol library, it is declared as the name of the input port symbol in the Synopsys intermediate symbol library source file and Synopsys symbol library file.

#### edifin\_lib\_inout\_osc\_symbol

Affects EDIF **read\_lib.** If a cell with this name is found in the EDIF symbol library, it is declared as the name of the input/output off-sheet connector symbol in the Synopsys intermediate symbol library source file and Synopsys symbol library file.

### edifin\_lib\_inout\_port\_symbol

Affects EDIF **read\_lib.** If a cell with this name is found in the EDIF symbol library, it is declared as the name of the input/output off-sheet connector symbol in the Synopsys intermediate symbol library source file and Synopsys symbol library file.

#### edifin\_lib\_logic\_0\_symbol

Affects EDIF **read\_lib** . If a cell with this name is found in the EDIF symbol library, it is declared as the name of the ground symbol in the Synopsys intermediate symbol library source file and Synopsys symbol library file.

### edifin\_lib\_logic\_1\_symbol

Affects EDIF **read\_lib** . If a cell with this name is found in the EDIF symbol library, it is declared as the name of the power symbol in the Synopsys intermediate symbol library source file and Synopsys symbol library file.

## edifin\_lib\_mentor\_netcon\_symbol

Affects EDIF **read\_lib** . If a cell with this name is found in the EDIF symbol library, it is declared as the name of the Mentor **\$netcon** symbol in the Synopsys intermediate symbol library source file and Synopsys symbol library file.

## edifin\_lib\_out\_osc\_symbol

Affects EDIF **read\_lib.** If a cell with this name is found in the EDIF symbol library, it is declared as the name of the output off-sheet connector symbol in the Synopsys intermediate symbol library source file and Synopsys symbol library file.

#### edifin\_lib\_out\_port\_symbol

Affects EDIF **read\_lib** . If a cell with this name is found in the EDIF symbol library, it is declared as the name of the output port symbol in the Synopsys intermediate symbol library source file and Synopsys symbol library file.

## edifin\_lib\_ripper\_bits\_property

Affects EDIF **read\_lib**. If a cell with the name specified by the variable edifin\_lib\_ripper\_cell\_name of cellType "RIPPER" is found in the EDIF symbol library, the value of this variable is assigned to the **ripped\_bits\_property** attribute of this ripper symbol in the Synopsys intermediate symbol library source file and Synopsys symbol library file. In EDIF files written with this ripper symbol, the value of this attribute is the name of a property that is placed on each ripper instance; the number of the bit (or range of bits) is the property's value.

#### edifin\_lib\_ripper\_bus\_end

Affects EDIF read\_lib. If a cell with the name specified by the variable edifin\_lib\_ripper\_cell\_name of cellType "RIPPER" is found in the EDIF symbol library, the value of this variable is assigned to the ripped\_pin attribute of this ripper symbol in the Synopsys intermediate symbol library source file and Synopsys symbol library file. In EDIF files written with instances of this ripper symbol, this attribute specifies the "bus end" pin of the ripper. If no pin exists on the ripper symbol with the name specified by this variable, results might be erroneous. This information is used by create\_schematic to identify the bus and wire ends of the ripper symbol.

## edifin\_lib\_ripper\_cell\_name

Affects EDIF **read\_lib**. If a cell with this name of cellType "RIPPER" is found in the EDIF symbol library, the values of the variables edifin\_lib\_ripper\_bits\_property and edifin\_lib\_ripper\_bus\_end are assigned to the **ripped\_bits\_property** and **ripped\_pin** attributes of this ripper symbol in the Synopsys intermediate symbol library source file and Synopsys symbol library file.

### edifin\_lib\_ripper\_view\_name

Affects EDIF **read\_lib**. If a cell with the name specified by the variable edifin\_lib\_ripper\_cell\_name of cellType "RIPPER" is found in the EDIF symbol library, only the view with this name is added as this ripper symbol in the Synopsys intermediate symbol library source file and Synopsys symbol library file. If the value of this variable is not specified, only the first view of the cell is added as this ripper symbol.

### edifin\_lib\_route\_grid

Affects EDIF **read\_lib**. The value of this variable is declared as the size of the route grid of the library in the Synopsys intermediate symbol library source file and Synopsys symbol library file.

### edifin\_lib\_templates

Affects EDIF **read\_lib**. This variable is a list of sublists. Each sublist contains three elements: first, a string that defines a sheet size name; second, a string that defines the template orientation (either "landscape" or "portrait"); third, a string that defines the symbol name corresponding to the sheet size specified by the first element.

#### edifin\_portinstance\_disabled\_property\_name

If the property of a portInstance construct has the same name as this variable string and the property's value is the same as

edifin\_portInstance\_disabled\_property\_value, the disabled attribute is
placed on the pin of the cell instance.

#### edifin portinstance disabled property value

If the property value of a portInstance construct is the same as this variable string, and if the property has the same name as

edifin\_portInstance\_disabled\_property\_name, the disabled attribute is placed
on the pin of the cell instance.

### edifin\_portinstance\_property\_name

If the property of a portInstance construct has the same name as this variable string, and if the property's value is a string, that value is assigned to the **pin\_properties** attribute of the pin of the cell instance.

#### edifin\_power\_net\_name

Specifies EDIF power nets. If you set this variable to the name of an EDIF power net, the net is recognized by Synopsys software as a power net.

### edifin\_power\_net\_property\_name

If the values of this variable and **edifin\_power\_net\_property\_value** are the same as the property name and property value of an EDIF net, the net is recognized as a power net.

### edifin\_power\_net\_property\_value

If the values of **edifin\_power\_net\_property\_name** and this variable are the same as the property name and property value of an EDIF net, the net is recognized as a power net.

#### edifin\_power\_port\_name

Specifies EDIF power ports. If you set this variable to the name of an EDIF power port, the port is recognized by Synopsys software as a power port.

### edifin\_use\_identifier\_in\_rename

When true, gives all objects created the name specified by the "identifier" in the "name" construct (which might be made up of a "rename" construct). When false (the default value), gives all created objects the name specified by the "name" in the "rename" construct (if the "name" construct is made up of a "rename" construct). Also affects EDIF read lib.

#### edifin view identifier property name

Allows multiple views (representations) of a cell to be created in the Synopsys database. This variable specifies an EDIF property whose value becomes the name of the cell object created. When set to an empty string, only the first cell view is recognized and subsequent views are ignored. (Also affects EDIF read\_lib.)

### edifout\_dc\_script\_flag

When set to a non-empty string, embeds comments containing Design Compiler commands into the EDIF file. This variable is used with

edifout\_write\_attributes and edifout\_write\_constraints, which select the
attributes and constraints to write out. The value of this variable is placed
as the first argument of each of the "comment" constructs.

### edifout\_design\_name

Controls the identifier in the "design" construct written at the end of EDIF files. If this variable is not set, the design identifier in the "design" construct is "Synopsys\_edif". When you set this variable, any non-alphanumeric character in the string is changed to an underscore. This construct appears only at the end of an EDIF file written out.

#### edifout\_designs\_library\_name

Specifies the name given to the EDIF library construct that contains the cell constructs for the designs being written. When set to an empty string, the name "DESIGNS" is used.

#### edifout display instance names

When true, displays cell instance names in the schematic. The default is false.

### edifout\_display\_net\_names

When *true*, displays the net name at each port, pin, and off-sheet connector location in the schematic; the default is *false*. Two "display" constructs are included in the EDIF file for each port, pin, and off-sheet connector on a net.

#### edifout external

When true, only the interface for each referenced symbol is written in an "external" form. (Symbol definitions are not included.) When false (the default value), complete definitions are written for all symbols used in an EDIF schematic.

#### edifout external graphic view name

Specifies the name given to the EDIF views used in libraries contained in an "external" construct in schematic EDIF files. This variable affects only symbols with no pins such as port or off-sheet connector symbols. Set this variable if your target EDIF reader expects specific view names for cells of type GRAPHIC.

#### edifout\_external\_netlist\_view\_name

Specifies the name given to the EDIF views used in libraries contained in an "external" construct in netlist EDIF files. Set this variable if your target EDIF reader expects specific view names for cells of type NETLIST.

#### edifout\_external\_schematic\_view\_name

Specifies the name given to the EDIF views used in libraries contained in an "external" construct in schematic EDIF files. This variable affects schematics and symbols, except for symbols with no pins such as port or off-sheet connector symbols. Set this variable if your target EDIF reader expects specific view names for cells of type SCHEMATIC.

#### edifout\_ground\_name

When edifout\_power\_and\_ground\_representation is set to *cell* and edifout\_netlist\_only is *true*, this is the name given to the ground cell. This variable is used in conjunction with edifout\_ground\_pin\_name, which names the ground cell's pin.

### edifout\_ground\_net\_name

When edifout\_power\_and\_ground\_representation is set to net and this variable and the variable edifout\_power\_net\_name are non-empty strings, the ground nets are written as one net. This variable specifies the name of the ground net.

### edifout\_ground\_net\_property\_name

When edifout\_power\_and\_ground\_representation is set to net and this variable and the variables edifout ground net property value,

edifout\_power\_net\_property\_name, and edifout\_power\_net\_property\_value are non-empty strings, this variable specifies the name of the property used to identify the ground nets (or the one ground net created by the variable edifout\_ground\_net\_name).

### edifout\_ground\_net\_property\_value

When edifout\_power\_and\_ground\_representation is set to net and this variable and the variables edifout\_ground\_net\_property\_name,

edifout\_power\_net\_property\_name, and edifout\_power\_net\_property\_value, are

non-empty strings, this variable specifies the value of the property used to identify the ground nets (or the one ground net created by the variable edifout\_ground\_net\_name).

### edifout\_ground\_pin\_name

When edifout\_power\_and\_ground\_representation is set to *cell* and edifout\_netlist\_only is *true*, this is the name given to the pin of the ground cell.

### edifout\_ground\_port\_name

When edifout\_power\_and\_ground\_representation is set to port, two extra port constructs are included in the interface of every cell: the power port and the ground port. This is the name given to the ground port.

#### edifout\_instance\_property\_name

If a cell instance has the **cell\_property** attribute, a property with the same name as this variable and value the same as the **cell\_property attribute**, is included on the EDIF instance.

#### edifout\_instantiate\_ports

When true, "symbol" constructs for ports and off-sheet connectors are included in a "library" (or "external") construct in an EDIF schematic. In addition, instantiations referencing those symbols are included in the "portImplementation" constructs for ports and off-sheet connectors in the "contents" constructs of EDIF schematics. When false (the default value), schematic descriptions are included in the "portImplementation" constructs for ports and off-sheet connectors in the "contents" constructs of EDIF schematics. This variable does not affect the way "portImplementation" constructs are written in "symbol" constructs.

#### edifout\_library\_graphic\_view\_name

Specifies the name given to the EDIF views used in libraries contained in a "library" construct (not an "external" construct) in schematic EDIF files. This variable affects only symbols with no pins such as port or off-sheet connector symbols. Set this variable if your target EDIF reader expects specific view names for cells of type GRAPHIC.

### edifout\_library\_netlist\_view\_name

Specifies the name given to the EDIF views used in libraries contained in a "library" construct (not an "external" construct) in netlist EDIF files. Set this variable if your target EDIF reader expects specific view names for cells of type NETLIST.

### edifout\_library\_schematic\_view\_name

Specifies the name given to the EDIF views used in libraries contained in a "library" construct (not an "external" construct) in schematic EDIF files. This variable affects schematics and symbols, except for symbols with no pins such as port or off-sheet connector symbols. Set this variable if your target EDIF reader expects specific view names for cells of type SCHEMATIC.

## edifout\_merge\_libraries

When true, writes all cells for an EDIF file in the same library. This causes problems if there is more than one cell with the same name, but this variable is included for EDIF readers that can handle only a single library per file.

#### edifout\_multidimension\_arrays

When *true*, a bus will be represented as a multidimensional array if the structure of the bus so permits. The default is *false*.

### edifout\_name\_oscs\_different\_from\_ports

When true, each off-sheet connector that is connected to a port is given a different name from the port in the descriptions of designs written in EDIF format. The default value is false.

### edifout\_name\_rippers\_same\_as\_wires

When true, a bus ripper cell instance (in the EDIF file) is named the same as the wires extracted ("ripped") from the bus net connected to the bus-end pin of the ripper instance. When false (the default value), bus ripper cell instances are named in the order they are created during schematic generation. The name for the ripper instance is "Ripper\_n", where n is the incrementing integer value for each bus ripper cell instance created.

#### edifout\_netlist\_only

When true, writes an EDIF netlist only. When false (the default value), writes an EDIF schematic in addition to the netlist.

#### edifout\_no\_array

When this variable and **edifout\_netlist** are *true*, no array constructs are written. In designs containing busses, individual bus members are written instead. The default value is *false*.

### edifout\_numerical\_array\_members

When **edifout\_netlist\_only** is *true* and this variable is *true*, in member constructs the integerValue that is the index into an ascending array is also 0 for the first member of the array and also increases by 1 for each succeeding member of the array; the integerValue that is the index into a descending array is 0 for the member with the lowest numerical value of the array and increases by 1 for each member of the array of successively increasing numerical value. When **edifout\_netlist\_only** is *false* or this variable is *false* (the default value), in member constructs the integerValue that is the index into an array is 0 for the first member of the array and increases by 1 for each succeeding member of the array, regardless of whether the bus is ascending or descending.

#### edifout\_pin\_direction\_in\_value

Includes an EDIF property with the same name as

edifout\_pin\_direction\_property\_name, and value the same as this variable string, on input pins.

## edifout\_pin\_direction\_inout\_value

Includes an EDIF property with the same name as

edifout\_pin\_direction\_property\_name, and value the same as this variable, on input/output pins.

### edifout\_pin\_direction\_out\_value

Includes an EDIF property with the same name as

edifout\_pin\_direction\_property\_name, and value the same as this variable, on output pins.

#### edifout\_pin\_direction\_property\_name

Includes an EDIF property on all pins. The name of the property is the same as this variable string. To determine the value of the property, this variable is used in conjunction with **edifout\_pin\_direction\_in\_value**,

edifout\_pin\_direction\_inout\_value, and edifout\_pin\_direction\_out\_value.

#### edifout pin name property name

Includes on pins an EDIF property with the same name as this variable string, and value the same as the pin name.

#### edifout\_portinstance\_disabled\_property\_name

If the pin of a cell instance has the **disabled** attribute, a property with the same name as this variable string and a value the same as

edifout\_portInstance\_disabled\_property\_value is created in the portInstance construct.

## edifout\_portinstance\_disabled\_property\_value

If the pin of a cell instance has the **disabled** attribute, a property with the same name as **edifout\_portInstance\_disabled\_property\_name** and value the same as this variable string is created in the portInstance construct.

#### edifout\_portinstance\_property\_name

If the **pin\_properties** attribute is on the pin of a cell instance, a property with the same name as this variable string and value the same as the **pin\_properties** attribute is created in the "portInstance" construct.

#### edifout\_power\_and\_ground\_representation

Determines power and ground representations in EDIF files. This variable can have the value *port*, *cell* (the default), or *net*.

#### edifout\_power\_name

When edifout\_power\_and\_ground\_representation is set to *cell*, and edifout\_netlist\_only is *true*, this is the name given to the power cell. This variable is used in conjunction with edifout\_power\_pin\_name, which names the power cell's pin.

#### edifout power net name

When edifout\_power\_and\_ground\_representation is set to net, and if this variable and the variable edifout\_ground\_net\_name are non-empty strings, the power nets are written as one net. This variable specifies the name of the power net.

## edifout\_power\_net\_property\_name

When edifout\_power\_and\_ground\_representation is set to net, and if this variable and the variables edifout\_ground\_net\_property\_name,

edifout\_ground\_net\_property\_value, and edifout\_power\_net\_property\_value are
non-empty strings, this variable specifies the name of the property used to
identify the power nets (or the one power net created by the variable
edifout\_power\_net\_name).

#### edifout\_power\_net\_property\_value

When edifout\_power\_and\_ground\_representation is set to net, and if this variable and the variables edifout\_ground\_net\_property\_name,

edifout\_ground\_net\_property\_value, and edifout\_power\_net\_property\_name are non-empty strings, this variable specifies the value of the property used to identify the power nets (or the one power net created by the variable edifout power net name).

#### edifout\_power\_pin\_name

When edifout\_power\_and\_ground\_representation is set to *cell*, and edifout\_netlist\_only is *true*, this is the name given to the pin of the power cell.

#### edifout\_power\_port\_name

When edifout\_power\_and\_ground\_representation is set to port, two extra port constructs are included in the interface of every cell: the power port and the ground port. This is the name given to the power port.

#### edifout\_skip\_port\_implementations

When true, does not write "portImplementation" constructs for ports in the "contents" constructs of EDIF schematics. The default is false. Note that "portImplementation" constructs are still written in "symbol" constructs, regardless of the value of this variable.

#### edifout\_target\_system

Causes the values of related **edifout** variables to be overridden so that object names can be transferred to the target system, and to perform vendor-specific operations beyond the scope of **edifout** variables. Allowed values are *mentor*, *valid*, or *cadence*. For more details about *mentor* or *valid*, refer to the appropriate EDIF Interface Application Note.

#### edifout\_top\_level\_symbol

When true (the default value), writes the top-level symbol in EDIF schematic files. To disable the top-level symbol, set this variable to false.

#### edifout\_translate\_origin

Transforms the values of coordinates in schematic descriptions to reflect the specified origin. Allowed values are *center*, which places the center of each sheet at the origin; or *lower-left*, which places the lower left corner of each sheet at the origin. Notice that when the lower left corner is at the origin, all x- and y-coordinates are non-negative.

### edifout\_unused\_property\_value

Used when writing out EDIF netlists to be processed by a Motorola EDIF reader. EDIF netlists are required to have the **unused** attribute attached to unconnected port instances (pins). The property value defined by this variable is attached to the property name defined by the variable **edifout\_portInstance\_property\_name**. When this property/value pair satisfies the Motorola reader guidelines, the **unused** attribute is attached to the appropriate port instances.

#### edifout\_write\_attributes

When *true*, embeds comments containing **Design Compiler** attribute definitions into the EDIF file. The default is *false*. Definitions are written out for all attributes in the design that are active during the current **Design Compiler** session. This variable is used with **edifout\_dc\_script\_flag**.

#### edifout\_write\_constraints

When true, embeds comments containing Design Compiler constraint commands into the EDIF file. The default is false. All active constraints on the design

during the current Design Compiler session are written out. This variable is used in conjunction with **edifout\_dc\_script\_flag**.

#### edifout\_write\_properties\_list

Specifies a list of library, cell, or port properties to write into the EDIF description. The value of this variable is a list of strings containing the property names.

#### write\_name\_nets\_same\_as\_ports

When true, nets that are connected to ports are given the same names as those ports in the descriptions of designs written in the EDIF, LSI, or TDL format. The default is false.

## **SEE ALSO**

read (2), read\_lib (2), write (2); io\_variables (3), hdl\_variables (3),
vhdlio\_variables (3).

# enable\_cell\_based\_verilog\_reader

This variable turns on the verilog2cel verilog reader.

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

hdl\_variables

## **DESCRIPTION**

By specifying this variable, user can enable verilog2cel verilog reader, which is a CEL based verilog reader and will save the netlist directly into the Milkyway CEL, without creating DC data structures.

To determine the current value of this variable, use **printvar enable\_cell\_based\_verilog\_reader**. For a list of all **hdl** variables and their current values, use the **print\_variable\_group hdl** command.

## **SEE ALSO**

hdl\_variables(3)
read\_verilog(2)
mw\_current\_design(3)

# enable\_instances\_in\_report\_net

Enables report\_net to report on instances in the current design.

## **TYPE**

Boolean

## **DEFAULT**

true

## **GROUP**

none

## **DESCRIPTION**

To enable **report\_net** to report on instances in the current design, set "enable\_instances\_in\_report\_net" to true.

Note that without this variable set to true, the **report\_net** only reports nets for current design. Also, nets in the current instance are reported if current\_instance is set.

## **SEE ALSO**

report\_net(2)

# enable\_page\_mode

Controls whether long reports are displayed one page at a time (similar to the UNIX  ${f more}$  command).

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

system\_variables

## **DESCRIPTION**

When true, long reports are displayed one page at a time (similar to the UNIX more command). Commands affected by this variable include list, help, and the report commands.

To determine the current value of this variable use **list enable\_page\_mode**. For a list of all **system** variables and their current values, use the **print\_variable\_group system** command.

## enable\_recovery\_removal\_arcs

Controls whether Design Compiler accepts recovery and removal arcs that are specified in the technology library.

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

compile\_variables

## **DESCRIPTION**

Recovery or removal timing arcs impose constraints on asynchronous pins of sequential cells. Typically, recovery time specifies the time the inactive edge of the asynchronous signal has to arrive before the closing edge of the clock. Removal time specifies the length of time the active phase of the asynchronous signal has to be held after the closing edge of clock.

To enable compile, report\_timing, and report\_constraint to accept recovery or removal arcs specified in the library, set enable\_recovery\_removal\_arcs to true.

Note that independent of the value of this variable, commands **write\_timing** and **report\_delay\_calculation** always accepts and reports recovery or removal timing information.

## **SEE ALSO**

compile\_variables(3)

## enable slew degradation

Determines whether the transition degradation is taken into account for nets with physical information.

## **TYPE**

Boolean

### **DEFAULT**

true

## **GROUP**

timing\_variables

## **DESCRIPTION**

When true (the default setting), timing calculation will take into account transition degradation across a net. For a long net, this may mean that the transition at the net driver could be very different than the various load pins. Because all load pins on the same net will not necessarily have the same transition time optimization with physical information will fix transitions on a per pin basis. This may lead to increased runtime for these commands.

Setting this variable to false will cause the timing calculation to not calculate transition degradation across a net. However, some libraries do have a transition degradation table which show how to degrade the transition across a net. If slew degradation is not enabled, then the library transition degradation tables are used unless the variable **disable\_library\_transition\_degradation** is set to true. If neither slew degradation nor library transition degradation is enabled, the transition at the net driver will be the same transition at the load pin. Because all load pins on the same net have the same transition time, optimization with physical information will attempt to fix transitions on a per net basis.

Regardless of the setting of this variable, slew degradation will not occur for multi-driven nets. For multi-driven nets, there can be cases of too much pessimism.

Regardless of the setting of this variable, slew degradation can only occur if there are either delay back-annotation for the net or physical locations for the pins of the net. Otherwise, the transition time calculation at the driver pin is too inaccurate to be degraded.

To determine the current value of this variable, type **printvar enable\_slew\_degradation**. For a list of all **timing** variables and their current values, type **print\_variable\_group timing**.

### **SEE ALSO**

disable\_library\_transition\_degradation(3)

timing\_variables(3)

# enable\_special\_level\_shifter\_naming

Setting this variable to true would enable special naming for automatically inserted level shifters

### **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

mv

## **DESCRIPTION**

When this variable is set to true, automatically inserted level shifters by insert\_level\_shifters, compile and other commands are named specially. The name follows the template cprefix> + <PD OR Design name> + "\_LS" + #. cprefix> is a user specifed prefix using the variable level\_shifter\_naming\_prefix. # is a number internally generated to keep this name unique. <PD OR Design Name> is the name of power domain where the level shifter is being added, or the design name if the power domain is not defined

## **SEE ALSO**

level shifter naming prefix(3)

## estimate\_io\_latency

Uses estimated I/O latency in timing calculations for ports when true.

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

timing

### DESCRIPTION

When true, uses estimated I/O latency in timing calculations for ports.

For each input port the I/O latency for max case is defined as the minimum clock network latency for the clocks in the fanout set of the port. The I/O latency for min case is the maximum clock latency in the fanout set.

For each output port the I/O latency for max case is defined as the maximum clock network latency for the clocks in the fanin set of the port. The I/O latency for min case is the minimum clock latency in the fanin set.

The I/O latency will not be added to external delay in timing calculations if the network\_delay\_included switch is used. The ideal clocks are not used for I/O latency calculation.

This variable should ideally be used after clock tree synthesis.

To determine the current value of this variable, use printvar estimate\_io\_latency.

## **SEE ALSO**

set\_clock\_latency(2)
set\_propagated\_clock(2)
report\_timing(2)

## exit\_delete\_command\_log\_file

Controls whether the file specified by the variable **command\_log\_file** is deleted after **design\_analyzer** or dc\_shell exits normally.

## **TYPE**

string

## **DEFAULT**

false

## **GROUP**

system\_variables

## **DESCRIPTION**

When true, causes the file specified by the variable **command\_log\_file** to be deleted after **design\_analyzer** or dc\_shell exits normally. The default value is false. Set **exit\_delete\_command\_log\_file** to false if you want the file to be retained.

To determine the current value of this variable, type **printvar exit\_delete\_command\_log\_file**. For a list of all **system** variables and their current values, type **print\_variable\_group system**.

## **SEE ALSO**

# exit\_delete\_filename\_log\_file

Controls whether the file specified by the variable **filename\_log\_file** is deleted after **design\_analyzer** or dc\_shell exits normally.

## **TYPE**

string

## **DEFAULT**

true

## **GROUP**

system\_variables

## **DESCRIPTION**

When true (the default value), causes the file specified by the variable filename\_log\_file to be deleted after design\_analyzer or dc\_shell exits normally. Set exit\_delete\_filename\_log\_file to false if you want the file to be retained.

To determine the current value of this variable, type **printvar exit\_delete\_filename\_log\_file**. For a list of all **system** variables and their current values, type **print\_variable\_group system**.

## **SEE ALSO**

## filename\_log\_file

Specifies the name of the filename log file to be used in case a fatal error occurs during execution of **design\_analyzer** or dc\_shell.

#### **TYPE**

string

#### **DEFAULT**

filenames.log

#### **GROUP**

system\_variables

#### **DESCRIPTION**

Specifies the name of the filename log file to be used in case a fatal error occurs during execution of <code>design\_analyzer</code> or dc\_shell. The file specified by <code>filename\_log\_file</code> will contain all the filenames read in by <code>design\_analyzer</code> or dc\_shell, including db, script, verilog, vhdl or include files for one invocation of the program (however, the support to log filenames read in by <code>read\_sdc</code> is not in yet). If there is a fatal error, you can easily identify the data files needed to reproduce the fatal error. If this variable is not specified, the default filename <code>filenames.log</code> will be used. This file will be deleted if the program exits normally, unless <code>exit\_delete\_filename\_log\_file</code> is set to false.

The variable is valid both in eqn mode as well as in tcl mode.

If the application has been invoked using "-no\_log" switch, then the process id of the application and the timestamp is appended to filename log file, something like -filenames\_cprocess\_id>\_<timestamp>.log.

To determine the current value of this variable, type **printvar filename\_log\_file**. For a list of all **system** variables and their current values, type **print\_variable\_group system**.

# find\_allow\_only\_non\_hier\_ports

Controls find command to search for ports in sub-designs (described as hier\_ports here).

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **GROUP**

none

#### **DESCRIPTION**

When set to true, directs the find command to search for top level ports only, ignoring ports in sub-designs.

By default, find port will also fetch ports in the sub-designs.

For example, if cell 'c' is an instance of design SUB1, then with this variable set to false, the command "find port c/A" will fetch the port A on design SUB1. With the variable set to true, "find port c/A" will result in a warning message as below,

```
prompt> printvar find_allow_only_non_hier_ports
find_allow_only_non_hier_ports = "false"
prompt> find port c/A
{"c/A"}
prompt> find_allow_only_non_hier_ports = true
"true"
prompt> printvar find_allow_only_non_hier_ports
find_allow_only_non_hier_ports = "true"
prompt> find port c/A
Warning: Can't find port 'c/A' in design 'SUB1'. (UID-95)
```

This variable is to facilitate the netlist editing commands connect\_net and disconnect\_net which allow net and pin instances in addition to handling nets and pins in the current\_design.

```
connect_net(2)
disconnect_net(2)
remove_port(2)
get_ports(2)
```

### find\_converts\_name\_lists

Controls whether the **find** command converts the *name\_list* string to a list of strings before searching for design objects.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **GROUP**

system\_variables

#### **DESCRIPTION**

When true, directs the **find** command to convert the *name\_list* string to a list of strings before searching for design objects. In addition, when this variable is true, all commands that use the implicit **find** will convert appropriate strings to lists of strings before searching for objects. For example, **current\_instance** uses the implicit **find** and would convert the string *instance* to a list of strings before searching for objects.

find\_converts\_name\_lists provides backward compatibility with the pre-modification
find command. When the variable is false (the default value), find executes
according to its post-modification behavior; that is, strings are not converted to
lists of strings.

To determine the current value of this variable, type **printvar find\_converts\_name\_lists**. For a list of all **system** variables and their current values, type **print\_variable\_group system**.

#### **SEE ALSO**

current\_instance(2)
system\_variables(3)

# find\_ignore\_case

Controls whether the **find** command is case-sensitive when matching object names.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **DESCRIPTION**

Normally, the **find** command is case-sensitive when matching names of objects. That is, for either an explicit or implicit invocation of the **find** command, **find** only matches objects whose names have the same case as the specified string.

However, sometimes it may be more desirable to use case-insensitive matching. The **find\_ignore\_case** variable provides that capability.

When the **find\_ignore\_case** variable is true, the **find** command performs case-insensitive string comparisons. This variable affects both implicit and explicit invocations of the **find** command. The default value for this variable is false.

To determine the current value of this variable, type **list find\_ignore\_case**. If the variable has not been defined yet, the **list** command will fail indicating that the variable is undefined.

Use this variable only when necessary, as it may slightly increase the run-time of find operations.

## floorplan\_data\_attributes

Contains attributes related to floorplan data on different modules in separate views.

#### **DESCRIPTION**

Contains attributes related to floorplan data on different modules in separate views.

Floorplan data attributes are read-only. You can use **get\_floorplan\_data** to determine value of an attribute, and use **report\_floorplan\_data** to get a report of all the floorplan data on module objects in a specified view. If you want to know the list of valid floorplan data names, you can use **list\_floorplan\_data**.

### Floorplan Data Attributes

area

Specifies the area of a module. This attribute does not exist on a logical module.

The tool calculates the attribute based on cell boundary.

aspect\_ratio

Specifies the **height:width** ratio of a module. This attribute does not exist on a logical module.

hard\_macro\_area\_percentage

Specifies ratio of sum of **area** of hard macros in a module to top module's **physical\_area**.

height

Specifies the height of a module. This attribute only exists on soft macros or hard macros in **logical** view.

The tool calculates the attribute based on the bbox of a module.

macro area percentage

Specifies the ratio of sum of **area** of macros in a module to top module's **physical area**.

Note that the definition of macro\_area\_percentage in this document is different from that in cell\_attributes.3. Compared to the definition in cell\_attributes.3, the numerator of ratio remains while the denominator is physical\_area of top module instead of physical\_area of the specified module.

number\_of\_black\_box

Specifies the count of black boxes in a module. This attribute does not exist on plan\_group.

Whether a cell is a black box can be determined by the attribute is\_black\_box.

number\_of\_hard\_macro

Specifies the count of hard macros in a module.

Whether a cell is a hard macro can be determined by the attribute is hard macro.

#### number\_of\_io\_cell

Specifies the count of io cells in a module. This attribute does not exist on plan\_group.

The tool counts cells in when its mask\_layout\_type is io\_pad, corner\_pad, pad\_filler, or flip\_chip\_pad.

#### number of macro

Specifies the count of macros in a module. This attribute does not exist on plan\_group.

The tool counts cells in when its mask\_layout\_type is macro.

#### number\_of\_standard\_cell

Specifies the count of standard cells in a module.

The tool counts cells in when its mask\_layout\_type matches \*std\*.

#### physical\_area

Specifies the physical area of a module.

The physical area of a hard macro is equal to its area.

In **one\_level** or **logical** view, the physical area of a soft macro is equal to its **area**. However, in **physical** view, physical area is the sum of **physical\_area** of macros and **area** of standard cells inside the specified soft macro.

The physical area of a plan group is sum of **area** of macros and standard cells in it.

For a top module or a logical module, rules for calculating **physical\_area** are applied as:

In a **one\_level** view, only children in the current level are counted and children should be either macro or standard cell. The physical area of a module in **one\_level** is sum of the **area** of the counted children.

In a **logical** view, the hierarchy tree in the module is traversed and the **area** of macros and standard cells in the tree will be added.

In the **physical** view, the hierarchy tree in the module is traversed and the **area** of standard cells and **physical\_area** of macros in the tree will be added.

#### physical\_area\_percentage\_in\_top\_design

Specifies the ratio of **physical\_area** of a module to top module's **physical\_area**.

#### utilization

Specifies the utilization of a module.

The tool calculates the attribute using **physical\_area:area** ratio of a module. This attribute does not exist on a logical module or a top module.

#### width

Specifies the width of a module. This attribute only exists on soft macros or hard macros in **logical** view.

The tool calculates the attribute based on the **bbox** of a module.

### **SEE ALSO**

get\_floorplan\_data(2)
list\_floorplan\_data(2)
report\_floorplan\_data(2)

# focalopt\_endpoint\_margin

Read and set the endpoint slack value during focal\_opt setup or hold optimization.

#### **TYPE**

Boolean

### **DEFAULT**

true

#### **GROUP**

focalopt\_variables

#### **DESCRIPTION**

It enables the endpoint margin feature for focal\_opt. This features only applies to the -setup\_endpoints and -hold\_endpoints options of focal\_opt.

When variable is set to true, the tool will read the slack value for the respective endpoint specified in the setup\_endpoint file or hold\_endpoint file and overwrite the tool's current slack value with the specified value.

When variable is set to false, the tool will only optimize the endpoint according to the tool's current slack value.

This feature is useful for tackling correlation issues for specific endpoints in postroute optimization stage.

Please refer to focal\_opt(2) man page for accepted FILE formats.

#### **SEE ALSO**

focal\_opt(2)

# fsm\_auto\_inferring

Determines whether or not to automatically extract finite state machine during the compile.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **GROUP**

fsm\_variables

#### **DESCRIPTION**

This variable determines whether the compiler performs finite state machine (FSM) automatic extraction during **compile**. If a design has previously had state machine extraction performed on it, the compiler does not perform extraction again with the same encoding style.

#### **EXAMPLES**

In the Presto flow, the compiler detects the FSM attributes from the HDL code and extracts the FSM during **compile**, as shown here:

```
prompt> fsm_auto_inferring=true
prompt> read -f verilog example.v
prompt> set_fsm_encoding_style one_hot
prompt> compile
```

```
fsm_enable_state_minimization(3)
fsm_export_formality_state_info(3)
```

# fsm\_enable\_state\_minimization

Determines whether or not the state minimization is performed for all finite state machines (FSMs) in the design.

#### **TYPE**

Boolean

#### **DEFAULT**

false

### **GROUP**

fsm\_variables

#### **DESCRIPTION**

When this option is set to *true*, the compiler performs the state minimization after the state extraction. However, if the state number is changed, Formality and the newly developed FSM verification feature of the **compile -verify** command and the **compare\_design -fsm** variable cannot verify the design. To pass the verification, set this option to *false*.

### **SEE ALSO**

fsm\_auto\_inferring(3)
fsm\_export\_formality\_state\_info(3)

# fsm\_export\_formality\_state\_info

Determines whether or not state machine encoding information is exported into the files that will be used by Formality.

#### **TYPE**

Boolean

#### **DEFAULT**

false

### **GROUP**

fsm\_variables

#### **DESCRIPTION**

When this variable is set to *true*, the state encoding information before and after finite state machine extraction is exported into two files, <module\_name>.ref and <module\_name>.imp, which will be used for Formality verification. Default value for this variable is *false*.

### **SEE ALSO**

fsm\_auto\_inferring(3)
fsm\_enable\_state\_minimization(3)

### fsm\_variables

Variables that affect finite state machine (FSM) optimization.

#### **SYNTAX**

```
Boolean fsm_auto_inferring = true
Boolean fsm_enable_state_minimization = false
Boolean fsm_export_formality_state_info = false
```

### **DESCRIPTION**

These variables directly affect aspects of finite state machine (FSM) optimization in **dc\_shell**. Defaults are shown under "SYNTAX."

For a list of fsm variables, type **print\_variable\_group fsm**. To view this manual page online, type **help fsm\_variables**. To view an individual variable description, type **help var**, where var is the name of the variable.

#### fsm auto inferring

Determines whether the compiler performs finite state machine (FSM) automatic extraction during **compile**. If a design has previously had state machine extraction performed on it, the compiler does not perform extraction again. The introduction of this new feature coincides with the old FSM compiler becoming obsolete.

#### fsm\_enable\_state\_minimization

When this option is set to *true*, the compiler performs state minimization after state extraction. However, if the state number is changed, Formality and the newly developed FSM verification feature of the **compile -verify** command and the **compare\_design -fsm** variable cannot verify the design. To pass the verification, set this option to *false*.

#### fsm\_export\_formality\_state\_info

When this variable is set to *true*, the state encoding information before and after FSM extraction is exported into two files, <module\_name>.ref and <module\_name>.imp, which are used for Formality verification. The default value of this variable is *false*.

#### fsm\_extract\_moore\_machine

If this variable is ftruefp, the Moore finite state machines will be extracted

#### fsm set safe mode

If this variable is ftruefp, the safe-mode finite state machines will be extracted.

When a finite state machine(FSM) get into a invalid state for any reason, especially when power up. FSM may not possible returning a valid state without reset. The safe-mode FSM is for sure the FSM can return from any invalid state to one of the valid states without reset. The aonther good feature is even with the safe-mode, the synthesised netlist can still be verified with Formality.

# **SEE ALSO**

 $\label{eq:compare_design} \textbf{(2), compile (2), report\_fsm (2).}$ 

# gen\_bussing\_exact\_implicit

Controls whether schematics generated using the **create\_schematic -implicit** command should contain implicit bus names instead of bus rippers.

#### **TYPE**

Boolean

#### **DEFAULT**

false

### **GROUP**

schematic\_variables

#### **DESCRIPTION**

When true, specifies that schematics generated using **create\_schematic -implicit** should contain no bus rippers. Instead, all bused connections should be shown with implicit bus names. This should be used with the **-implicit** command line option. By default, schematics generated using the **-implicit** option have rippers between any bus connections where the ripper connects to a pin in a column adjacent to the originating bus pin. Bused connections between cell pins more than one column away from each other are always shown disconnected with the **-implicit** option.

To determine the current value of this variable, type **printvar gen\_bussing\_exact\_implicit**. For a list of all **schematic** variables and their current values, type **print\_variable\_group schematic**.

#### **SEE ALSO**

# gen\_cell\_pin\_name\_separator

Specifies the character used to separate cell names and pin names in the bus names generated by the **create\_schematic** command.

#### **TYPE**

string

#### **DEFAULT**

/

#### **GROUP**

schematic\_variables

#### **DESCRIPTION**

If this variable is set, then its value is used to separate the cell and pin names in the bus names generated by **create\_schematic**. By default, "/" is used to separate the cell and pin names, thus creating bus names like "U0/OUT[0:3]"

To determine the current value of this variable, type **printvar gen\_cell\_pin\_name\_separator**. For a list of all **schematic** variables and their current values, type **print\_variable\_group schematic**.

# gen\_create\_netlist\_busses

Controls whether **create\_schematic** creates netlist buses whenever it creates buses on the schematic.

#### **TYPE**

Boolean

#### **DEFAULT**

true

#### **GROUP**

schematic\_variables

#### **DESCRIPTION**

Controls whether **create\_schematic** creates netlist buses whenever it creates buses on the schematic. When true (the default), the **create\_schematic** command does so. Usually this happens when **create\_schematic** creates buses to connect to bused pins on the schematic. But it might also happen when there are bused ports on the schematic.

To determine the current value of this variable, type **printvar gen\_create\_netlist\_busses**. For a list of all **schematic** variables and their current values, type **print\_variable\_group schematic**.

# gen\_dont\_show\_single\_bit\_busses

Controls whether single-bit buses are generated in the schematic.

#### **TYPE**

Boolean

### **DEFAULT**

false

#### **GROUP**

schematic\_variables

#### **DESCRIPTION**

This variable is used in conjunction with the <code>gen\_show\_created\_busses</code> variable. When <code>gen\_show\_created\_busses</code> is true and <code>gen\_dont\_show\_single\_bit\_busses</code> is also set to true, single bit buses created by gen are not printed out. This suppresses messages about creation of single bit buses in the schematic.

To determine the current value of this variable use **printvar gen\_dont\_show\_single\_bit\_busses**. For a list of all **schematic** variables and their current values, use the **print\_variable\_group schematic** command.

# gen\_match\_ripper\_wire\_widths

Controls whether the **create\_schematic** command generates rippers whose width always equals the width of the ripped net.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **GROUP**

schematic\_variables

#### **DESCRIPTION**

Controls whether the **create\_schematic** command generates rippers whose width always equals the width of the ripped net. The default is *false*. When set to *true*, any rippers whose wire ends connect to scalar nets are of unit width.

By default (false), the **create\_schematic** command connects scalar nets to the wire ends of multibit rippers. In such a case, all of the concerned bits of the ripper are assumed to be shorted together and connected to that scalar net.

To determine the current value of this variable, type **printvar gen\_match\_ripper\_wire\_widths**. For a list of all **schematic** variables and their current values, type **print\_variable\_group schematic**.

#### **SEE ALSO**

## gen\_max\_compound\_name\_length

Controls the maximum length of compound names of bus bundles (for the create\_schematic -sge command).

#### **TYPE**

integer

#### **DEFAULT**

256

#### **GROUP**

schematic\_variables

#### **DESCRIPTION**

Controls the maximum length of compound names of bus bundles (for the **create\_schematic -sge** command). The default is 256, which is the maximum length supported by SGE. Any buses with names longer than this variable are decomposed into their individual members in the schematic. If any such buses connect to cells referencing library symbols, those library symbols are ignored and, instead, new gen-created symbols are used. Any buses these gen-created symbols have whose compound names exceed this length are blown up into their individual members.

To determine the current value of this variable, use **printvar gen\_max\_compound\_name\_length**. For a list of all **schematic** variables and their current values, use the **print\_variable\_group schematic** command.

#### **SEE ALSO**

# gen\_max\_ports\_on\_symbol\_side

Specifies the maximum allowed size of a symbol created by create\_schematic.

#### **TYPE**

integer

### **DEFAULT**

0

#### **GROUP**

schematic\_variables

#### **DESCRIPTION**

Specifies the maximum allowed size of a symbol created by **create\_schematic**. For example, if this variable is five, symbols with no more than five ports on any one side are created. If this variable is not set or is set to zero, all input ports are placed on the left side of the symbol and all inout and output ports are on the right.

To determine the current value of this variable use **printvar gen\_max\_ports\_on\_symbol\_side**. For a list of all **schematic** variables and their current values, use the **print\_variable\_group schematic** command.

# gen\_open\_name\_postfix

Specifies the postfix to be used by **create\_schematic -sge** when creating placeholder net names for unconnected pins.

#### **TYPE**

Boolean

#### **DEFAULT**

11 11

#### **GROUP**

schematic\_variables

#### **DESCRIPTION**

Specifies the postfix to be used by **create\_schematic -sge** when creating placeholder net names for unconnected pins. The default is "".

The format of the net names is "%s%d%s", where the first "%s" is replaced by the value of **gen\_open\_name\_prefix**, the second "%s" is replaced by the value of **gen\_open\_name\_postfix**, and the "%d" is replaced by an integer whose value is generated automatically by **create\_schematic -sge**.

For example, if **gen\_open\_name\_prefix** = "Open", and **gen\_open\_name\_postfix** = "\_net", then the names created by **create\_schematic** would be "Open1\_net", "Open2\_net", and so on.

The default values for **gen\_open\_name\_prefix** and for **gen\_open\_name\_postfix** are "Open" and "", respectively, so the default names created by **create\_schematic** are Open1", "Open2", and so on.

To determine the current value of this variable, type **printvar gen\_open\_name\_postfix**. For a list of all **schematic** variables and their current values, type **print\_variable\_group schematic**.

#### **SEE ALSO**

gen\_open\_name\_prefix(3)
schematic\_variables(3)

# gen\_open\_name\_prefix

Specifies the prefix to be used by **create\_schematic -sge** when creating placeholder net names for unconnected pins.

#### **TYPE**

string

#### **DEFAULT**

Open

#### **GROUP**

schematic\_variables

#### **DESCRIPTION**

Specifies the prefix to be used by **create\_schematic -sge** when creating placeholder net names for unconnected pins. The default is "Open".

The format of the net names is "%s%d%s", where the first "%s" is replaced by the value of **gen\_open\_name\_prefix**, the second "%s" is replaced by the value of **gen\_open\_name\_postfix**, and the "%d" is replaced by an integer whose value is generated automatically by **create\_schematic -sge**.

For example, if **gen\_open\_name\_prefix** = "Open", and **gen\_open\_name\_postfix** = "\_net", then the names created by **create\_schematic** would be "Open1\_net", "Open2\_net", and so on.

The default values for **gen\_open\_name\_prefix** and for **gen\_open\_name\_postfix** are "Open" and "", respectively, so the default names created by **create\_schematic** are Open1", "Open2", and so on.

To determine the current value of this variable, type **printvar gen\_open\_name\_prefix**. For a list of all **schematic** variables and their current values, type **print\_variable\_group schematic**.

#### **SEE ALSO**

gen\_open\_name\_postfix(3)
schematic\_variables(3)

# gen\_show\_created\_busses

Controls whether a message is printed out every time a schematic bus is created from cell pins for which no equivalent net bus exists in the netlist.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **GROUP**

schematic\_variables

#### **DESCRIPTION**

When true, a message is printed out every time a schematic bus is created from cell pins for which no equivalent net bus exists in the netlist. The default is false.

To determine the current value of this variable, type **printvar gen\_show\_created\_busses**. For a list of all **schematic** variables and their current values, type **print\_variable\_group schematic**.

### **SEE ALSO**

# gen\_show\_created\_symbols

Controls whether **create\_schematic** prints a warning message every time it generates a new symbol for a cell because an appropriate symbol could not be found in the symbol libraries.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **GROUP**

schematic\_variables

### **DESCRIPTION**

Controls whether **create\_schematic** prints a warning message every time it generates a new symbol for a cell because an appropriate symbol could not be found in the symbol libraries. The default is false.

To determine the current value of this variable, use **printvar gen\_show\_created\_symbols**. For a list of all **schematic** variables and their current values, use the **print\_variable\_group schematic** command.

### **SEE ALSO**

# gen\_single\_osc\_per\_name

Controls whether more than one off-sheet connector with any particular name is drawn on any schematic sheet.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **GROUP**

schematic\_variables

#### **DESCRIPTION**

When this variable is set to true, only one off-sheet connector with any particular name is drawn on any schematic sheet. In cases where there could potentially be more than one off-sheet connector with the same name on any schematic page, only one connector is drawn and the others just have their net segments show up as unconnected stubs.

To determine the current value of this variable use printvar gen\_single\_osc\_per\_name. For a list of all schematic variables and their current values, use the print\_variable\_group schematic command.

### **SEE ALSO**

# generic\_symbol\_library

Specifies the generic symbol library used for schematics.

### **TYPE**

string

### **DEFAULT**

generic.sdb

#### **GROUP**

schematic\_variables

### **DESCRIPTION**

The  ${f db}$  file that contains generic symbols, templates, and layers used for schematics.

To determine the current value of this variable use **printvar generic\_symbol\_library**. For a list of all **schematic** variables and their current values, use the **print\_variable\_group schematic** command.

# $groute\_VABoundaryToLSWeight$

### **DESCRIPTION**

The **groute\_VABoundaryToLSWeight** variable is used in multivoltage mode. It specifies the value to adjust the cost for a level-shifter connection when switching voltage area from one to another.

### **SYNTAX**

# groute\_avoidCouplingUser

### **DESCRIPTION**

The **groute\_avoidCouplingUser** variable enables the global router to space nets during routing. The nets to be considered need to be set with the Set Net Constraints command. If this variable is set to 1, timing spacing will be honored.

### **SYNTAX**

# groute\_avoidXtalk

### **DESCRIPTION**

The **groute\_avoidXtalk** variable turns on/disables crosstalk prevention during global routing. If this variable is set to 1, the global router tries to avoid assigning nets with coupling to the same gcell.

### **SYNTAX**

# $groute\_blncdToSkewCntrlRatio$

### **DESCRIPTION**

The <code>groute\_blncdToSkewCntrlRatio</code> variable sets a threshold for turning on the balanced skew control mode. For nets with an aspect ratio smaller than the variable value, balanced skew control mode is enabled. The aspect ratio is calculated based on the bounding box formed by enclosing the pins.

### **SYNTAX**

# groute\_blockEdgeAccess

### **DESCRIPTION**

The **groute\_blockEdgeAccess** variable allows the global router to access pins on edges of hard macros. By default, the global router reaches pins on edges of hard macros. When the variable is set to 1, it allows the global router is allowed to access or drop vias on whole macro pins without edges limitation.

### **SYNTAX**

# $groute\_broken Nets Threshold Percent$

### **DESCRIPTION**

The **groute\_brokenNetsThresholdPercent** variable specifies a threshold for incremental global routing to be performed. This is effective when incremental is set to 1.

### **SYNTAX**

# $groute\_clockBalanced$

## **DESCRIPTION**

The groute\_clockBalanced variable turns balanced routing on clock nets on and off.

# **SYNTAX**

# groute\_clockComb

### **DESCRIPTION**

The **groute\_clockComb** variable enables the global router to connect ports directly to the prerouted clock trunks to minimize clock skew. Be aware that this requires greater routing resources, if the clock pins are not close to the clock trunks. The Comb mode works on designs with pre-existing clock nets.

### **SYNTAX**

# groute\_combDistance

### **DESCRIPTION**

The **groute\_combDistance** variable sets a distance threshold, in gcell units, for clock routing to connect clock pins directly to clock nets.

### **SYNTAX**

# $groute\_combMaxConnections$

### **DESCRIPTION**

The **groute\_combMaxConnections** variable limits the number of direct connections allowed to the clock pins from the same clock trunk. The default value of -1 allows a clock net to be connected to any number of clock pins.

### **SYNTAX**

# groute\_compactMode

### **DESCRIPTION**

The **groute\_compactMode** variable determines the size of gcell used for global routing. If it is set to 0, gcells of 1 cellrow height will be created. If it is set to 1, the global router automatically adjusts the global route cell size. Increasing the size of gcell will complete the global routing faster at the cost of quality as routing becomes coarser.

### **SYNTAX**

# $groute\_congestionWeight\\$

### **DESCRIPTION**

The **groute\_congestionWeight** variable specifies the relative importance of routing congestion versus wire length. As the variable value increases, the router tries harder to avoid routing congestion at the cost of increased wire length.

**SYNTAX** 

# groute\_densityDriven

### **DESCRIPTION**

The **groute\_densityDriven** variable turns density-driven global routing on or off. In the default mode, the router decides the weight given to density relative to wire length during global routing. If timing driven or crosstalk is turned on, global route turns on the **groute\_densityDriven** automatically.

### **SYNTAX**

# $groute\_detourLimitMinNetLen$

### **DESCRIPTION**

The **groute\_detourLimitMinNetLen** variable controls the way the global router implements **maxDetourPercent** on nets. If the value is set to 0, the router forces **maxDetourPercent** on all nets. If the value is set to n, **maxDetourPercent** is applied only to nets of length greater than n gcells.

### **SYNTAX**

# groute\_extraCostsApplyPercent

### **DESCRIPTION**

The <code>groute\_extraCostsApplyPercent</code> variable applies the <code>wireCost</code> and <code>viaCost</code> settings to the top n percent of nets in the design. The <code>wireCost</code> and <code>viaCost</code> variables are route variables. The route extra cost applies to global routing, track assignment and detail routing. This variable applies the extra cost percentage only for global route.

### **SYNTAX**

# $groute\_extraWireLengthOpt\\$

### **DESCRIPTION**

The **groute\_extraWireLengthOpt** variable instructs the global router to run an additional rerouting phase to reduce wire length on nets that have no congestion. It does not perform any optimization.

### **SYNTAX**

# $groute\_force Upper Layers For Crit Nets$

### **DESCRIPTION**

The **groute\_forceUpperLayersForCritNets** variable specifies the mode for upper layers usage. To improve timing, Astro will route timing-critical nets on upper layers that have lower RC.

**SYNTAX** 

# $groute\_horReserveTracks$

### **DESCRIPTION**

The **groute\_horReserveTracks** variable determines the number of horizontal free tracks reserved in each gcell.

# **SYNTAX**

# $groute\_ignore Via Blockage$

# **DESCRIPTION**

The **groute\_ignoreViaBlockage** variable specifies the mode to honor a via blockage. By default, global route ignores via blockage.

# **SYNTAX**

# groute\_incremental

### **DESCRIPTION**

The **groute\_incremental** variable controls whether global router runs groute\_incrementally.

# **SYNTAX**

# groute\_macroBndryDir

### **DESCRIPTION**

The **groute\_macroBndryDir** variable controls the use of **macroBndryTrkUtil** for layers in different directions. If the value is set to 1, **macroBndryTrkUtil** will be applied to layers in both directions.

**SYNTAX** 

# groute\_macroBndryTrkUtil

### **DESCRIPTION**

The <code>groute\_macroBndryTrkUtil</code> variable limits the utilization of tracks available in the gcells near a macro boundary to a specified percentage. This variable is used to control the accessibility of pins and congestion at the macro boundaries. By default, the router uses 100 percent of available tracks in the macro boundary width.

# **SYNTAX**

# groute\_macroBndryWidth

### **DESCRIPTION**

The <code>groute\_macroBndryWidth</code> variable specifies a distance from the corners of macros. Within this distance, the global router obeys the limits on track utilization specified by <code>macroCornerTrkUtil</code> and <code>macroBndryTrkUtil</code>. By default, one row or column of gcells is considered from the corners of the macro.

### **SYNTAX**

# groute\_macroCornerTrkUtil

### **DESCRIPTION**

The <code>groute\_macroCornerTrkUtil</code> variable limits the utilization of tracks available in the gcells near a macro corner to a specified percentage. This variable is used to control the accessibility of pins and congestion at the macro corners. By default, the router uses 100 percent of available tracks in the macro boundary width.

### **SYNTAX**

# groute\_mapOnly

# **DESCRIPTION**

The **groute\_mapOnly** variable specifies whether the router generates the congestion map based on global routing without creating the global wires.

# **SYNTAX**

# groute\_maxDetourPercent

# **DESCRIPTION**

The **groute\_maxDetourPercent** variable directs the global router to have no more than the specified percentage of detours on any net. If the value is set to -1, the router is free to make any number of detours (or none).

### **SYNTAX**

# groute\_netCriticality

### **DESCRIPTION**

The **groute\_netCriticality** variable determines the order in which the global router routes the nets during initial route. Net criticality can be set on nets in the design by using the Scheme function **dbSetNetCriticality**. If this variable is set to 1, the global router first routes the nets with higher criticality value. If the value is set to 0, net criticality has no effect on routing order. However, net criticality always has an effect on the congestion cost.

### **SYNTAX**

# $groute\_noTopLevelBusFeedThroughs$

# **DESCRIPTION**

The **groute\_noTopLevelBusFeedThroughs** variable determines whether feedthroughs are allowed on bus signals.

# **SYNTAX**

# $groute\_pa Eq Pin Net Max Port \\$

### **DESCRIPTION**

Setting the  ${\tt groute\_paEqPinNetMaxPort}$  variable to 1 creates equivalent pins for nets with no more than n ports.

# **SYNTAX**

# $groute\_powerDriven$

# **DESCRIPTION**

The **groute\_powerDriven** variable turns power-driven global routing on or off.

# **SYNTAX**

# groute\_rcOptByLength

### **DESCRIPTION**

The **groute\_rcOptByLength** variable controls the choice of layers for global router to reduce RC. The global router chooses layers with lower RC values based on the value of this variable. This variable is only active when the timing driven global route option is enabled.

### **SYNTAX**

# groute\_reportDemandOnly

### **DESCRIPTION**

The **groute\_reportDemandOnly** variable specifies the mode to report demand only. In this mode, Astro performs virtual route only, with no reroute phases. In the log file, it reports average gcell capacity per layer.

# **SYNTAX**

# $groute\_reportEffectiveOverflow\\$

### **DESCRIPTION**

The **groute\_reportEffectiveOverflow** variable specifies the mode for generating an effective overflow report.

# **SYNTAX**

# groute\_reportGCellDensity

### **DESCRIPTION**

The **groute\_reportGCellDensity** variable controls reporting of gcell density for each layer. In density-driven mode, the router generates a report of gcell density. However, this variable is independent of the density-driven switch.

### **SYNTAX**

# groute\_reportNetOrdering

# **DESCRIPTION**

The **groute\_reportNetOrdering** variable specifies the number of nets to be reported according to the routing order. By default, the global router does not report on net ordering. If this variable is set to n, global route will report the first n nets in the order of routing.

### **SYNTAX**

# groute\_reserveTracksForPowerFile

### **DESCRIPTION**

The file indicated by the **groute\_reserveTracksForPowerFile** variable is used to define the percentage of routing tracks on each layer that are reserved for power routing. For example, Suppose the **reservedTracks.rc** file defines METAL1 layer as 20. Then, the router reserves 20 percent of available routing tracks in METAL1 for power routing later. Therefore, global route uses only 80 percent of the routing tracks.

**SYNTAX** 

# groute\_skewControl

### **DESCRIPTION**

The **groute\_skewControl** variable turns skew control on or off during global routing. If the value is set to 1, the global router tries to minimize the gross delay in net skew. Skew control applies to all signal nets (except for small nets) but skew control for clock nets occurs only when **clockBalanced** is set to 1.

### **SYNTAX**

# groute\_skewControlWeight

### **DESCRIPTION**

The **groute\_skewControlWeight** variable determines the importance given to skew control on the net during global routing. You can set the skew control weight from 1 to 10 based on net criticality.

# **SYNTAX**

# groute\_speed

# **DESCRIPTION**

The **groute\_speed** variable specifies the effort at which the global router should run. The global router runs a different number of phases, depending on the specified value. It is recommended you run the router in default mode.

### **SYNTAX**

# groute\_timingDriven

### **DESCRIPTION**

The **groute\_timingDriven** variable turns timing-driven global routing on or off. The **timingWeight** variable controls the trade-off between timing and wire length during global routing. By default, timing-driven mode is turned off.

# **SYNTAX**

# $groute\_timingWeight$

### **DESCRIPTION**

The **groute\_timingWeight** variable sets the weight given to the timing relative to wire length during global routing. This variable is effective only in timing-driven mode.

# **SYNTAX**

# $groute\_turboMode$

# **DESCRIPTION**

The  ${\tt groute\_turboMode}$  variable is used to improve runtime.

# **SYNTAX**

# $groute\_verReserveTracks\\$

### **DESCRIPTION**

The **groute\_verReserveTracks** variable determines the number of vertical free tracks reserved in each gcell.

# **SYNTAX**

# groute\_xtalkWeight

# **DESCRIPTION**

The  ${\tt groute\_xtalkWeight}$  variable defines the weight given to crosstalk prevention during global routing.

# **SYNTAX**

# hdl\_variables

#### **SYNTAX**

```
"]["
string bus_dimension_separator_style =
string bus_minus_style =
                                           "-%d"
                                          "%s[%d]"
string bus_naming_style =
long design_filename_length = "0"
Boolean hdl_keep_licenses =
                                "true"
string hdl_preferred_license =
Boolean hdlin_auto_save_templates = "false"
Boolean hdlin_check_input_netlist = "false"
Boolean hdlin_check_no_latch = "false"
Boolean hdlin_elab_errors_deep = "false"
Boolean hdlin_enable_assertions = "false"
Boolean hdlin_enable_configurations = "false"
Boolean hdlin_enable_rtldrc_info = "false"
Boolean hdlin_ff_always_async_set_reset = "true"
Boolean hdlin_ff_always_sync_set_reset = "false"
string hdlin_field_naming_style = ""
string hdlin_generate_naming_style = "%s_%d"
string hdlin_generate_separator_style = "_"
Boolean hdlin_ignore_textio_constructs = "true"
Boolean hdlin_infer_function_local_latches = "false"
string hdlin_infer_multibit = "default_none"
string hdlin_infer_mux = "default"
string hdlin_keep_signal_name = "all_driving"
Boolean hdlin_latch_always_async_set_reset = "false"
Boolean hdlin_module_arch_name_splitting = "false"
int hdlin_module_name_limit = 256
int hdlin_mux_oversize_ratio = 100
int hdlin_mux_size_limit = 32
int hdlin_mux_size_min = 2
int hdlin_mux_size_only = 1
int hdlin_optimize_pla_effort = 2
string hdlin_preserve_sequential = "none"
string hdlin_presto_cell_name_prefix = "C"
string hdlin_presto_net_name_prefix = "N"
Boolean hdlin_prohibit_nontri_multiple_drivers = "true"
string hdlin_reporting_level = "basic"
Boolean hdlin_shorten_long_module_name = "false"
Boolean hdlin_subprogram_default_values = "false"
int hdlin_sv_ieee_assignment_patterns = 1
string hdlin_sv_packages = "enable"
Boolean hdlin_sv_tokens = "false"
Boolean hdlin_upcase_names = "false"
Boolean hdlin_vhd193_concat = "true"
Boolean hdlin_vhdl_87 = "false"
int hdlin_vrlg_std = 2001
int hdlin_while_loop_iterations = 1024
string hlo_resource_allocation = "constraint_driven"
string hlo_resource_implementation = "use_fastest"
string systemcout_levelize = "true"
string template_naming_style = "%s_%p"
```

```
string template_parameter_style = "%s%d"
string template_separator_style = "_"
Boolean verilogout_equation = "false"
Boolean verilogout_higher_designs_first = "FALSE"
Boolean verilogout_ignore_case = "false"
list verilogout_include_files = {}
Boolean verilogout_no_tri = "false"
Boolean verilogout_single_bit = "false"
string verilogout_unconnected_prefix = "SYNOPSYS_UNCONNECTED_"
string xterm executable = "xterm"
```

#### DESCRIPTION

These variables affect the read and write commands for Verilog and VHDL.

For more information on Verilog and VHDL variables, refer to the HDL Compiler for Verilog Reference and VHDL Compiler Reference manuals.

For a list of these variables and their current values, type **print\_variable\_group hdl**. To view this manual page online, type **help hdl\_variables**. To view an individual variable description, type **help var**, where var is the variable name.

bus\_dimension\_separator\_style

This variable affects the **read** command with the **verilog**, **vhdl or edif** format options. In conjunction with the **bus\_naming\_style** variable,

bus\_dimension\_separator\_style controls the naming of individual bit-blasted ports derived from multidimensional arrays. This variable also affects the naming of bit-blasted multidimensional instance arrays and bit-blasted multidimensional net arrays in exactly the same way for ports.

bus\_minus\_style

This variable affects the **read** command with **vhd1** format option. For this option, this variable controls the naming of individual members of bitblasted port, instance, or net busses with negative indices.

bus\_naming\_style

This variable affects the **read**, **write**, and **create\_schematic** commands. For the **read** command with the **vhdl** or **verilog** format options, this variable controls the naming of bit-blasted ports in **dc\_shell** when they are created from multidimensional busses in the original source.

For the **write** command with the **edif** format option, this variable controls the naming of individual members of each bus in the edif output. Also, together with the **bus\_range\_separator\_style** and **bus\_multiple\_separator\_style** variables, this variable controls how ranged names of busses are written to the edif output.

For the **create\_schematic** command, this variable controls the naming of bus rippers that rip off bits from bussed nets. Together with the **bus\_range\_separator\_style** variable, it also controls the naming of bussed nets, bussed ports, and bussed rippers in the schematic. Works the same as **write -f edif**.

#### hdl\_keep\_licenses

When true (the default value), hdl licenses that are checked out remain checked out throughout the dc\_shell session. When this variable is false, hdl

licenses are released during execution of **compile**, after **compile** has completed the subtasks that require the license.

#### hdl\_preferred\_license

Selects an hdl license to check out, if none is currently checked out. Allowed values are vhdl, which selects the VHDL-Compiler license, or verilog, which selects the HDL-Compiler license.

#### hdlin\_auto\_save\_templates

Controls whether HDL designs containing parameters are read in as templates. The default is false.

#### hdlin check input netlist

Instructs the Verilog netlist reader in dc\_shell/psyn\_shell to check for the names conflict. The default is false.

#### hdlin\_check\_no\_latch

When true, a warning message is issued if a latch is inferred from a design. This is useful for verifying that a combinational design does not contain memory components. The default is false.

#### hdlin\_elab\_errors\_deep

Allows the user to be in debug mode to clean RTL with elaboration errors, link errors and internal errors or not. The default is false.

#### hdlin enable assertions

Control Presto HDL compiler's use of SystemVerilog Assertions. The default is false.

#### hdlin enable configurations

Control the configuration support by Presto VHDL. The default is false.

#### hdlin\_enable\_rtldrc\_info

When true, RTL TestDRC filename and linenumber information is created for designs processed by subsequent dc\_shell commands. When false, no RTL TestDRC information is created.

#### hdlin\_ff\_always\_async\_set\_reset

When true (the default value), the HDL Compiler checks and reports asynchronous set and reset conditions of flip-flops. Setting this variable to false disables this behavior. Set this variable to false if you: do not use asynchronous set or reset conditions; do not want asynchronous set or reset devices inferred; and/or want your design to be input faster.

#### hdlin\_ff\_always\_sync\_set\_reset

When *true*, for a design subsequently analyzed, every constant 0 loaded on a flip-flop under the clock event is used for synchronous reset, and every constant 1 loaded on a flip-flop under the clock event is used for synchronous set. The default is *false*.

#### hdlin\_field\_naming\_style

Defines the parts of the net names that Presto HDL Compiler generates corresponding to the fields in VHDL records or in SystemVerilog structs. By default, the hdlin\_field\_naming\_style is derived from the bus\_naming\_style and bus\_dimension\_separator\_style. The default is empty string "".

#### hdlin\_generate\_naming\_style

Specifies the naming style for generated design instances in VHDL designs. The default is \$s \$d.

#### hdlin\_generate\_separator\_style

Specifies the separator string for instances generated in multiple-nested loops. The default is  $\_$ .

#### hdlin\_ignore\_textio\_constructs

Controls whether the two commands **read** and **analyze** should warn or error when encountering STD.TEXTIO constructs in VHDL code. The default is *true*.

#### hdlin infer function local latches

Controls whether the Presto HDL Compiler infers latches inside functions and tasks. The default is false.

#### hdlin infer multibit

Specifies inference of multibit components for an entire design. The allowed values for **hdlin\_infer\_multibit** are *default\_all*, *default\_none*, and *never*. The default is *default\_none*.

#### hdlin\_infer\_mux

When all, HDL Compiler attempts to infer a MUX\_OP for a signal/variable assigned in a case statement. When none, HDL Compiler does not attempt to infer any MUX\_OPs for a Verilog/VHDL design. When default (the default value), HDL Compiler attempts to infer a MUX\_OP for a signal/variable assigned in a case statement if the statement is in a process associated with the infer\_mux attribute/directive.

#### hdlin keep signal name

Determines whether HDL Compiler attempts to keep a signal name. The allowed values are **all**, **none**, **user**, **user\_driving**, and **all\_driving**. The default is all\_driving.

#### hdlin latch always async set reset

Uses, for asynchronous reset, every constant 0 loaded on a latch, and uses, for asynchronous set, every constant 1 loaded on a latch, for a design subsequently analyzed. The default is false.

#### hdlin\_module\_arch\_name\_splitting

Controls whether Presto HDL Compiler recognizes a special format of Verilog module names, which allows users to specify both a module and an implementation architecture. The default is false.

#### hdlin\_module\_name\_limit

The length threshold for compressing elaborated module names when hdlin\_shorten\_long\_module\_name is true. The default is 256.

#### hdlin\_mux\_oversize\_ratio

An integer that prevents inference of a sparse multiplexor. When the ratio of MUX\_OP data inputs to unique data inputs is above the **hdlin\_mux\_oversize\_ratio**, a MUX\_OP will not be inferred. The default ratio is 100.

#### hdlin\_mux\_size\_limit

An integer that limits the number of inputs of an inferred multiplexer. The default is 32. HDL Compiler does not generate MUX\_OPs for multiplexers specified with more than this maximum number of inputs. The size of a multiplexer can be impounded by nested **if** or **case** statements.

#### hdlin\_mux\_size\_min

Sets the lower bound for the number of inputs required to infer a multiplexer. The default value is 2.

#### hdlin\_mux\_size\_only

Controls which MUX\_OP cells receive the **size\_only** attribute in Presto HDL Compiler. When 0, no cells receive the **size\_only** attribute. When 1, MUX\_OP cells that are generated with the RTL **infer\_mux** pragma and that are on set/reset signals receive the **size\_only** attribute. When 2, all MUX\_OP cells that are generated with the RTL **infer\_mux** pragma receive the **size\_only** attribute. When 3, all MUX\_OP cells on set/reset signals receive the **size\_only** attribute. When 4, all MUX\_OP cells receive the **size\_only** attribute. The default value is 1.

#### hdlin\_optimize\_pla\_effort

Controls the effort the Presto HDL Compiler puts into optimization of PLA like constant CASE statements. The allowed values are 1, 2 and 3. The default value is 2.

#### hdlin preserve sequential

Controls whether the **elaborate** and **read** commands retain unloaded sequential cells in the design. The allowed values are none (or false), all (or true), all+loop\_variables (or true+loop\_variables), ff, ff+loop\_variables, latch, and latch+loop\_variables. The default value is none.

#### hdlin\_presto\_cell\_name\_prefix

Sets the internal cell name prefix for HDL Compiler. The default value is C.

#### hdlin presto net name prefix

Sets internal net name prefix for HDL Compiler. The default value is N.

#### hdlin\_prohibit\_nontri\_multiple\_drivers

Controls whether the HDL Compiler issues an error, or only a warning, when it finds multiple drivers of a net. The default is true.

## hdlin\_reporting\_level

Determines whether HDL Compiler prints which information in the report. The allowed values are none, basic, comprehensive, and verbose. The default is basic.

#### hdlin\_shorten\_long\_module\_name

Controls whether  $\mbox{HDL}$  Compiler compresses long names of elaborated modules. The default is  $\mbox{\it false}$ .

#### hdlin\_subprogram\_default\_values

Determines which value HDL Compiler will use as the default value for variables, 'LEFT of its type or 0s. When this variable is set to *true*, 'LEFT of the type of variable is used as its default value. If you set this variable to *false*, 0s are used. The default is *false*.

#### hdlin\_sv\_ieee\_assignment\_patterns

Controls the level of support for IEEE-1800 SystemVerilog assignment patterns. The allowed values are 0, 1 and 2. When 0, the IEEE-1800 SystemVerilog assignment patterns are not supported. When 1, the IEEE-1800 SystemVerilog assignment patterns are supported in the right side of all legal, synthesizable assignment-like contexts, except module and interface instantiations. When 2, the IEEE-1800 SystemVerilog assignment patterns are supported in the right side of all legal, synthesizable assignment-like contexts, including module instantiations. The default value is 1.

#### hdlin\_sv\_packages

Specifies whether and how System Verilog packages should be analyzed. The allowed values are none, chain, dont\_chain, and enable. The default value is enable.

#### hdlin\_sv\_tokens

Specifies whether a tokens file should be written out during the analysis of SystemVerilog designs. The default is *false*.

#### hdlin\_upcase\_names

Controls whether identifiers in the Verilog source code are converted to uppercase letters or left in their original case. The default is false.

#### hdlin vhdl93 concat

Controls the concatenation behavior the tool uses to conform to the VHDL '93 Standard or the VHDL '87 Standard. The default is true.

#### hdlin vhdl 87

Controls whether VHDL Compiler (Presto) follows VHDL '93 Standard or VHDL '87 Standard. The default is false.

#### hdlin\_vrlg\_std

Controls whether Presto Verilog/SystemVerilog enforces Verilog 1995 or Verilog 2001 or Verilog/SystemVerilog 2005 or SystemVerilog 2009. The allowed values are 1995, 2001, 2005, and 2009. The default is 2001.

#### hdlin while loop iterations

Places an upper bound on the number of times a loop is unrolled (to prevent potential infinite loops). The default is 1024.

#### hlo\_resource\_allocation

Sets the default resource sharing type if the **resource\_allocation** attribute is not set. Allowed values are *constraint\_driven*, *area\_only*, *area\_no\_tree\_balancing* and *none*.

#### hlo resource implementation

Sets the default implementation selection type if the **resource\_implementation** attribute is not set. Allowed values are *constraint\_driven*, *area\_only*, and *use\_fastest*.

#### systemcout\_levelize

Levelizes and flattens the netlist (when true) and replaces standard DesignWare operations with simulatable SystemC, before writing out the netlist, during **write -f systemc** command activity.

#### template\_naming\_style

One of three string variables that determine the naming conventions for parameterized modules (templates). Determines what character(s) will appear between the design name and the parameter name. The default is an underscore(\_).

#### template\_parameter\_style

One of three string variables that determine the naming conventions for parameterized modules (templates). Determines what character(s) will appear between the parameter name and its value. The default is null (no separation).

#### template\_separator\_style

One of three string variables that determine the naming conventions for parameterized modules (templates). Determines what character(s) will appear between parameter names for templates that have more than one parameter. The default is an underscore (\_).

#### verilogout\_equation

When true, writes Verilog "assign" statements (Boolean equations) for combinational gates, rather than gate instantiations.

#### verilogout\_higher\_designs\_first

When *true*, writes Verilog "modules" ordered so that higher level designs come before lower level designs as defined by the design hierarchy. Default is to write lower level designs first.

#### verilogout\_ignore\_case

When *true*, case is not considered when identifiers are compared against Verilog reserved words.

#### verilogout\_include\_files

write -f verilog writes an include statement with the value that you set in
this variable.

#### verilogout no tri

When true, three-state nets are declared as Verilog "wire" instead of "tri." This variable is useful in eliminating "assign" primitives and "tran" gates in the Verilog output.

#### verilogout\_single\_bit

When true, does not output vectored ports in Verilog output. Instead, all vectors are written as single bits.

#### verilogout\_unconnected\_prefix

When this variable is set, the verilog writer in dc\_shell uses this name to create unconnected wire names. The general form of the is "SYNOSPYS\_UNCONNECTED\_%d".

## xterm\_executable

Specifies the path to an xterm program that is spawned to run Synopsys analysis tools such as RTL Analyzer or BCView. If an xterm is not found in your path, you can set this variable to point to an xterm executable.

## **SEE ALSO**

elaborate (2), read (2), write (2).

## hdlin auto save templates

Controls whether HDL designs containing parameters are read in as templates.

#### **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

hdl\_variables

#### DESCRIPTION

This variable, when set to true, reads in HDL designs containing parameters as templates. HDL parameter files include Verilog modules with parameter declarations and VHDL entities with generic declarations.

When an HDL file is read in as a template, it can be manipulated with the **printvar - templates**, **remove\_template**, and **elaborate** commands. The template can also be built automatically when instantiated from another HDL design.

When false (the default value), HDL designs are read in and built instantly. This can be overridden for a design with a template pseudo comment.

For Verilog, place the following comment anywhere in the module:

#### // synopsys template

For VHDL, place the following comment in the entity after the port declaration:

#### -- synopsys template

To determine the current value of this variable, use the **printvar hdlin\_auto\_save\_templates** command. For a list of HDL variables and their current values, use the **print\_variable\_group hdl** command.

## **SEE ALSO**

template\_parameter\_style(3)
template\_separator\_style(3)

## hdlin\_enable\_assertions

Control Presto HDL compiler's use of SystemVerilog Assertions.

#### **TYPE**

Boolean

#### **DEFAULT**

false

## **GROUP**

hdl\_variables

#### DESCRIPTION

Setting hdlin\_enable\_assertions to true allows the elaborate and read\_sverilog commands to process a synthesis-friendly subset of SystemVerilog RTL Assertions. Facts added via assertions can contribute to optimization by ruling out machine states that cannot arise during normal operation of the design. This switch controls actions taken only during elaborate-phase, including elaborations that occur during linkage or compilation.

To be activated, an assertion statement must belong to a narrow category of synthesizable deferred immediate assertions. It must have a dedicated statement label that gives it a unique, lexically scoped, name. And it must be **analyze**'d in **sverilog** format (or by **read\_sverilog**).

- The asserted expression should compare only one variable or signal to a compiletime constant, or else
- It should make a \$onehot or \$onehot0 claim about a collection of signal wires.

Consult the SystemVerilog User Guide for the exact definition of the subset currently supported by this release. All labelled assertions within this subset survive analysis regardless of the enable\_assertions switch setting.

To confirm that an assertion should be considered during optimization:

- Set hdlin\_enable\_assertions true when it is being elaborated, and
- Set the lexically scoped name of its statement label as an element of the **confirmed\_SVA()** array variable in the dc\_shell environment in which the assertion is elaborated; give it the value *true*.

When all the above conditions are met, the labeled and confirmed assertions encoded in the intermediate (or template) design files can begin to influence logic minimization done by Presto HDL compiler. Note that either linking or elaborating designs with unresolved template references can cause subdesign elaborations whose confirmed assertions may also be exploited by Presto's optimizations. Here is an

```
example that confirms three assertions named "assertion_label1:,
   "global_assertion1", and "assumption_about_port":

   analyze -f sverilog my_file.sv
    # The following lines can be brought in via a source command
   set confirmed_SVA(module1.scope1.assertion_label1) true
   set confirmed_SVA(module1.global_assertion1) true
   set confirmed_SVA(module2.generated_scope[0].assumption_about_port) true
   set hdlin_enable_assertions true
   elaborate module2
```

## **SEE ALSO**

## hdlin\_mux\_size\_only

Controls which MUX\_OP cells receive the **size\_only** attribute in Presto HDL Compiler.

#### **TYPE**

integer

#### **DEFAULT**

1

## **GROUP**

hdl\_variables

#### DESCRIPTION

To ensure that MUX\_OP GTECH cells are mapped to MUX technology cells, you must apply a **size\_only** attribute to the cells to prevent logic decomposition in later optimization steps. Beginning with the B-2008.09-SP3 release, you can control which MUX\_OP cells receive the **size\_only** attribute by using the **hdlin\_mux\_size\_only** variable. The following options are valid for **hdlin\_mux\_size\_only**:

- O Specifies that no cells receive the size\_only attribute
- 1 Specifies that MUX\_OP cells that are generated with the RTL **infer\_mux** pragma and that are on set/reset signals receive the **size\_only** attribute
- 2 Specifies that all MUX\_OP cells that are generated with the RTL **infer\_mux** pragma receive the **size\_only** attribute
- **3** Specifies that all MUX\_OP cells on set/reset signals receive the **size\_only** attribute: for example, MUX\_OP cells that are generated by the **hdlin\_infer\_mux** variable set to **all**
- 4 Specifies that all MUX\_OP cells receive the size\_only attribute: for example, MUX\_OP cells that are generated by the hdlin\_infer\_mux variable set to all.

## **SEE ALSO**

set\_size\_only(2)

# hdlin\_optimize\_pla\_effort

Controls the effort the Presto HDL Compiler puts into optimization of PLA like constant CASE statements

## **TYPE**

integer

## **DEFAULT**

2

## **GROUP**

hdl\_variables

## **DESCRIPTION**

This variable controls the effort that the Presto HDL Compiler puts into optimization of constant CASE statements that are FULL and PARALLEL.

The default value of this variable is 2. Default value can be overridden With 1 or 3. When the default value is overridden with 1, optimization of the constant CASE statement may be less likely. If the default value is overridden with 3, Presto will put higher effort in optimization of the constant CASE statements.

## hdlin\_reporting\_level

Determines which information Presto HDL Compiler prints in the report.

#### **TYPE**

string

## **DEFAULT**

basic

## **GROUP**

hdl\_variables

#### DESCRIPTION

This variable controls the amount of output information to be included in the Presto (elaboration) report.

The following information is under control:

floating\_net\_to\_ground prints the report for floating net connects to ground. This
variable is better used in conjunction with the set hdlin\_keep\_signal\_name user
command and is not guaranteed to report all nets. The check\_design command is
recommended for detecting unconnected pins and ports.

fsm prints the report for inferred state variables.

inferred\_modules prints the report for inferred sequential elements.

mux\_op prints the report for MUX\_OPs.

syn\_cell prints the report for synthetic cells.

tri\_state prints the report for inferred tri-state elements.

The hdlin\_reporting\_level variable can be set to 4 base settings: none, basic, comprehensive, and verbose, as shown in the following table:

Table 1 Base Settings

			+	
Information included in report	none	basic	comprehensive	verbose
floating_net_to_ground	false	false	true	true
fsm	false	false	true	true
inferred_modules	false	true	true	verbose
mux_op	false	true	true	true
syn_cell	false	false	true	true
tri_state	false	true	true	true
	<b></b>		+	

In addition to the base settings above, you can also modify the base settings to have fine grain control of individual reports through either adding (+) or

subtracting (-) specific report(s) from the base setting with the following keywords:

floating\_net\_to\_ground
fsm
syn\_cell
mux\_op
inferred\_modules
tri\_state

## **EXAMPLES**

The following example uses comprehensive-fsm:

## set hdlin\_reporting\_level comprehensive-fsm

The generated report shows the following settings:

floating\_net\_to\_ground true fsm false inferred\_modules true mux\_op true syn\_cells true tri\_states true

The following example uses verbose-mux\_op-tri\_state:

#### set hdlin\_reporting\_level verbose-mux\_op-tri\_state

The generated report shows the following settings:

floating\_net\_to\_groundi true
fsm true
inferred\_modules verbose
mux\_op false
syn\_cell true
tri\_statei false

The following example shows two commands that generate equivalent reports:

set hdlin\_reporting\_level basic+floating\_net\_to\_ground+syn\_cell+syn\_cell+fsm
set hdlin\_reporting\_level comprehensive

## **SEE ALSO**

hdl\_variables(3)

## hdlin\_sv\_ieee\_assignment\_patterns

Controls the level of support for IEEE-1800 SystemVerilog assignment patterns.

## **TYPE**

integer

## **DEFAULT**

1

## **GROUP**

hdl\_variables

## **DESCRIPTION**

This variable controls the level of support for IEEE-1800 SystemVerilog assignment patterns.

The value of this variable can be overridden to 0 or to 2. When the value of this variable is 0, the IEEE-1800 SystemVerilog assignment patterns are not supported. When the value of this variable is set to 1, the IEEE-1800 SystemVerilog assignment patterns are supported in the right side of all legal, synthesizable assignment-like contexts, except module and interface instantiations. When the value of this variable is set to 2, the IEEE-1800 SystemVerilog assignment patterns are supported in the right side of all legal, synthesizable assignment-like contexts, including module instantiations.

Values less than 0 are treated as 0. Values greater than 2 are treated as 2.

## **SEE ALSO**

hdl variables(3)

## hdlin\_sv\_packages

Specifies whether and how System Verilog packages should be analyzed.

#### **TYPE**

string

## **DEFAULT**

enable

## **GROUP**

hdl\_variables

#### DESCRIPTION

Specifies which, if any, semantics the analyze or read command should apply when a -format sverilog source file declares a package. The setting affects the analyze step of SystemVerilog package declarations or references; it has no effect during elaborate: all synthesizable package semantics (including VHDL packages) are supported by elaborate, link and compile. The allowed values for hdlin\_sv\_packages are none, chain, dont\_chain and the recommended setting: enable.

The setting none prevents parsing of package declarations or references.

All other settings accept "packages" (declarations, references and imports) as specified in section 19.2 of the IEEE-1800-2005 System Verilog standard. The default (and recommended) setting for SV package users is *enable*, it provides a synthesizable subset of packages that is compatible with the current release of Synopsys' VCS and Formality products.

Although the SV package standard was approved after the first commercial implementations had been released, there is only one known dialect incompatibility. If you receive a VER-934 Informational message, you may need to choose a specific package definition to be compatible with your local simulation tool. The only difference is in how an *import* statement treats names imported into the topmost (global) scope of a package\_declaration:

- The *dont\_chain* setting prevents imported names from being re-exported to clients of the package being declared.
- The *chain* setting always re-exports names that are imported into the global scope of a package; they may all be imported by the intermediate package's clients. An imported name and its definition which are re-exported ("chained" in VCS parlance) will not collide or interfere with copies of themselves in those cases where several intermediate packages redistribute content they acquired from a common source package (provided they all acquire it from a compatible analyzed version of the same source file).

In both variants, an imported name can be used freely within a package declaration to implement the package's exported content. The analyzed result, a file named <package\_identifier>.pvk, always contains a full copy of all imported content. A package's .pvk file can stand alone; it does not require its clients to access the .pvk files that supplied its imported ingredients (unlike source-level file inclusion).

The chaining issue only concerns whether imported names become explicitly visible to an intermediate package's clients as do objects explicitly declared at the outermost level of the intermediate package. Because a wildcard "import intermediate\_pkg::\*;" encumbers all of the exportable names found in "intermediate\_pkg", the chain/dont\_chain choice can alter the outcome of name resolutions when several packages are combined in a downstream client.

The setting of hdlin\_sv\_packages at the time a package is analyzed is compiled into a "visibility" property on the imported, global names in the resulting .pvk file. This is an independent property that can be different at each level of a supply chain; it is not an inherited property of the name itself. A VER-934 informational message always indicates how this property is being set for those names where it may eventually matter.

Synopsys feels that intermediate (redistribution) packages are a valuable means to manage the "greatest hits" likely to be found in large design shops. In future releases, the *enable* setting will continue to track developments as the definition of SV packages converges on a comprehensive standard. The settings *chain* and *dont\_chain* will continue to implement the *import\_statement* semantics specified above, one of which will eventually be ruled non-standard.

For details, refer to the IEEE-1800-2005 System Verilog Reference Manual or the VCS Simulation Compiler Reference Manual.

To determine the current value of this variable, type **printvar hdlin\_sv\_packages**. For a list of hdl variables and their current values, type **print\_variable\_group hdl**.

## **SEE ALSO**

hdl\_variables(3)

# hercules\_home\_dir

Specifies the path to the Hercules installation to be used for VUE to ICC integration.

## **TYPE**

string

## **DEFAULT**

11 1

## **DESCRIPTION**

This variable specifies the version of Hercules which should be used to load the Hercules extensions to the ICC GUI. This extension provides additional functions for launching Hercules VUE and connecting it to the ICC GUI. If this variable is set (and if it points to a valid Hercules installation) then the Hercules extensions to the ICC GUI will be automatically loaded when the ICC GUI is first brought up. If you have the HERCULES\_HOME\_DIR environment variable set, but you do not wish to have the Hercules GUI extensions loaded into ICC, then set this variable in your .synopsys\_dc.setup file to "".

## hier\_dont\_trace\_ungroup

Disables ungroup tracing set on the design with the ungroup command.

## **TYPE**

Boolean

## **DEFAULT**

0

## **DESCRIPTION**

Disables ungroup tracing set on the design with the **ungroup** command. When **hier\_dont\_trace\_ungroup** is set to 0 (the default), the **ungroup** command places on the design being ungrouped a string attribute that describes the ungroup operation. Other tools (for example, RTL Analyzer) can later use the attribute to recreate the ungroup operation and thus trace between the mapped and GTECH (generic) circuits.

Setting hier\_dont\_trace\_ungroup to 1 disables ungroup tracing and can increase the efficiency of the ungroup and other commands.

## **SEE ALSO**

ungroup(2)

# high\_fanout\_net\_pin\_capacitance

Specifies the pin capacitance used to compute the loading of high-fanout nets.

## **TYPE**

float

#### **DEFAULT**

1.000000

## **GROUP**

timing\_variables

#### DESCRIPTION

Specifies the pin capacitance used to compute the loading of high-fanout nets.

The pin capacitance for high-fanout nets is computed by multiplying the capacitance specified by the **high\_fanout\_net\_pin\_capacitance** variable times the high-fanout threshold.

For best results the pin capacitance chosen should be large enough to cause violations on all constrained high-fanout nets. This should force the nets to be replaced with buffer trees during compilation.

To determine the current value of this variable, type **printvar high\_fanout\_net\_pin\_capacitance**. For a list of all timing variables and their current values, type **print\_variable\_group timing**.

## **SEE ALSO**

high\_fanout\_net\_threshold(3)

## high\_fanout\_net\_threshold

Specifies the minimum number of loads for a net to be classified as a high-fanout net.

#### **TYPE**

integer

#### **DEFAULT**

1000

#### **GROUP**

timing\_variables

## **DESCRIPTION**

Specifies the minimum number of loads for a net to be classified as a high-fanout net.

Delays and loads of high-fanout are computed using a simplified model assuming a fixed fanout number. The rationale behind this is that delays of high-fanout nets are expensive to compute but such nets are often unconstrained (as in the case of global reset nets, scan enable nets, and so on). Those high-fanout nets that actually are constrained should eventually be replaced by buffer trees. So detailed delay calculations on such nets are expensive and usually unnecessary.

Setting the threshold to 0 (or to a very large number) ensures that no nets will be treated as high-fanout nets. However you should be aware that forcing fully accurate delay calculations on high-fanout can significantly increase compilation runtime in some cases.

The pin capacitance for high-fanout nets is computed by multiplying the capacitance specified by the **high\_fanout\_net\_pin\_capacitance** variable times the high-fanout threshold plus the number of net drivers.

The simplified net delay model is only used when computing data delays. Propagated clock latencies are always computed using the full accuracy net delay model.

To determine the current value of this variable, type **printvar high\_fanout\_net\_threshold**. For a list of all timing variables and their current values, type **print\_variable\_group timing**.

## **SEE ALSO**

high\_fanout\_net\_pin\_capacitance(3)

# icc\_magnetpl\_stop\_after\_seq\_cell

Controls if sequential cells need to be pulled towards a specified magnet during magnet\_placement the with -stop\_by\_sequential\_cells option.

## **TYPE**

Boolean

## **DEFAULT**

false

## **DESCRIPTION**

The icc\_magnetpl\_stop\_after\_seq\_cell variable controls whether sequential cells need
to be pulled towards a specified magnet when using the magnet\_placement command with
the -stop\_by\_sequential\_cells option. By default, the magnet placement operation is
terminated before the sequential cell element when specified with the 
stop\_by\_sequential\_cells option.

## **SEE ALSO**

get\_magnet\_cells(2)
magnet\_placement(2)

# icc\_snapshot\_storage\_location

Specifies the location for the create\_qor\_snapshot, remove\_qor\_snapshot, and report\_qor\_snapshot utilities.

## **TYPE**

string

## **DEFAULT**

snapshot

## **DESCRIPTION**

This variable specifies the location in which to store snapshot data for the **create\_qor\_snapshot** command. The **report\_qor\_snapshot** command generates and reports snapshot data from this location. The **remove\_qor\_snapshot** command deletes snapshot(s) from this location.

## **SEE ALSO**

create\_qor\_snapshot(2)

remove\_qor\_snapshot(2)

report\_qor\_snapshot(2)

# ignore\_guardband

Specifies that power switches inserted will not honor other voltage areas' guardband while executing command create\_power\_switch\_array. The default is false.

## **TYPE**

Boolean

## **DEFAULT**

false

## **DESCRIPTION**

When this variable is set *true*, power switches inserted by command create\_power\_switch\_array will not honor other voltage areas' guardband.

## **SEE ALSO**

create\_power\_switch\_array(2)

## ilm\_enable\_power\_calculation

Perform power calculation on design which is to be used as ILM block.

## **TYPE**

Boolean

## **DEFAULT**

true

## **GROUP**

power\_variables

## **DESCRIPTION**

create\_ilm command processes the hierarchical block and remove the core logic,
leaving only the interface logic behind. Subsequent power reporting commands cannot
report power consumption correctly as some logic is missing in the netlist.

The <code>ilm\_enable\_power\_calculation</code> variable is to instruct the <code>create\_ilm</code> command to invoke power calculation API. Power consumption of the ILM design is calculated before core logic removal during <code>create\_ilm</code>. The power data are stored as attributes on the ILM design, they will be used by <code>report\_power</code> command during the final assembly step of the entire chip. Thus <code>report\_power</code> command will be able to report more accurate power consumption for the designs with ILM blocks.

ilm\_enable\_power\_calculation is on by default. If power license is not available,
power calculation step will not be invoked.

## ilm preserve core constraints

Enables the ILM mode (ilm\_mode), which preserves constraints set on an interface logic model (ILM) core, if set to true.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **DESCRIPTION**

ILM mode supports budgeting of designs containing interface logic models (ILMs). When you set the value of the <code>ilm\_preserve\_core\_constraints</code> variable as true, you enable the tool to characterize such designs before the creation of constraint scripts using the <code>write\_script</code> command. For more information, see the man page for the <code>create\_ilm</code> command.

Operating in ILM mode, the tool captures commands that set constraints, if the commands try to access design objects that are cut out of the design, that is, objects that are not part of the interface logic. The tool captures all commands that attempt to retrieve objects from within an ILM and that try to set constraints on the objects.

When you then invoke the **characterize** command on a cell (a design instance), the ILM mode attaches to the design all captured commands that could affect this instance or any module in the hierarchical subtree of this instance. This occurs *only* if the characterized cell is an ILM cell or if it contains an ILM in its subtree.

When you follow the characterization of a cell with the **write\_script** command or the **write\_environment** command on the design (still in ILM mode), the "attached" commands appear at the end of the **write\_script** or **write\_environment** output. The tool modifies the commands before they print out, as follows:

- Hierarchical paths in the arguments are modified.
- Variable references are substituted with the variable value.

In the generated script

- The current design is set to the module the script is generated for. This might be different from the current design at the time the captured command executed. This change of scope needs to be reflected in the command's arguments
- Any variable reference (\$<varname>) in the command line is replaced by the value

of the corresponding variable at the time the captured command was executed.

Certain limitations to this approach exist, as follows:

- Use only very simple constraint commands. Do not use for loops, if statements, or any other Tcl construct.
- Use only the following commands while ILM mode is enabled:

concat create clock find list remove\_attribute set\_attribute set critical range set\_disable\_timing set\_dont\_touch set\_dont\_touch\_network set\_false\_path set\_input\_delay set max delay set\_min\_delay set\_multicycle\_path set\_operating\_conditions set\_output\_delay set\_wire\_load\_model

• You can also use commands starting with "get\_", such as

```
get_cells
get_ports
and so on
```

and commands starting with "set\_default\_", such as

```
set_default_input_delay
set_default_load
and so on
```

- Change the value of the **ilm\_preserve\_core\_constraints** variable only in the global scope. For example, do not enable ILM mode inside a for loop or inside a Tcl process.
- Do not change the value of Tcl variables while ILM mode is enabled.
- Do not use multiple commands in one line, separated by a semicolon.

• Do not source byte-code compiled Tcl scripts.

A command that the tool does not support will execute at the time you enter it at the command line (or source it). But the tool does not capture it, and therefore it is not added by **characterize**, nor is it printed out as a result of running write script.

ILM mode is helpful in the following activities:

- When you set constraints on a design containing ILMs.
- · When you perform budgeting and modifications on the design.
- When you create constraint files for subpartitions.

If you then load these subpartitions separately and replace the ILMs with the full design representation, the scripts ILM mode generates transfer all constraints from the original constraint file to that subpartition. This occurs even though you use an ILM representation to divide the constraints.

To see the current value of this variable, type

psyn\_shell-xg-t> printvar ilm\_preserve\_core\_constraints

#### **EXAMPLES**

In the following example, the tool reads in and processes a design that has one ILM called  $I_ALU$ , which is instantiated from the top level of the design.

```
psyn_shell-xg-t> read_db RISC_CORE_ILM.db
psyn_shell-xg-t> set ilm [get_cell I_ALU]
psyn_shell-xg-t> set dt "mult"
psyn_shell-xg-t> set ilm_preserve_core_constraints true
psyn_shell-xg-t> set_dont_touch [get_cells $ilm/*/$dt]
psyn_shell-xg-t> set_dont_touch [get_cells I_DATA_PATH/*]
psyn_shell-xg-t> characterize I_ALU
psyn_shell-xg-t> write_environment -cell I_ALU
-constraints -out I_ALU.con
```

The above example reads in a design that contains an ILM named I\_ALU; enables ILM mode; and sets some constraints on the design.

The example then creates a constraint script for the subinstance I\_ALU (by characterizing it and invoking the **write\_environment** command). The ILM mode adds to the generated output file the line **set\_dont\_touch [get\_cells \*/mult]**.

The first **set\_dont\_touch** command tries to retrieve cells from within the ILM. Because the command uses wildcards, it might set the don't touch attribute on fewer cells than exist in the ILM, in comparison with the execution on the full design. Thus the command is added to the script. If you then apply the script to the full design, it will rerun the command and set the constraint on all cells.

Before the tool added the command to the script, a variable reference was replaced by the variable value. In addition, the hierarchical path to the characterized module  $I_ALU$  was removed from any argument. For example,

```
The tool first transforms the argument $ilm/*/$dt to I_ALU/*/mult.
```

When it removes the path, the argument becomes  $^{\star}/\mathrm{mult}$ 

## **SEE ALSO**

characterize(2)
create\_ilm(2)
write\_environment(2)
write\_script(2)

# initial\_target\_library

Specifies the list of technology libraries of components to be used for the first part of leakage power optimization in **place\_opt**.

#### **TYPE**

list

## **DEFAULT**

11 11

## **GROUP**

system\_variables

## **DESCRIPTION**

Leakage power can be optimized for multi-vth designs in two different flows in **place\_opt**. One is to use all the target libraries throughout optimization. The other is to use a subset of target libraries in the first part of the optimization steps and all the libraries in the second part. **initial\_target\_library** specifies the list of technology libraries of components to be used for the first part of leakage power optimization **place\_opt**.

To determine the current value of this variable, use echo \$initial\_target\_library.

## **SEE ALSO**

place\_opt(2)
system\_variables(3)

# insert\_dft\_clean\_up

Causes the **insert\_dft** command to use area recovery techniques to reduce the amount of test point logic.

#### **TYPE**

string

## **DEFAULT**

true

## **GROUP**

insert\_dft variables

## **DESCRIPTION**

Causes the **insert\_dft** command to use area recovery techniques to reduce the amount of test point logic. The default is true. When the value of this variable is set to false, the **insert\_dft** command does not optimize the test point logic.

To determine the current value of this variable, type **printvar insert\_dft\_clean\_up**. For a list of all **insert\_dft** variables and their current values, type **print\_variable\_group insert\_dft**.

## **SEE ALSO**

## insert dft variables

Variables that affect the insert\_dft and preview\_dft commands.

#### **SYNTAX**

```
string insert_dft_clean_up = "true"
string test_point_keep_hierarchy = false
int compile_dont_use_dedicated_scanout = 1
string insert_test_design_naming_style = "%s_test_%d"
boolean insert_test_map_effort_enabled = "TRUE"
string test_clock_port_naming_style = "test_c%s"
boolean test dedicated subdesign scan outs = "FALSE"
int test_default_min_fault_coverage = 95
boolean test_disable_find_best_scan_out = "FALSE"
boolean test_dont_fix_constraint_violations = "FALSE"
int test_isolate_hier_scan_out = 0
string test_mode_port_inverted_naming_style = "test_mode_i%s"
string test_mode_port_naming_style = "test_mode%s"
string test_non_scan_clock_port_naming_style = "test_nsc_%s"
string test_scan_clock_a_port_naming_style = "test_sca%s"
string test_scan_clock_b_port_naming_style = "test_scb%s"
string test_scan_clock_port_naming_style = "test_sc%s"
string test_scan_enable_inverted_port_naming_style = "test_sei%s"
string test_scan_enable_port_naming_style = "test_se%s"
string test_scan_in_port_naming_style = "test_si%s%s"
string test_scan_out_port_naming_style = "test_so%s%s"
string test_mux_constant_so = "FALSE"
string test_mux_constant_si = "FALSE"
```

#### DESCRIPTION

These variables directly affect the **insert\_dft** and **preview\_dft** commands. Defaults are shown above, under Syntax.

For a list of **insert\_dft** variables and their current values, type **print\_variable\_group insert\_dft**. To view this manual page online, type **help insert\_dft\_variables**. To view an individual variable description, type **help var**, where var is the name of the variable.

insert\_dft\_clean\_up

When *true* (the default), **insert\_dft** uses area recovery techniques to reduce the amount of test point logic. When *false*, **insert\_dft** does not optimize the test point logic.

test\_point\_keep\_hierarchy

When false (the default), **insert\_dft** synthesizes test points and ungroups the test point design. When true, **insert\_dft** keeps each test point design in a separate level of hierarchy.

compile\_dont\_use\_dedicated\_scanout

When 1 (the default), test-ready **compile** (**compile -scan**), and subsequent compiles, do not use a scan cell's dedicated scan-out pin for functional

connections. When  $\theta$ , **compile** can use dedicated scan-out pins for functional connections.

#### insert\_test\_map\_effort\_enabled

When false, disables the -map\_effort option of insert\_scan and insert\_dft, thus disabling any potential use of sequential mapping-based scan selection. When true (the default), the -map\_effort option is enabled. Set this variable to false if you want the pre-3.3a behavior of insert\_dft with respect to selection of scan equivalents.

#### insert\_test\_design\_naming\_style

Specifies how **insert\_scan** and **insert\_dft** names new designs created during the addition of test circuitry. When **insert\_scan** or **insert\_dft** modifies a design by adding test circuitry, it creates the design with a new, unique name. The new name is derived from the original design name and the format specified by this variable.

#### test\_clock\_port\_naming\_style

Specifies the naming style used by **insert\_scan** and **insert\_dft** for global test signal ports created in designs during the addition of test circuitry. New ports are not added if suitable ports are identified with the **set\_scan\_signal** or **set\_signal\_type** command.

#### test\_dedicated\_subdesign\_scan\_outs

Constrains how **insert\_scan** and **insert\_dft** route scan chains. When *true*, makes DFT Compiler create dedicated scan-out ports on subdesigns. When *false* (the default), DFT Compiler uses existing subdesign ports where possible.

#### test default min fault coverage

Specifies the default desired minimum fault coverage percent for the current design for the partial scan test methodology when the **set\_min\_fault\_coverage** command has not be used for the current design.

#### test\_disable\_find\_best\_scan\_out

When false (the default), insert\_scan and insert\_dft select scan cell scanout pins that have the greatest timing slack. You can disable this behavior by setting the variable true.

#### test\_dont\_fix\_constraint\_violations

When false (the default), insert\_scan and insert\_dft attempt to minimize performance constraint violations. You can disable this behavior by setting the variable true.

#### test\_isolate\_hier\_scan\_out

When 1, **insert\_dft** inserts logic that isolates scan connections at hierarchical boundaries during functional operation; this can reduce dynamic switching currents and output loading. When 0 (the default), no logic is inserted. The variable does not affect **insert\_scan** commands.

## test\_mode\_port\_inverted\_naming\_style

Specifies the style used to name new type test\_hold\_logic\_zero test mode signal ports. New ports are not added if suitable ports are identified using **set\_dft\_signal**.

test\_mode\_port\_naming\_style

Used the same as test\_mode\_port\_inverted\_naming\_style .

test\_non\_scan\_clock\_port\_naming\_style

Specifies how to name ports created by clock gating for nonscan clocks. The %s is filled with a string identifying the original clock, its inversion (either "i" for inverted or "n" for not-inverted), and inactive level (either 0 or 1).

test\_scan\_clock\_a\_port\_naming\_style

Used the same as test\_clock\_port\_naming\_style.

test scan clock b port naming style

Used the same as test\_clock\_port\_naming\_style .

test\_scan\_clock\_port\_naming\_style

Used the same as test\_clock\_port\_naming\_style .

test\_scan\_enable\_inverted\_port\_naming\_style

Used the same as test\_clock\_port\_naming\_style .

test\_scan\_enable\_port\_naming\_style

Used the same as test\_clock\_port\_naming\_style .

test\_scan\_in\_port\_naming\_style

Specifies the naming style used by **insert\_dft** for serial test-signal ports created in designs during the addition of test circuitry. New ports are not added if suitable ports are identified with the **set\_scan\_signal** or **set\_signal\_type** command.

test\_scan\_out\_port\_naming\_style

Used the same as test\_scan\_in\_port\_naming\_style .

test\_mux\_constant\_so

Specifies how scan insertion uses a port you declare as scan output when this one is tied high or to the ground in functional mode. When you set this variable to false (the default value), scan insertion ignores the tie-off logic and directly uses the port as a scan output. This might change the output of the design during functional mode. When you set this variable to true, scan insertion multiplexes the scan output signal with the constant logic, using the scan enable signal to control the multiplexer.

test\_mux\_constant\_si

Specifies how scan insertion uses a port you declare as scan input when this one is tied high or to the ground in functional mode. When you set this variable to false (the default value), scan insertion ignores the tie-off logic and directly uses the port as a scan input. This might change the output of the design during functional mode. When you set this variable to true, scan insertion multiplexes the scan input signal with the constant logic, using the scan enable signal to control the multiplexer.

## **SEE ALSO**

insert\_dft (2), preview\_dft (2); compile\_dont\_use\_dedicated\_scan\_port (3),

insert\_test\_design\_naming\_style (3), test\_clock\_port\_naming\_style (3),
test\_default\_min\_fault\_coverage (3), test\_mode\_port\_inverted\_naming\_style (3),
test\_mode\_port\_naming\_style (3), test\_isolate\_hier\_scan\_out (3),
test\_non\_scan\_clock\_port\_naming\_style (3), test\_scan\_clock\_a\_port\_naming\_style (3),
test\_scan\_clock\_b\_port\_naming\_style (3), test\_scan\_clock\_port\_naming\_style (3),
test\_scan\_enable\_inverted\_port\_naming\_style (3), test\_scan\_in\_port\_naming\_style (3),
test\_scan\_out\_port\_naming\_style (3), insert\_test\_map\_effort\_enabled (3).

## insert\_test\_design\_naming\_style

Specifies how the **insert\_dft** command names new designs created during the addition of test circuitry.

#### **TYPE**

string

#### **DEFAULT**

#### **GROUP**

insert\_dft\_variables

## **DESCRIPTION**

Specifies how the **insert\_dft** command names new designs created during the addition of test circuitry. When **insert\_dft** modifies a design by adding test circuitry, it creates the design with a new, unique name. The new name is derived from the original design name and the format specified by this variable.

This variable must contain only one %s (percent s) and %d (percent d) character sequence. The percent sign has special meaning in the formatting process. To use a percent sign in the design name, two are needed in the variable setting (%%).

When **insert\_dft** generates a new design name, it replaces %s with the original design name and %d with an integer. The integer is one that ensures the new name is unique. A single percent sign is substituted for %%.

For example, if this variable is set to %s\_test\_%d, and the original design name is my\_design, the new design name is:

my\_design\_test\_1

If the **insert\_dft** command is repeated (for example, with a different test methodology), the new design name is:

my\_design\_test\_2

To determine the current value of this variable, type **printvar** insert\_test\_design\_naming\_style. For a list of insert\_dft variables and their current values, type **print\_variable\_group insert\_dft** command.

#### **SEE ALSO**

insert\_dft\_variables(3)

# insert\_test\_variables

This command has become obsolete with 2000.04 ralease, and has been replaced by  ${\tt insert\_dft\_variables}$ .

## io variables

Variables that affect the read\_file, read\_lib, write, and write\_lib commands.

#### **SYNTAX**

```
Boolean bus_inference_descending_sort =
string bus_inference_style =
string equationout_and_sign = "*"
string equationout_or_sign = "+"
Boolean equationout_postfix_negation = "true"
Boolean hdlout_internal_busses = "false"
integer libgen_max_difference = "1"
Boolean pla_read_create_flip_flop = "false"
Boolean read_db_lib_warnings = false
list read_name_mapping_nowarn_libraries = {"lsi_10k"}
Boolean read_translate_msff = false
string sdfin_fall_cell_delay_type = "maximum"
string sdfin_fall_net_delay_type = "maximum"
float sdfin_min_fall_cell_delay = 0.000000
float sdfin_min_fall_net_delay = 0.000000
float sdfin_min_rise_cell_delay = 0.000000
float sdfin_min_rise_net_delay = 0.000000
string sdfin_rise_cell_delay_type = "maximum"
string sdfin_rise_net_delay_type = "maximum"
string sdfin_top_instance_name = ""
float sdfout_min_fall_cell_delay = 0.000000
float sdfout_min_fall_net_delay = 0.000000
float sdfout_min_rise_cell_delay = 0.000000
float sdfout_min_rise_net_delay = 0.000000
float sdfout_time_scale = 1.000000
string sdfout_top_instance_name =
Boolean sdfout_write_to_output =
                                    "false"
list write_name_mapping_nowarn_libraries = { "lsi_10k" }
Boolean write_name_nets_same_as_ports = "false"
```

## **DESCRIPTION**

These variables directly affect the **read\_file**, **read\_lib**, **write**, and **write\_lib** commands

For more about Verilog and VHDL variables, see the HDL Compiler for Verilog Reference, VHDL Compiler Reference, respectively, and the hdl\_variables man page.

For a list of **io** variables and their current values, type **print\_variable\_group io**. To view this manual page online, type **help io\_variables**. To view an individual variable description, type **help var**, where var is the name of the variable.

bus\_inference\_descending\_sort

Affects the **read\_file** command with all format options except **db**, **verilog**, and **vhdl**; primarily used with the **lsi** option (LSI/NDL format). When *true* (the

default variable), members of the port bus will be sorted in descending order rather than in ascending order.

#### bus\_inference\_style

Affects the **read\_file** command with all format options except **db**, **verilog**, and **vhdl**; primarily used with the **lsi** option (LSI/NDL format). This variable determines the style used to name inferred busses.

#### equationout\_and\_sign

Specifies the "and" sign to use when writing a design in equation format. It must be either "\*" or "&". If you specify an invalid value, the default is used.

#### equationout\_or\_sign

Specifies the "or" sign to use when writing a design in equation format. It must be either "+" or " | ". If you specify and invalid value, the default is used.

# equationout\_postfix\_negation

When true (the default value), the '(apostrophe) is used as the negation operator when writing a design in equation format. When false, the prefix negation operator! (exclamation point) is used.

#### hdlout\_internal\_busses

Controls how the write -format verilog and write -format vhdl commands write out bused nets by parsing their names when set to true.

### libgen\_max\_difference

Specifies to **read\_lib** the maximum number of differences to list between the v3.1 format description of a library cell and its statetable description. The default value, -1, allows all differences to be listed.

#### pla\_read\_create\_flip\_flop

Affects  $read_file - fpla$ . When true, enables output register information in PLA files to be read in and stored. When false (the default value), only D flip-flop information is read in and output register declarations are ignored.

#### read\_db\_lib\_warnings

When true, indicates that warnings are to be printed while a technology db library is being read in with  $read\_file$ . When false (the default), no warnings are given.

#### read\_name\_mapping\_nowarn\_libraries

Specifies a list of libraries for which no warning messages are to be issued by **read\_file -f edif -names\_file** if the libraries are not found. The default is to issue warning messages for all libraries not found.

#### read\_translate\_msff

When true, indicates that master-slave flip-flops are to be automatically translated to master-slave latches while a technology db library or a technology library is being read in. When false (the default), both master and slave remain flip-flops. Note that DFT Compiler requires this variable to be set to true.

This variable is used while a technology db library is being read in when

read\_file is executed; and while a technology library is being read in by
Library Compiler when read\_lib is executed. The technology db library is
affected ONLY if the program reports that the db library is being updated and
asks you to save the results. Library Compiler always follows this variable
during processing.

Note that DFT Compiler requires this variable to be set to true.

#### sdfin fall cell delay type

Specifies the delay type for fall cell delays read from a timing file in S.D.F. format. Delays from timing files are annotated in Design Compiler with  ${\bf read\_timing}$ .

#### sdfin fall net delay type

Specifies the delay type for fall net delays read from a timing file in S.D.F. format. Delays from timing files are annotated in Design Compiler with **read\_timing**.

#### sdfin\_min\_fall\_cell\_delay

Specifies the minimum fall cell delay read from a timing file in S.D.F. format. Delays from timing files are annotated in Design Compiler with  ${\bf read\_timing}$ .

#### sdfin\_min\_fall\_net\_delay

Specifies the minimum fall net delay read from a timing file in S.D.F. format. Delays from timing files are annotated in Design Compiler with **read\_timing** .

#### sdfin\_min\_rise\_cell\_delay

Specifies the minimum rise cell delay read from a timing file in S.D.F. format. Delays from timing files are annotated in Design Compiler with **read\_timing**.

#### sdfin\_min\_rise\_net\_delay

Specifies the minimum rise net delay read from a timing file in S.D.F. format. Delays from timing files are annotated in Design Compiler with **read\_timing**.

#### sdfin\_rise\_cell\_delay\_type

Specifies the delay type for rise cell delays read from a timing file in S.D.F. format. Delays from timing files are annotated in Design Compiler with  ${\bf read\_timing}$ .

# sdfin\_rise\_net\_delay\_type

Specifies the delay type for rise net delays read from a timing file in S.D.F. format. Delays from timing files are annotated in Design Compiler with **read\_timing**.

#### sdfin top instance name

Specifies the name prepended to all instance names in timing files in S.D.F. format. Delays from timing files are annotated in Design Compiler with  ${\bf read\_timing}$ .

### sdfout\_min\_fall\_cell\_delay

Specifies the minimum fall cell delay written to a timing file in S.D.F. format. Delays from Design Compiler are written to timing files with **write\_timing**.

#### sdfout\_min\_fall\_net\_delay

Specifies the minimum fall net delay written to a timing file in S.D.F. format. Delays from Design Compiler are written to timing files with **write\_timing**.

#### sdfout\_min\_rise\_cell\_delay

Specifies the minimum rise cell delay written to a timing file in S.D.F. format. Delays from Design Compiler are written to timing files with **write\_timing**.

#### sdfout\_min\_rise\_net\_delay

Specifies the minimum rise net delay written to a timing file in S.D.F. format. Delays from Design Compiler are written to timing files with **write\_timing**.

### sdfout\_time\_scale

Specifies the time scale of the delays written to timing files in S.D.F. format. Delays from Design Compiler are written to timing files with write timing.

#### sdfout\_top\_instance\_name

Specifies the name prepended to all instance names when writing timing files in S.D.F. format. Timing files are written with the command **write\_timing**. By default, **write timing** prepends no name to all cell instance names.

#### sdfout\_write\_to\_output

When true, write\_timing -f sdf will write interconnect delays between cells and top level output ports, and will also write output-to-output pin IOPATH statements for cells that contain output-to-output timing arcs. The default is false. This variable must be set before using write\_timing.

### write\_name\_mapping\_nowarn\_libraries

Specifies a list of libraries for which no warning messages are to be issued by **write -f edif -names\_file** if the libraries are not found. The default is to issue warning messages for all libraries not found.

#### write name nets same as ports

When true, nets connected to ports have the same names as the ports in the descriptions of designs written in EDIF, LSI, or TDL format. The default is false. Other nets can be renamed to avoid creating shorts. Net names in the design are unchanged.

#### **SEE ALSO**

read\_file(2) read\_lib(2) write(2) write\_lib(2) edif\_variables(3) hdl\_variables(3)
vhdlio\_variables(3)

# layer\_attributes

Contains attributes related to layer.

# **DESCRIPTION**

Contains attributes related to layer.

You can use **get\_attribute** to determine value of an attribute, and use **report\_attribute** to get a report of all attributes on specified object. Specified with **list\_attribute -class layer -application**, the definition of attributes can be listed.

# **Layer Attributes**

#### data\_type\_details

Specifies detail information of data types on a layer.

The data type of data\_type\_details is string.

This attribute is read-only.

#### data\_types

Specifies data types on a layer.

The data type of data\_types is string.

This attribute is read-only.

#### defaultWidth

Specifies the default width of any dimension of an object on a layer.

The data type of **defaultWidth** is float.

This attribute is read-only.

#### fatContactThreshold

Specifies the threshold for using a fat wire contact on a lyer instead of the default contact.

The data type of fatContactThreshold is float.

This attribute is read-only.

#### fatFatMinSpacing

Specifies the minimum distance required between wires on a layer when the widths of both wires are greater than or equal to **fatWireThreshold**.

The data type of **fatFatMinSpacing** is float.

This attribute is read-only.

#### fatThinMinSpacing

Specifies the minimum distance required between wires on a layer when the width of one of the wires is greater than or equal to **fatWireThreshold**.

The data type of **fatThinMinSpacing** is float.

This attribute is read-only.

#### fatWireThreshold

Specifies the threshold for using the fat wire spacing rule instead of the default spacing rule on a layer.

The data type of fatWireThreshold is float.

This attribute is read-only.

# layer attributes

#### isDefaultLayer

Specifies the layer used for routing when there are multiple layers with the same **mask name** value.

The data type of isDefaultLayer is integer.

This attribute is read-only.

#### is\_routing\_layer

Specifies whether layer is a routing layer.
The data type of **is\_routing\_layer** is boolean.

This attribute is read-only.

#### layerNumber

Defines the number that identifies a layer.

The data type of **layerNumber** is integer.

This attribute is read-only.

# layer\_number

Defines the number that identifies a layer.

The data type of layer\_number is integer.

This attribute is read-only.

#### layer\_type

Specifies type of a layer.

The data type of layer type is string.

This attribute is read-only.

#### mask\_name

Specifies the physical layer associated with the specified layer object.

The data type of mask name is string.

This attribute is read-only.

### maxCurrDensity

Specifies the floating-point number representing in amperes per centimeter the maximum current density a layer can carry.

The data type of maxCurrDensity is double.

This attribute is read-only.

#### maxStackLevel

Defines the maximum number of vias that can stack at the same point.

The data type of maxStackLevel is integer.

This attribute is read-only.

#### minArea

Specifies the minimum area rule of any dimension of an object on a layer.

The data type of minArea is float.

This attribute is read-only.

#### minSpacing

Specifies the minimum separation distance between the edges of objects on a layer, if the objects are on different nets.

The data type of **minSpacing** is float.

This attribute is read-only.

#### minWidth

Specifies the minimum width of any dimension of an object on a layer.

The data type of **minWidth** is float. This attribute is read-only.

#### name

Specifies name of a layer object. The data type of **name** is string. This attribute is read-only.

#### object\_class

Specifies object class name of a layer, which is **layer**. The data type of **object\_class** is string. This attribute is read-only.

#### pitch

Specifies the predominant separation distance between the centers of objects on a layer.

The data type of **pitch** is float. This attribute is read-only.

#### preferred\_direction

Specifies the preferred routing direction for a layer. The data type of **preferred\_direction** is string. This attribute is read-only.

#### unitMaxCapacitance

Specifies the maximum capacitance of a layer. The data type of **unitMaxCapacitance** is double. This attribute is read-only.

#### unitMaxHeightFromSub

Specifies the maximum distance of a layer. The data type of **unitMaxHeightFromSub** is double. This attribute is read-only.

#### unitMaxResistance

Specifies the maximum resistance of a layer. The data type of **unitMaxResistance** is double. This attribute is read-only.

#### unitMaxSideWallCap

Specifies the maximum sidewall capacitance of a layer. The data type of **unitMaxSideWallCap** is double. This attribute is read-only.

#### unitMaxThickness

Specifies the maximum thickness of a layer. The data type of **unitMaxThickness** is double. This attribute is read-only.

# unitMinCapacitance

Specifies the minimum capacitance of a layer. The data type of **unitMinCapacitance** is double. This attribute is read-only.

#### unitMinHeightFromSub

Specifies the minimum distance of a layer. The data type of **unitMinHeightFromSub** is double. This attribute is read-only.

#### unitMinResistance

Specifies the minimum resistance of a layer. The data type of **unitMinResistance** is double. This attribute is read-only.

#### unitMinSideWallCap

Specifies the minimum sidewall capacitance of a layer. The data type of **unitMinSideWallCap** is double. This attribute is read-only.

#### unitMinThickness

Specifies the minimum thickness of a layer. The data type of **unitMinThickness** is double. This attribute is read-only.

#### unitNomCapacitance

Specifies the norminal capacitance of a layer. The data type of **unitNomCapacitance** is double. This attribute is read-only.

#### unitNomHeightFromSub

Specifies the norminal distance of a layer. The data type of **unitNomHeightFromSub** is double. This attribute is read-only.

### unitNomResistance

Specifies the norminal resistance of layer. The data type of **unitNomResistance** is double. This attribute is read-only.

#### unitNomSideWallCap

Specifies the norminal sidewall capacitance of a layer. The data type of **unitNomSideWallCap** is double. This attribute is read-only.

#### unitNomThickness

Specifies the norminal thickness of a layer. The data type of **unitNomThickness** is double. This attribute is read-only.

#### visible

Specifies a layer's visibility. The data type of **visible** is integer. This attribute is read-only.

#### **SEE ALSO**

get\_attribute(2),
list\_attribute(2),
report\_attribute(2),

set\_attribute(2).

# lbo cells in regions

Puts new cells at specific locations within a cluster.

#### **TYPE**

Boolean

# **DEFAULT**

false

# **GROUP**

links\_to\_layout\_variables

# **DESCRIPTION**

Puts new cells at specific locations within a cluster. Location based optimization (LBO) does this when the variable is set to false (the default). When set to true, LBO converts the specific location into a preferred region for the cell, by putting X\_BOUNDS and Y\_BOUNDS attributes on the cell when it is written to the PDEF file.

The proper setting for this variable depends on the engineering change order (ECO) capabilities of the back-end tools being used. Ideally the back-end tool will be able to support putting the new cells exactly where the **reoptimize\_design** command wants them to go. If tools do not support that level of ECO, set this variable to true so that the PDEF file will at least contain regions into which the cells can be placed.

To determine the current value of this variable, type **printvar lbo\_cells\_in\_regions**. For a list of all **links\_to\_layout** variables and their current values, type **print\_variable\_group links\_to\_layout**.

# **SEE ALSO**

links\_to\_layout\_variables(3)

# level\_shifter\_naming\_prefix

Using this variable, users can specify a prefix for the level shifters names

# **TYPE**

string

# **DEFAULT**

11 11

# **GROUP**

mν

# **DESCRIPTION**

When enable\_special\_level\_shifter\_naming variable is set to true, automatically inserted level shifters by insert\_level\_shifters, compile and other commands are named specially. The name follows the template cprefix> + <PD OR Design name> + "\_LS" + #. cprefix> is a user specifed prefix using the variable level\_shifter\_naming\_prefix. <PD OR Design Name> is the name of power domain where the level shifter is being added, or the design name if the power domain is not defined

# **SEE ALSO**

enable\_special\_level\_shifter\_naming(3)

# lib thresholds per lib

Causes trip-point values in the Synopsys library to override user-specified values.

### **TYPE**

Boolean

### **DEFAULT**

true

# **GROUP**

timing\_variables

#### DESCRIPTION

Setting this variable as *false* causes user-specified trip-point values to override values defined in the Synopsys library. The default value is *true*.

Do not override the library trip-point values unless you are completely sure that these values are incorrect. Overriding trip-point values specified by the library creator is a questionable practice, which can result in inaccurate delay computations.

The following variables are affected:

```
rc_slew_lower_threshold_pct_fall rc_slew_lower_threshold_pct_rise
rc_slew_upper_threshold_pct_fall rc_slew_upper_threshold_pct_rise
rc_slew_derate_from_library rc_input_threshold_pct_rise rc_input_threshold_pct_fall
rc_output_threshold_pct_rise rc_output_threshold_pct_fall
```

To determine the current value of this variable, type **printvar** lib\_thresholds\_per\_lib.

For a list of all timing variables and their current values, type print\_variable\_group timing.

### **SEE ALSO**

```
rc_input_threshold_pct_rise(3)
rc_input_threshold_pct_fall(3)
rc_output_threshold_pct_fall(3)
rc_output_threshold_pct_rise(3)
rc_slew_lower_threshold_pct_fall(3)
rc_slew_lower_threshold_pct_rise(3)
rc_slew_upper_threshold_pct_fall(3)
rc_slew_upper_threshold_pct_rise(3)
rc_slew_derate_from_library(3)
```

# lib use thresholds per pin

Causes pin specific trip-point values in the Synopsys library to override Library default trip-point values.

#### **TYPE**

Boolean

#### **DEFAULT**

true

### **GROUP**

timing\_variables

# **DESCRIPTION**

Setting this variable as *false* causes Synopsys Library default trip-point values to override values defined for each library pin in the Synopsys library. The default value is *true*.

This variable is provided for backward compatibility. In case the user wants to use library defaults for all library pins instead of pin specific trip\_point values, then this variable should be used.

The following variables are affected:

```
rc_slew_lower_threshold_pct_fall rc_slew_lower_threshold_pct_rise
rc_slew_upper_threshold_pct_fall rc_slew_upper_threshold_pct_rise
rc_slew_derate_from_library rc_input_threshold_pct_rise rc_input_threshold_pct_fall
rc_output_threshold_pct_rise rc_output_threshold_pct_fall lib_thresholds_per_lib
```

To determine the current value of this variable, type **printvar** lib\_use\_thresholds\_per\_pin.

For a list of all timing variables and their current values, type print\_variable\_group timing.

# **SEE ALSO**

```
rc_input_threshold_pct_rise(3)
rc_input_threshold_pct_fall(3)
rc_output_threshold_pct_fall(3)
rc_output_threshold_pct_rise(3)
rc_slew_lower_threshold_pct_fall(3)
rc_slew_lower_threshold_pct_rise(3)
rc_slew_upper_threshold_pct_fall(3)
rc_slew_upper_threshold_pct_rise(3)
rc_slew_derate_from_library(3)
```

lib\_thresholds\_per\_lib(3)

# library\_attributes

Contains attributes placed on libraries.

# **DESCRIPTION**

Contains attributes that can be placed on a library.

To set library attributes, use the **set\_attribute** command. To determine the value of an attribute, use the **get\_attribute** command. To remove attributes, use the **remove\_attribute** command.

For more details on library attributes, see the *Library Compiler Reference Manual*. For information on all attributes, refer to the **attributes** manual page.

# Library Attributes

```
default_fanout_load
         Fanout load of input pins in a library.
default_inout_pin_cap
        Capacitance of inout pins.
default_inout_pin_fall_res
        Fall resistance of inout pins.
default_inout_pin_rise_res
         Rise resistance of inout pins.
default_input_pin_cap
        Capacitance of input pins.
default intrinsic fall
         Intrinsic fall delay of timing arcs.
default_intrinsic_rise
         Intrinsic rise delay of a timing arc.
default_max_fanout
        Maximum fanout of pins.
default max transition
        Maximum transition of pins.
default_min_porosity
        Minimum porosity of designs.
default_output_pin_cap
         Capacitance of output pins.
default_output_pin_fall_res
         Fall resistance of output pins.
```

# default\_output\_pin\_rise\_res

Rise resistance of output pins.

#### default\_slope\_fall

Fall sensitivity factor of a timing arc.

#### default\_slope\_rise

Rise sensitivity factor of a timing arc.

#### k\_process\_drive\_fall

Process scale factor applied to the fall resistance of timing arcs.

#### k process drive rise

Process scale factor applied to the rise resistance of timing arcs.

### k\_process\_intrinsic\_fall

Process scale factor applied to the intrinsic fall delay of timing arcs.

#### k\_process\_intrinsic\_rise

Process scale factor applied to the intrinsic rise delay of timing arcs.

#### k\_process\_pin\_cap

Process scale factor applied to pin capacitance of timing arcs.

#### k\_process\_slope\_fall

Process scale factor applied to the fall slope sensitivity of timing arcs.

#### k\_process\_slope\_rise

Process scale factor applied to the rise slope sensitivity of timing arcs.

#### k\_process\_wire\_cap

Process scale factor applied to the wire capacitance of timing arcs.

### k\_process\_wire\_res

Process scale factor applied to the wire resistance of timing arcs.

#### k temp drive fall

Scale factor applied to timing arc fall resistance due to temperature variation.

#### k\_temp\_drive\_rise

Scale factor applied to timing arc rise resistance due to temperature variation.

#### k\_temp\_intrinsic\_fall

Scale factor applied to the intrinsic fall delay of a timing arc due to temperature variation.

#### k\_temp\_intrinsic\_rise

Scale factor applied to the intrinsic rise delay of a timing arc due to temperature variation.

#### k\_temp\_pin\_cap

Scale factor applied to pin capacitance due to temperature variation.

#### k\_temp\_slope\_fall

Scale factor applied to timing arc fall slope sensitivity due to temperature variation.

#### k\_temp\_slope\_rise

Scale factor applied to timing arc rise slope sensitivity due to temperature variation.

#### k\_temp\_wire\_cap

Scale factor applied to wire capacitance due to temperature variation.

#### k\_temp\_wire\_res

Scale factor applied to wire resistance due to temperature variation.

#### k\_volt\_drive\_fall

Scale factor applied to timing arc fall resistance due to voltage variation.

#### k\_volt\_drive\_rise

Scale factor applied to timing arc rise resistance due to voltage variation.

#### k\_volt\_intrinsic\_fall

Scale factor applied to the intrinsic fall delay of a timing arc due to voltage variation.

#### k volt intrinsic rise

Scale factor applied to the intrinsic rise delay of a timing arc due to voltage variation.

#### k volt pin cap

Scale factor applied to pin capacitance due to voltage variation.

### k\_volt\_slope\_fall

Scale factor applied to timing arc fall slope sensitivity due to voltage variation.

#### k\_volt\_slope\_rise

Scale factor applied to timing arc rise slope sensitivity due to voltage variation.

#### k\_volt\_wire\_cap

Scale factor applied to wire capacitance due to voltage variation.

# k\_volt\_wire\_res

Scale factor applied to wire resistance due to voltage variation.

#### nom process

Nominal process value used for library characterization. Fixed at 1.0 for most technology libraries.

#### nom\_temperature

Nominal ambient temperature used for library characterization. Usually 25 degrees Celsius. Multipliers use the nominal value to determine the change in temperature between nominal and operating conditions.

#### nom\_voltage

Nominal source voltage value used in library element characterization. Typically 5 volts for a CMOS library. Multipliers use the nominal value to determine the change in voltage between nominal and operating conditions.

#### no\_sequential\_degenerates

When true, disables mapping to degenerated flip-flops or latches (that is, devices that have some input pins connected to 0 or to 1). The default for the attribute is falseP or nonexistence, implying that degenerate devices will be allowed by default in the library. This attribute may be overridden on a component-by-component basis by using the attribute on library cells.

#### sequential bridging

When true, enables **Design Compiler** to take a multiplexed flip-flop and bridge (that is, connect) the output to the input to get a desired functionality. The default for the attribute is false or nonexistent, implying that bridging will be disabled by default in the library. Bridging is required for mapping in cases where there is no flip-flop with internal feedback in the target library but one is desired in the HDL. This attribute may be overridden on a component-by-component basis by using the attribute on library cells. NOTE: Setting this attribute to true can result in an increase in run times and memory consumption for Design Compiler. The increased run times depend on the number of flip-flops in the target library or libraries which have the attribute set.

#### **SEE ALSO**

get\_attribute(2)
remove\_attribute(2)
set\_attribute(2)
attributes(3)

# library\_cell\_attributes

Contains attributes that can be placed on a library cell.

#### DESCRIPTION

Contains attributes that can be placed on a library cell.

To set an attribute, use the command identified in the individual description of that attribute. To determine the value of an attribute, use the **get\_attribute** command. To remove attributes, use the **remove\_attribute** command. If an attribute is "read-only," you cannot set it.

To determine the value of an attribute, use the **get\_attribute** command. To remove attributes, use the **remove\_attribute** command.

For a more detailed explanation of an attribute, refer to the manual pages of the appropriate **set** command. For information on all attributes, refer to the **attributes** manual page.

# Library Cell Attributes

dont\_touch

Identifies library cells to be excluded from optimization. Values are *true* (the default) or *false*. Library cells with the **dont\_touch** attribute set to *true* are not modified or replaced during **compile**. Setting **dont\_touch** on a hierarchical cell sets the attribute on all cells below it. Set with **set\_dont\_touch**.

dont\_use

Disables the specified library cells so that they are not added to a design during **compile**. Set with **set\_dont\_use**.

no\_sequential\_degenerates

When *true*, disables mapping to versions of this latch or flip flop that have some input pins connected to 0 or to 1. Set with **set\_attribute**. This attribute may also be set on the library itself, and that value will apply as the default for all registers in the library which do not have the attribute set individually.

preferred

Specifies the preferred library gate to use during technology translation when there are other gates with the same function in the target library. Set with **set\_prefer**.

scan

When *true*, specifies that the instances of the library cell are always replaced by equivalent scan cells during <code>insert\_dft</code>. When <code>false</code>, instances are not replaced. Set with <code>set\_scan</code>.

scan\_group

A user-defined string variable that allows you to specify to DFT Compiler a preferred scan equivalent for a non-scan storage element, when a library

contains multiple scan equivalents. Typical values are low, medium, and high, for low, medium and high drive strengths. However, you can define any string variable, and it need not describe drive strength. The default behavior is for DFT Compiler to attempt to choose a scan element that best matches the electrical characteristics of the non-scan element. For a more detailed explanation, refer to the DFT Compiler Reference Manual. The matching of electrical characteristics works well with the standard CMOS delay model, but is not accurate with other delay models. Normally, scan\_group would be set by the ASIC vendor or library developer, but you can also set scan\_group. Consult your ASIC vendor before attempting to set scan\_group with set\_attribute. For more information about scan\_group, refer to the DFT Compiler Reference Manual.

# sequential\_bridging

When true, enables Design Compiler to take a multiplexed flip-flop and bridge (that is, connect) the output to the input to get a desired functionality. The default is false, so this attribute must be set in order to enable the functionality. Bridging is required for mapping in cases where there is no flip-flop with internal feedback in the target library but one is desired in the HDL. Set with **set\_attribute**. This attribute may also be set on the library itself, and that value will apply as the default for all registers in the library which do not have the attribute set individually.

NOTE: Setting this attribute to *true* can result in an increase in run times and memory consumption for Design Compiler. The increased run times depend on the number of flip-flops in the target library or libraries for which this attribute has been set.

# **SEE ALSO**

get\_attribute(2)
remove\_attribute(2)
set\_attribute(2)
attributes(3)

# link force case

Controls the case-sensitive or case-insensitive behavior of the link command.

# **TYPE**

string

# **DEFAULT**

check reference

# **GROUP**

system\_variables

#### DESCRIPTION

Controls the case-sensitive or case-insensitive behavior of the **link** command. The value of this variable can be *case\_sensitive*, *case\_insensitive*, or *check\_reference*. The default value is *check\_reference*; and the reference being linked is checked to ascertain the case-sensitivity of the input format that created that reference. That case-sensitivity is then enforced. For example, a VHDL reference is linked case-insensitively, and a Verilog reference is linked case-sensitively. To override this behavior, you can set the value of the **link\_force\_case** variable to either *case\_sensitive* or *case\_insensitive*.

Setting this variable to *case\_insensitive* is not recommended if you are reading in any source files from formats that are case-sensitive, such as Verilog. To do so can lead to inconsistent and undesirable results.

To determine the value of this variable, use **printvar link\_force\_case**. For a list of all **system** variables and their values, use the **print\_variable\_group system** command.

# **SEE ALSO**

link(2)

# link\_library

Specifies the list of design files and libraries used during linking.

# **TYPE**

list

# **DEFAULT**

\* your\_library.db

# **GROUP**

system\_variables

# **DESCRIPTION**

Specifies the list of design files and libraries used during linking. The **link** command looks at those files and tries to resolve references in the order of specified files. A "\*" entry in the value of this variable indicates that the **link** command is to search all the designs loaded in dc\_shell while trying to resolve references. If file names do not include directory names, files are searched for in the directories in **search\_path**. The default is {"\*" your\_library.db}. Change your\_library.db to reflect your library name.

To determine the current value of this variable, use **\$list link\_library**. For a list of all **system** variables and their current values, use the **print\_variable\_group system** command.

# **SEE ALSO**

link(2)

# links to layout variables

Variables that affect the links\_to\_layout capability.

#### **SYNTAX**

```
Boolean auto_wire_load_selection = "true"

Boolean compile_disable_area_opt_during_inplace_opt = "false"

Boolean compile_dont_touch_annotated_cell_during_inplace_opt = "false"

Boolean compile_ignore_area_during_inplace_opt = "false"

Boolean compile_ignore_footprint_during_inplace_opt = "false"

Boolean compile_ok_to_buffer_during_inplace_opt = "false"

Boolean compile_update_annotated_delays_during_inplace_opt = "true"

Boolean lbo_buffer_insertion_enabled = "false"

Boolean lbo_buffer_removal_enabled = "false"

Boolean ltl_enable_mean_physical_port_location = "false"

Boolean ltl_obstruction_type = "placement_only"

string reoptimize_design_changed_list_file_name = ""

Boolean reoptimize_design_disable_area_opt_during_postlayout_opt = "false"

Boolean sdfout_allow_non_positive_constraints = "false"
```

#### DESCRIPTION

These variables directly affect the **links\_to\_layout** capability. Defaults are shown above, under Syntax.

For a list of these variables and their current values, type print\_variable\_group links\_to\_layout. To view this manual page online, type help links\_to\_layout\_variables. To view an individual variable description, type help var, where var is the variable name.

auto\_wire\_load\_selection

When true (the default value), turns on the automatic selection of the wire load model.

compile\_disable\_area\_opt\_during\_inplace\_opt

When true, disables area optimization during inplace optimization. When false (the default value), area optimization is enabled; that is, compile -in\_place attempts to save design area by downsizing cells that are not a part of the critical path. Note that this downsizing can sometimes help speed up the critical path. Thus, setting this option to true, while reducing the number of changes made to the design, may hinder this command from achieving the best timing optimization results.

Note: This variable no longer works for reoptimize\_design.

compile\_dont\_touch\_annotated\_cell\_during\_inplace\_opt

When true, reoptimize\_design -in\_place and compile -in\_place disallow swapping cells that have annotated delays. When false (the default value), reoptimize\_design -in\_place and compile -in\_place allow annotated cells to be swapped for cells without annotated delay.

#### compile\_ignore\_area\_during\_inplace\_opt

When true, compile -in\_place is allowed to swap cells that have the same number of pins, pin names, logic functionality, and footprint, regardless of area. When false (the default value), cells are not swapped if they have different areas.

Note: This variable no longer works for reoptimize\_design.

#### compile ignore footprint during inplace opt

When true, **compile -in\_place** is allowed to swap cells that have the same number of pins, pin names, logic functionality, and cell area, regardless of footprint. When false (the default value), cells are not swapped if they have different footprints.

Note: This variable no longer works for reoptimize design.

### compile\_ok\_to\_buffer\_during\_inplace\_opt

When true, compile -in\_place is allowed to add buffers (or two inverters in a row) to the design to help meet timing constraints and fix design rule violations, including minimum path timing violations. The default is false. Note: This variable no longer works for reoptimize\_design.

# compile\_update\_annotated\_delays\_during\_inplace\_opt

When true (the default value), reoptimize\_design -in\_place and compile -in\_place are allowed to modify the values of annotated delays on nets connected to the swapped cells and to remove annotated delays on cells connected to the swapped cells. When false, reoptimize\_design -in\_place and compile -in\_place disallow annotated delays to be modified.

### lbo\_buffer\_insertion\_enabled

When false (the default value), location based optimization is not used when doing buffer insertion.

### lbo\_buffer\_removal\_enabled

When false (the default value), location based optimization is not used when doing buffer removal, and in fact, buffer removal itself is not done during IPO or PLO.

#### lbo cells in regions

When false (the default value), location based optimization will insert new cells at specific locations within clusters. When true, new cells are instead inserted into 'preferred' regions via X\_BOUNDS and Y\_BOUNDS attributes on the cells in the PDEF file. The best setting of this variable is best on the ECO capabilities of the back-end P&R or floorplanning too.

#### ltl\_enable\_mean\_physical\_port\_location

When *true*, **reoptimize\_design** uses the arithmetic mean of all physical locations for ports that have multiple physical equivalents. When *false* (the default), **reoptimize\_design** ignores nets of ports that have multiple physical equivalents.

#### 1tl obstruction type

Controls the routing blockage type for the named obstructions, without route type being specified.

#### reoptimize\_design\_changed\_list\_file\_name

The name of a file to which reoptimize\_design -in\_place and reoptimize\_design

-post\_layout\_opto commands should output a list of design modifications/
additions.

reoptimize\_design\_disable\_area\_opt\_during\_postlayout\_opt

When false (the default setting), reoptimize\_design -post\_layout\_opto attempts to downsize cells that are not a part of the critical path, in order to save design area. This occurs after cell groups along the critical path have been restructured to meet timing constraints. Setting this variable to true will cause reoptimize\_design -post\_layout\_opto to skip the area downsizing step. By skipping this step, the changes made by reoptimize\_design will be restricted to just those that improve the timing of the critical path or the legality of the design (max\_transition or min\_path) violations).

sdfout\_allow\_non\_positive\_constraints

When true,  $write_constraints$  -format sdf can write out PATHCONSTRAINT constructs with nonpositive (<= 0) constraint values. When false (the default), paths with nonpositive constraints are written with a constraint value of 0.01.

### **SEE ALSO**

compile (2), help (2) list (2) reoptimize\_design (2), set\_wire\_load (2),
write\_constraints (2); compile\_variables (3), io\_variables (3).

# Itl\_obstruction\_type

Controls the routing blockage type for the named obstructions, without route type being specified.

### **TYPE**

Boolean

# **DEFAULT**

placement\_only

# **GROUP**

links\_to\_layout\_variables

# **DESCRIPTION**

Controls the routing blockage type for the named obstructions, without route type being specified. When the setting is placement\_only (the default), the obstructions are treated as placement obstruction only and routing wires can still go through. When the setting is routing\_none, the obstructions are treated as routing blockages and no routing wires are allowed.

To determine the current value of this variable, type **printvar ltl\_obstruction\_type**. For a list of all links\_to\_layout variables and their current values, type **print\_variable\_group links\_to\_layout**.

# **SEE ALSO**

lbo\_cells\_in\_regions(3)
links\_to\_layout\_variables(3)

# mcmm\_enable\_high\_capacity\_flow

Enables Multi-corner/Multi\_mode (MCMM) high capacity flow in IC Compiler

# **TYPE**

Boolean

# **DEFAULT**

false

# **GROUP**

MCMM

# **DESCRIPTION**

When set to true, this variable enables ICC's high capacity flow for optimizing MCMM designs during the place\_opt and route\_opt mega commands. Setting this variable to true can reduce the memory high-water mark of these commands. It can, however, affect the quality of results and the run-time of these commands. It has also been extended to support the optimization phase of clock\_opt and signoff\_opt.

# **SEE ALSO**

```
set_active_scenarios(2)
get_dominant_scenarios(2)
all_scenarios(2)
all_active_scenarios(2)
place_opt(2)
route_opt(2)
clock_opt(2)
signoff_opt(2)
```

# mcmm\_high\_capacity\_effort\_level

Controls the behavior of Multi-corner/Multi\_mode (MCMM) scenario reduction.

# **TYPE**

Float. Valid range is between 0 and 10.

# **DEFAULT**

0

#### **GROUP**

MCMM

#### DESCRIPTION

This variable controls how aggressively the MCMM scenario reduction feature (see <code>get\_dominant\_scenarios</code> (2) and <code>mcmm\_enable\_high\_capacity\_flow(3)</code>) reduces the number of dominant scenarios. In its default setting (0), any scenario with a violation that is worst across all scenarios is included in the dominant set of scenarios. As you increase the value of this variable, scenario reduction adjusts its criteria for comparing the slack of a violating object across different scenarios. This allows for further reduction of the dominant scenario set, but can implies that few violations will not be fixed during optimization.

If you set this variable to a value smaller than 0, scenario reduction will be performed using an effort level of 0. If you set this variable to a value larger than 10, scenario reduction will be performed using an effort level of 10.

#### **SEE ALSO**

```
get_dominant_scenarios(2)
mcmm_enable_high_capacity_flow(3)
set_active_scenarios(2)
all_scenarios(2)
all_active_scenarios(2)
place_opt(2)
route_opt(2)
```

# monitor\_cpu\_memory

Displays the CPU time, elapsed time, and peak memory usage before and after each core command.

### **TYPE**

Boolean

#### **DEFAULT**

false

### DESCRIPTION

When monitor\_cpu\_memory is true, the CPU time, elapsed time, and peak memory usage are printed out before and after each major command, such as place\_opt and clock\_opt.

CPU time and elapsed time are the total time spent on the main process and all its child processes or multiple threads. For example, when you use the **-num\_cpus** option, the reported CPU time includes the sum of the CPU usage of the main process and all child processes or threads, similar to the output of the **cputime -self -child** or **cputime -all** command.

Peak memory is defined as the memory high-water mark of the main process and its child processes.

To determine the current value of this variable, use printvar monitor\_cpu\_memory.

When you use the **-num\_cpus** option, the tool runs multiple threads. Currently the operating system measures the CPU time by adding the usage for all threads. It does not take into account parallelization of the threads. This means that the report might show a larger CPU time than elapsed time when you specify the **-num\_cpus** option.

The elapsed time (wall-clock time) depends on many external factors and can vary for every session. It depends on factors such as the I/O traffic, the network traffic, RAM and swap usage, and the other processes running on the same machine. When the elapsed time is much longer than the CPU time, it might point out an inefficiency of the computing environment, such as insufficient memory, too many processes running on the same machine, or a slow network. The only way to make the elapsed time close to the CPU time is to run only one session on a machine with enough RAM and using the local disk.

# **EXAMPLE**

If set the **monitor\_cpu\_memory** variable to true, the tool outputs a PSYN-508 message in the log file after each major command. A sample PSYN-508 message is shown below:

Information: CPU: ### s (## hr) ELAPSE: ### s (## hr) MEM-PEAK: ### mb Mon Oct 28

# **SEE ALSO**

mem(2)
cputime(2)

# mpc\_disable\_macro\_fitting

Controls whether to disable the function that calculates core area to include all the macro blocks automatically.

# **TYPE**

integer

# **DEFAULT**

false

# **GROUP**

physopt

# **DESCRIPTION**

In the execution of the minimal physical constraints flow, the tool calculates the initial core area to include automatically all of the macro blocks. If you set the value of this variable as true, the tool disables this feature. If you set the value as false (the default), the tool enables this feature.

To determine the current value of this variable, type

psyn\_shell-xg-t> printvar mpc\_disable\_macro\_fitting

The mpc\_disable\_macro\_fitting variable is part of Physical Compiler only.

# **SEE ALSO**

mpc\_disable\_pad\_legalization(3)

# mpc\_disable\_pad\_legalization

Controls whether to disable the function that legalizes I/O pad cells.

# **TYPE**

integer

# **DEFAULT**

false

# **GROUP**

physopt

# **DESCRIPTION**

In the execution of the minimal physical constraints flow, the default behavior of the tool is to place I/O pad cells on valid locations.

If you set the value of this variable as true, the tool disables this feature. If you set the value as false (the default), the tool enables this feature.

To determine the current value of this variable, type

psyn\_shell-xg-t> printvar mpc\_disable\_pad\_legalization

The mpc\_disable\_pad\_legalization variable is part of Physical Compiler only.

# **SEE ALSO**

mpc\_disable\_macro\_fitting(3)

# mpc\_dont\_cut\_pnet\_over\_macros

Controls whether power nets created in minimal physical constraints flow are to be cut over macros.

#### **TYPE**

integer

# **DEFAULT**

false

# **GROUP**

physopt

# **DESCRIPTION**

In the execution of the minimal physical constraints flow, the default behavior of the tool is to cut the power structures created over macros by the **set\_mpc\_pnet\_options** command. If you set the value of this variable as true, the tool disables this feature and the power structures are not cut. If you set the value as false (the default), the tool enables this feature and the power structures are cut.

To determine the current value of this variable, type

psyn\_shell-xg-t> printvar mpc\_dont\_cut\_pnet\_over\_macros

This mpc\_dont\_cut\_pnet\_over\_macros variable is part of Physical Compiler only.

# **SEE ALSO**

report\_mpc\_ring\_options(2)
set\_mpc\_pnet\_options(2)

# multibit\_variables

# **SYNTAX**

string bus\_multiple\_separator\_style = ","

# **DESCRIPTION**

These variables directly affect the multibit mapping and optimization capability in **compile** command.

For a list of these variables and their current values, type print\_variable\_group multibit. To view this manual page online, type help multibit\_variables. To view an individual variable description, type help var, where var is the variable name.

# **SEE ALSO**

compile(2), hdlin\_infer\_multibit(3)

# mux\_auto\_inferring\_effort

Specifies the MUX inferring effort level.

# **TYPE**

integer

# **DEFAULT**

2

# **GROUP**

fpga\_variables

# **DESCRIPTION**

The mux\_auto\_inferring\_effort variable controls the MUX inferring effort of Design Compiler FPGA. Valid values are 0 through 6. The default value is 2. The larger the integer value, the more MUX is inferred.

# mv\_allow\_ls\_on\_leaf\_pin\_boundary

Sets the variable to  ${\bf true}$  to allow level-shifter insertion on leaf pin (such as macro cell pin) boundaries.

### **TYPE**

Boolean

# **DEFAULT**

false

# **GROUP**

mν

# **DESCRIPTION**

This variable controls whether or not to allow level-shifter insertion on leaf pin boundaries that are not power domain boundaries. When a macro cell is operating at a voltage different from its surrounding logic, and you want level shifters to be inserted at the interface, the recommended flow is to define a power domain around the macro cell by specifying the macro cell as the root cell of a power domain.

If you do not define the macro cell as the root cell, level shifters are not inserted at the interface, because the interface is not a power domain boundary. By default, level shifters are only inserted at power domain boundaries.

If you are unable to define a power domain around the macro cell, but still require level shifters to be inserted, you can use the variable to enable the non-default behavior.

# **SEE ALSO**

# mw\_allow\_rect\_and\_polygon\_in\_def

Controls whether the read\_def command imports rectangles and polygons in the special net section.

### **TYPE**

Boolean

# **DEFAULT**

false

# **GROUP**

read\_def

# **DESCRIPTION**

Controls whether the read\_def command imports rectangles and polygons in the special net sectiont. The polygon edges must be parallel to the x-axis and the y-axis or they must be at a 45-degree angle to the axes. To avoid the potential issues related to polygons in other application commands, you can use the convert\_polygon\_to\_path command to convert the rectangles and polygons to point-to-point style routes after using the read\_def command.

To determine the current value of this variable, use the printvar mw\_allow\_rect\_and\_polygon\_in\_def command.

# **SEE ALSO**

read def(2)

# mw\_attr\_value\_extra braces

Controls whether extra braces are added to the value returned by the **get\_attribute** command.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **DESCRIPTION**

This variable controls whether extra braces are added to the value returned by the **get\_attribute** command.

By default (false), no extra braces are added and the return value can be passed directly to another command.

When true, extra braces '{' and '}' are added to the number list returned by **get\_attribute**, which prevents you from passing the value directly to another command. You should set this variable to true only for backward-compatability, such as when you are executing an old script. When you set this variable to true, the tools issues an MWUI-041 warning message.

#### **EXAMPLES**

The following example shows how different **get\_attribute** returns different values, depending on the value of this variable.

```
prompt> set mw_attr_value_extra_braces false
false
prompt> get_attribute [get_cells U1] bbox
{30.000 30.000} {40.000 40.000}

prompt> set mw_attr_value_extra_braces true
Warning: Extra braces will be added for number list returned from get_attribute. (MWUI-041)
true
prompt> get_attribute [get_cells U1] bbox
{{30.000 30.000} {40.000 40.000}}
```

# **SEE ALSO**

get\_attribute(2)

# mw attr value no space

Controls whether the route\_type and net\_type attribute values returned by the **get\_attribute** and **report\_attribute** commands contain spaces or underscores.

#### **TYPE**

Boolean

# **DEFAULT**

false

#### **DESCRIPTION**

This variable controls whether the route\_type and net\_type attribute values returned by the **get\_attribute** and **report\_attribute** commands contain spaces or underscores.

By default (false), the commands return the backward-compatible attribute values, which contain spaces.

When true, the **get\_attribute** and **report\_attribute** commands return attribute values with underscores, instead of spaces. These route\_type attribute values are accepted by the **create\_net\_shape** and **create\_via** commands.

Note that the **set\_attribute** command accepts the attribute values returned by the **get\_attribute** and **report\_attribute** commands, regardless of the setting of this variable.

#### **EXAMPLES**

The following example shows how different attribute values are returned, depending on the value of this variable.

# **SEE ALSO**

create\_net\_shape(2)
create\_via(2)
get\_attribute(2)
report\_attribute(2)

# mw\_cell\_name

Contains the Milkyway design cell name.

#### **TYPE**

string

# **DEFAULT**

11 11

# **DESCRIPTION**

Contains the Milkyway design cell name. The default is the empty string. If given, read\_mdb reads in the cell specified by this variable, or read\_mdb modifies this variable to indicate the cell, view, and version of the MDB cell read in. The write\_mdb command searches for this variable when writing data to an MDB cell. If this variable is set, it writes to the cell specified by this variable, or it writes to a cell using the current design name.

# mw\_design\_library

Contains the Milkyway design library.

#### **TYPE**

string

# **DEFAULT**

11 11

# **DESCRIPTION**

Contains the Milkyway design libraries. The default is the empty string. By setting this variable, the Milkyway design will be stored in the directory specified by this variable. If this variable is set, it will be used by the **read\_milkyway**, **write\_milkyway** and **create\_mw\_design** commands.

This variable needs to be set for a smooth data transfer to Milkyway.

# mw\_disable\_escape\_char

Specifies to disable the escape characters for hierarchy delimiter.

#### **TYPE**

Boolean

# **DEFAULT**

true

# **DESCRIPTION**

This variable controls the behavior of escape characters for hierarchies. This variable is used only by the **read\_mdb** and **write\_mdb** commands.

The default value is always to escape the hierarchy delimiters, if they are part of names.

If set to "true", the behavior is similar to setting "No Backslash Insertion to avoid Hier Name Collisions" in Astro.

Make sure that the design does not have name collisions.

# mw\_hdl\_bus\_dir\_for\_undef\_cell

Specify how to determine the bus direction for undefined cell.

#### **TYPE**

Integer

# **DEFAULT**

0

#### **GROUP**

hdl\_variables

#### **DESCRIPTION**

If any port of any undefined cell is a bus, verilog2cel verilog reader creates a bus port for the undefined cell and instantiates it. The direction of the bus is specified via this variable.

For example, if an undefined cell is instantiated like the following:

```
sub si (.port(net[x:y]),...);
the number of bus bits = r = |x-y|+1

defines the bus origin according to the value given:

0 (From Connection)
x > y type [r:0] port
x < y type [0:r] port
1 (Descending) type [r:0] port
2 (Ascending) type [0:r] port</pre>
```

To determine the current value of this variable, use **printvar variable\_name\_filler**. For a list of all **hdl** variables and their current values, use the **print\_variable\_group hdl** command.

```
enable_cell_based_verilog_reader(3)
hdl_variables(3)
```

# mw\_hdl\_expand\_cell\_with\_no\_instance

This variable determines whether to expand netlist cells without instances or not.

#### **TYPE**

Boolean

# **DEFAULT**

false

#### **GROUP**

hdl\_variables

#### **DESCRIPTION**

This variable determines whether verilog2cel verilog reader to expands netlist cells that do not contain physical descriptions or not. Turn on this option if you have netlist instances containing only nets. If you do not turn on this option, and you have netlist instances with no physical description, expansion fails. The default is off.

To determine the current value of this variable, use printvar mw\_hdl\_expand\_cell\_with\_no\_instance. For a list of all hdl variables and their current values, use the print\_variable\_group hdl command.

#### **SEE ALSO**

hdl variables(3) enable\_cell\_based\_verilog\_reader(3)

# mw\_hdl\_verilogel\_variables

TCL Variables for the Milkyway cell based verilog reader (verilog2cel). Specify certain variables so that to make verilog2cel behaves as desired.

#### SYNTAX

```
mw_hdl_allow_dirty_netlist
mw_hdl_create_multi_pg_net
mw_hdl_bus_dir_for_undef_cell
mw_hdl_expand_cell_with_no_instance
mw_hdl_stop_at_FRAM_cells

Boolean enable_cell_based_verilog_reader = "false" (default)
Boolean mw_hdl_allow_dirty_netlist = "false" (default)
Boolean mw_hdl_create_multi_pg_net = "true" (default)
Boolean mw_hdl_bus_dir_for_undef_cell = 0 (default)
Boolean mw_hdl_expand_cell_with_no_instance = "false" (default)
Boolean mw_hdl_stop_at_FRAM_cells = "false" (default)
```

#### **DESCRIPTION**

for details.

These variables affect the **read\_verilog** command when invoking Milkyway cell based verilog reader (verilog2cel) to import designs. Besides these variables, **mw\_logic1\_net** and **mw\_logic0\_net** and **mw\_current\_design** will also be used to indicate the net names for power(1'b1) and ground(1'b0).

```
enable_cell_based_verilog_reader
         Enable Milkyway cell based verilog reader. See
         enable_cell_based_verilog_writer(3) for details.
mw_hdl_allow_dirty_netlist
         Enable verilog2cel to handle dirty netlist. See
        mw_hdl_allow_dirty_netlist(3) for details.
mw_hdl_create_multi_pg_net
         Generate multiple power and ground nets. See mw_hdl_create_multi_pg_net(3)
         for details.
mw hdl bus dir for undef cell
         Specify the bus direction for undefined cell. See
         mw_hdl_bus_dir_for_undef_cell(3) for details.
mw hdl expand cell with no instance
         This will enable verilog2cel to expand cell hierarchy which has no cell
         instance. See mw_hdl_expand_cell_with_no_instance(3) for details.
mw_hdl_stop_at_FRAM_cells
         Tell verilog2cel to honor FRAM view cell. See mw_hdl_stop_at_FRAM_cells(3)
```

# **SEE ALSO**

 $\label{eq:mw_logic0_net} \textbf{mw} \\ \textbf{logic1} \\ \textbf{net} \ (3) \, , \ \textbf{read\_verilog} \ (2) \, .$ 

# mw\_hvo\_variables

TCL Variables for the Milkyway cell based verilog (HVO) writer.

#### **SYNTAX**

```
Boolean enable_cell_based_verilog_writer = "false" (default)
Boolean mw_hvo_pg_ports = "false" (default)
Boolean mw_hvo_pg_nets = "true" (default)
Boolean mw_hvo_split_bus = "false" (default)
Boolean mw_hvo_empty_cell_definition = "false" (default)
Boolean mw_hvo_corner_pad_cells = "true" (default)
Boolean mw_hvo_pad_filler_cells = "true" (default)
Boolean mw_hvo_core_filler_cells = "true" (default)
Boolean mw_hvo_unconnected_cells = "true" (default)
Boolean mw_hvo_unconnected_ports = "false" (default)
Boolean mw_hvo_strip_backslash_before_hiersep = "true" (default)
Boolean mw_hvo_diode_ports = "false" (default)
Boolean mw_hvo_output_wire_declaration = "false" (default)
Boolean mw_hvo_output_onezero_for_pg = "true" (default)
Boolean mw_hvo_generate_macro_definition = "false" (default)
string mw_hvo_dump_master_names = "" (default)
```

#### DESCRIPTION

These variables affect the **write** command when invoking Milkyway cell based verilog writer (HVO) to export design. Besides these variables, **mw\_logic1\_net** and **mw\_logic0\_net** will also be used by HVO to indicate the net names for power(1'b1) and ground(1'b0).

```
mw_hvo_pad_filler_cells
         details.
mw_hvo_core_filler_cells
```

Generate pad filler cell instances. See mw hvo pad filler cells(3) for

Generate core filler cell instances. See mw\_hvo\_core\_filler\_cells(3) for details.

mw\_hvo\_unconnected\_cells

Generate unconnected cell instances. See mw\_hvo\_unconnected\_cells(3) for details.

mw hvo unconnected ports

Generate unconnected cell ports. See mw\_hvo\_unconnected\_ports(3) for details.

mw\_hvo\_strip\_backslash\_before\_hiersep

Do not generate backslashes before hierarchy seperators. See mw\_hvo\_strip\_backslash\_before\_hiersep(3) for details.

mw\_hvo\_diode\_ports

Generate diode ports. See mw\_hvo\_diode\_ports(3) for details.

mw hvo output wire declaration

Generate wire declarations of nets. See mw\_hvo\_output\_wire\_declaration(3) for details.

mw\_hvo\_output\_onezero\_for\_pg

Generate 1'b1 for power and 1'b0 for ground nets. See mw\_hvo\_output\_onezero\_for\_pg(3) for details.

mw\_hvo\_generate\_macro\_definition

Generate macro declarations. See mw\_hvo\_generate\_macro\_definition(3) for details.

mw\_hvo\_dump\_master\_names

Specify the cell instance masters that must be dumped out. See mw\_hvo\_dump\_master\_names(3) for details.

#### **SEE ALSO**

mw\_logic0\_net (3), mw\_logic1\_net (3), write (2).

# mw\_logic0\_net

Contains the equivalent logic0 net for the design.

# **TYPE**

string

# **DEFAULT**

VSS

# **DESCRIPTION**

Contains the milkyway logic0(1'b0) net for the design. The default is "VSS".

# mw\_logic1\_net

Contains the equivalent logic1 net for the design.

# **TYPE**

string

# **DEFAULT**

VDD

# **DESCRIPTION**

Contains the milkyway logic1(1'b1) net for the design. The default is "VDD".

# mw\_reference\_library

Contains the Milkyway reference libraries.

# **TYPE**

list

# **DEFAULT**

. .

# **DESCRIPTION**

Contains the Milkyway reference libraries. The default is the empty string. By setting this variable, the search\_path and the physical\_library will be enhanced to use the Milkyway libraries.

# mw\_site\_name\_mapping

Specifies pairs of site names that is used to synchronize floorplan's site name with physical libary's site name.

#### **TYPE**

string

#### **DEFAULT**

11 11

#### **GROUP**

physopt

#### **DESCRIPTION**

Specifies pairs of site names that is used to synchronize floorplan's site name with physcal libary's site name, the usage is <set mw\_site\_name\_mapping "old\_site\_name1 new\_site\_name1 old\_site\_name2 new\_site\_name2 ... " >. The old\_site\_name must pairs off with new\_site\_name. User uses this variable to change old\_site\_name to new\_site\_name during db loading, Note, the variable must be set before db loading.

To determine the current value of this variable, use printvar mw\_site\_name\_mapping.

By the way, the old command change\_site\_name cannot be used in XG mode because the site name mapping needs to be happened before the design loading. The command change\_site\_name only works after the design is loaded so it doesn't work in XG mode. The change\_site\_name command only works in n ormal mode, not in XG mode.

#### **EXAMPLES**

The following example change the site name for the design floorplan from 'core' to 'unit'.

psyn\_shell-t> set mw\_site\_name\_mapping "core unit"

# mwdc\_allow\_higher\_mem\_usage

Specifies the frequency that the tool flushes in-memory data to disk during optimization(including the mega commands place\_opt/clock\_opt/route\_opt, and the command create\_placement/legalize\_placement, compile\_clock\_tree...). It should be set as one of the values 0, 1, and 2. The default value is 0. It can be used to tune runtime and memory.

#### **TYPE**

integer

#### **DEFAULT**

0

#### DESCRIPTION

Value 0 (default), means the tool will flush data to disk as frequent as possible to have the least memory usage, and as a side effect it might take a much longer runtime; Value 1, means the tool will never flush data to disk during optimization, until user explicitly issues a command "save\_mw\_cel", and this way it will have the worst memory usage, but it usually will have the best runtime if the working-machine has enough physical memories (The runtime probably gets worse when the physical memory is not enough and the tool starts to use swap disk as virtual memory.); Value 2, means the tool will flushes data to disk adaptively - flushing happens as less as possible, e.g., when the memory usage hits 90% of system available physical memory, or when the accumulated changed data hits a certain threshold, and freeing the unchanged in-memory data when possible, as a result, it will have a very close runtime, but a much better memory compared to Value 1.

This variable is allowed only in this tool.

#### **SEE ALSO**

psynopt(2)
place\_opt(2)
clock\_opt(2)

route\_opt(2)

# net\_attributes

Contains attributes that can be placed on a net.

#### DESCRIPTION

Contains attributes that can be placed on a net.

To set an attribute, use the command identified in the individual description of that attribute. If an attribute is "read-only," the user cannot set it.

To determine the value of an attribute, use the **get\_attribute** command. To remove attributes, use the **remove\_attribute** command.

For a more detailed explanation of an attribute, refer to the manual pages of the appropriate **set** command. For information on all attributes, refer to the **attributes** manual page.

#### **Net Attributes**

#### ba\_net\_resistance

A floating point number that specifies the back-annotated net resistance on a net. Set with **set\_resistance**.

#### dont\_touch

Identifies nets to be excluded from optimization. Values are *true* (the default) or *false*. Nets with the **dont\_touch** attribute set to *true* are not modified or replaced during **compile**. Set with **set\_dont\_touch**.

#### is\_test\_circuitry

Set by **insert\_dft** on the scan cells and nets added to a design during the addition of test circuitry. This attribute is read-only and cannot be set by the user.

#### load \*

A floating point number that specifies the wire load value on a net. The total load on a net is the sum of all the loads on pins, ports, and wires associated with that net. This attribute represents only the wire load; pin and port loads are not included in the attribute value unless the attribute <code>subtract\_pin\_load</code> is set to <code>true</code> for the same net. Set with <code>set\_load</code>.

#### static probability

A floating point number that specifies the percentage of time that the signal is in the logic 1 state; this information is used by **report\_power**. If this attribute is not set, **report\_power** will use the default value of 0.5, indicating that the signal is in the logic 1 state half the time. Set with **set\_switching\_activity**.

### subtract\_pin\_load

Causes **compile** to reduce the wire load value of a net by an amount equal to its pin load. Specifies that the **load** attribute includes the capacitances of all pins on the net. If the resulting wire load is negative, it is set to zero. Set with **set\_load -subtract\_pin\_load**.

#### toggle\_rate

A positive floating point number that specifies the toggle rate; that is, the number of zero-to-one and one-to-zero transitions within a library time unit period. This information is used by **report\_power**; if this attribute is not set, **report\_power** will use the default value of 2\*(static\_probability)(1 - static\_probability). The default will be scaled by any associated clock signal (if one is available). Set with **set\_switching\_activity**.

#### wired and

One of a set of two wired logic attributes that includes wired\_or. When present and set to true, wired\_and determines that the associated net has more than one driver and implements a wired AND function. Wired logic attributes cannot be manually set by the user. To cause wired logic attributes to be added to a netlist design that contains multiply-driven nets, you have two alternatives: 1. execute compile or translate on the design; or 2. specify the wired logic types using a resolution function in the HDL file.

#### wired\_or

One of a set of two wired logic attributes that includes wired\_and. When present and set to true, wired\_or determines that the associated net has more than one driver and implements a wired OR function. Wired logic attributes cannot be manually set by the user. To cause wired logic attributes to be added to a netlist design that contains multiply-driven nets, you have two alternatives: 1. execute compile or translate on the design; or 2. specify the wired logic types using a resolution function in the HDL file.

#### **SEE ALSO**

get\_attribute(2)
remove\_attribute(2)
attributes(3)

# optimize\_reg\_always\_insert\_sequential

Controls whether the **optimize\_registers** command will remove and reinsert the sequential elements in the circuits even if no register was moved.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **GROUP**

retiming\_variables

#### **DESCRIPTION**

When set to 'true', **optimize\_registers** will remove all existing movable elements from the design and reinsert and remap them, even if no registers were moved to improve delay or area cost. By default (value 'false') **optimize\_registers** leaves sequential elements unchanged, if none of them are moved to improve delay or area cost. If your design contains register trees which are not build optimally setting this variable to 'true' before **optimize\_registers** is executed might reduce the register count.

# optimize\_reg\_max\_time\_borrow

Specifies the maximum amount of time borrowing at all latches when retiming latches using the **optimize\_registers** command. A negative value means there is no limit on borrowing other than the one resulting from the clock period.

#### **TYPE**

float.

# **DEFAULT**

-1048576.0

#### **GROUP**

retiming\_variables

### **DESCRIPTION**

This variable limits the amount of borrowing that can occur at latches while performing retiming optimization. By default, during retiming, you can borrow latches up to one half of the clock period at a latch in order to avoid having negative slack. A negative value means there is no limit on the amount (other than one half of the clock period) of borrowing allowed.

# optimize\_reg\_retime\_clock\_gating\_latches

Specifies whether to move clock gating latches during retiming of latches.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **GROUP**

retiming\_variables

#### **DESCRIPTION**

The **optimize\_registers** command allows to retime latches when using the -latch option, but will by default not move clock-gating latches. Clock-gating latches are latches that drive clock gating cells and are used to prevent glitches on gated clocks. If for some reason you want to move clock-gating latches during retiming you can set this variable to true. If you want to control individual clock gating latches you can set the variable to true and use the set\_dont\_touch or set\_transform\_for\_retiming with value 'dont\_retime'.

# physical\_bus\_attributes

Contains attributes related to physical bus.

#### **DESCRIPTION**

Contains attributes related to physical bus.

You can use **get\_attribute** to determine value of an attribute, and use **report\_attribute** to get a report of all attributes on specified physical bus. Specified with **list\_attribute -class physical\_bus -application**, the definition of attributes can be listed.

# **Physical Bus Attributes**

```
cell id
         Specifies Milkyway design ID in which a physical bus object is located.
         This attribute is read-only.
name
         Specifies name of a physical bus object.
         This attribute is read-only.
num nets
         Specifies count of nets in a physical bus object.
         The nets can be collected by get_nets -of_object <physical_bus_object>.
         This attribute is read-only.
object_class
         Specifies object class name of a physical bus object, which is physical_bus.
         This attribute is read-only.
object_id
         Specifies object ID in Milkyway design file.
         This attribute is read-only.
```

```
get_attribute(2),
list_attribute(2),
report_attribute(2).
```

# physopt\_area\_critical\_range

Specifies a margin of slack for cells during area optimization. If a cell has a slack less than the area critical range, area optimization is not done for the cell.

#### **TYPE**

float

#### **DEFAULT**

-1.04858e+06

#### **GROUP**

physopt

#### **DESCRIPTION**

The area critical range specifies a margin of slack for cells during area optimization. If a cell has a slack less than the area critical range, area optimization is not done for the cell. The default value is minus infinity; that is, all cells are optimized for area during area recovery.

Use the following command to determine the current value of the variable:

prompt> printvar physopt\_area\_critical\_range

# **SEE ALSO**

physopt\_ultra\_high\_area\_effort(3)

# physopt\_change\_list

Controls tracking of eco changes when physopt -incremental is running. By default the tracking is always on. Use this variable to turn off the tracking.

#### **TYPE**

Boolean

# **DEFAULT**

true

# **GROUP**

physopt

#### **DESCRIPTION**

This variable is used when physopt -incremental is running. By default it is true, so after physopt -incremental is finished, type report\_change\_list to get a list of changes. If this variable is set to false before running physopt, then there will be no changes to report.

This variable is allowed only in the Physical Compiler.

# physopt\_check\_site\_array\_overlap

Checks for multi-type site array overlapping in floorplan, within a certain threshold.

#### **TYPE**

Boolean

#### **DEFAULT**

true

#### **GROUP**

physopt

#### **DESCRIPTION**

If multiple types of site arrays are defined in the floorplan, the detail placer requires that the overlapping occur within a certain threshold, to ensure best quality of results. You set the threshold with the physopt\_row\_overlap\_threshold variable.

The default value of physopt\_check\_site\_array\_overlap is true. Setting the value of this variable to false disables checking.

# **SEE ALSO**

physopt\_row\_overlap\_threshold(3)

# physopt\_checkpoint\_stage

Writes an intermediate database at intervals during the physical optimization run.

# **TYPE**

integer

# **DEFAULT**

0

#### **GROUP**

physopt

#### DESCRIPTION

During a physical optimization run, after coarse placement is done, a number of optimization and placement stages occur. When this variable is set to an integer value, Physical Compiler writes out a database (.db file or CEl view) at these placement intervals, according to the value you specify in this variable. These intermediate databases are useful for debugging purposes.

For DB (Tcl) mode, Physical Compiler overwrites the output .db file each time. For XG mode, Physical Compiler will have version control for the checkpoint CEL view created.

The physopt\_checkpoint\_stage variable is valid only in Physical Compiler.

To determine the current value of this variable, enter the following command:

psyn\_shell-t> printvar physopt\_checkpoint\_stage

# physopt\_cpu\_limit

This variable is obsolete and cannot be enabled. Please use set\_physopt\_cpulimit\_options command instead.

# **TYPE**

float

# **DEFAULT**

0

# **GROUP**

physopt

# **DESCRIPTION**

Please remove the obsolete variable, and replace it with the new command, set\_physopt\_cpulimit\_options. For details, please check the set\_physopt\_cpulimit\_options man page.

# **SEE ALSO**

set\_physopt\_cpulimit\_options(2)

# physopt\_create\_missing\_physical\_libcells

Directs Physical Compiler to create dummy physical descriptions of missing physical library cells.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **GROUP**

physopt

#### **DESCRIPTION**

This variable is used to enable Physical Compiler to create a dummy physical cell if a cell missing from the user-supplied physical libraries.

Physical Compiler uses a simple physical description for these dummy physical cells. This is mainly required in the exploration flow so that Physical Compiler will not stop when you do not have the final physical libraries. This is not intended as a replacement for specifying the correct physical libraries. For a final and accurate solution, you must specify the correct physical libraries.

The dummy physical cells created by Physical Compiler are not persistent. They exist in the current session only and are not stored in the .db database. These cells will be re-created in a new Physical Compiler session, if they are still required.

The **physopt\_create\_missing\_physical\_libcells** variable is valid only in Physical Compiler.

To determine the current value of this variable, enter the following command:

psyn\_shell-t> printvar physopt\_create\_missing\_physical\_libcells

# physopt\_delete\_unloaded\_cells

Controls whether the **physopt** command deletes unloaded cells, including both sequential and combinational cells.

#### **TYPE**

Boolean

#### **DEFAULT**

true

### **GROUP**

Physopt

#### **DESCRIPTION**

Controls whether the **physopt** command deletes unloaded cells. A design can contain cells that drive no loads. During **physopt**, the logic driven by a cell might be optimized away, resulting in an inferred no-load, or no path to any primary output. By default, **physopt** deletes such cells. To retain these cells, set this variable, **physopt\_delete\_unloaded\_cells**, to false.

# physopt\_enable\_extractor\_rc

Enables and disables the support of extractor-based RC computation.

# **TYPE**

Boolean

# **DEFAULT**

true

#### **GROUP**

physopt

# **DESCRIPTION**

The **physopt\_enable\_extractor\_rc** variable enables the support of extractor-based RC computation. The default value is **true**.

If you want to disable the support of extractor-based RC computation in your design, set the value of this variable as **false**.

To see the current value of this variable, type

psyn\_shell-xg-t> printvar physopt\_enable\_extractor\_rc

# physopt\_enable\_power\_optimization

Enables power optimization in Physical Compiler.

#### **TYPE**

Boolean

# **DEFAULT**

true

#### **GROUP**

physopt

#### **DESCRIPTION**

The **physopt\_enable\_power\_optimization** variable enables and disables power optimization in Physical Compiler.

To disable power optimization during the execution of the **physopt** command and **compile\_physical** command, set the value to false.

To enable power power optimization during the execution of these two commands, set the value to true (the default).

To see the current value of this variable, type the following:

psyn\_shell-t> printvar physopt\_enable\_power\_optimization

# physopt\_enable\_router\_process

Enables and disables the use of a separate process to perform routing.

# **TYPE**

Boolean

# **DEFAULT**

true

# **GROUP**

physopt

# **GROUP**

physopt

# **DESCRIPTION**

This variable enables the use of a separate process to perform routing when set to true and disables it when set to false.

# physopt\_enable\_rp\_in\_xg\_mode

Determines whether the tool is to honor relative placement in xg mode.

#### **TYPE**

Boolean

### **DEFAULT**

false

#### **GROUP**

physopt

#### **DESCRIPTION**

The value you specify for the **physopt\_enable\_rp\_in\_xg\_mode** variable determines whether the tool carries out its default behavior and honors relative placement constraints. The default value of this variable is **false**. This variable has effect only in xg mode.

If you want the tool to perform structured placement on your design in xg mode, set the value of this variable to **true** before your design is read into memory.

To see the current value of this variable, type

psyn\_shell-xg-t> printvar physopt\_enable\_rp\_in\_xg\_mode

This variable is supported only in Physical Compiler (psyn\_shell-xg-t).

#### **SEE ALSO**

create\_rp\_group(2)
physopt\_ignore\_structure(3)

# physopt\_enable\_tlu\_plus

Enables and disables the support of TLU+ based RC computation.

# **TYPE**

Boolean

# **DEFAULT**

true

#### **GROUP**

physopt

# **DESCRIPTION**

The **physopt\_enable\_tlu\_plus** variable enables the support of TLU+ based RC computation in your design. The default value is **true**.

If you want to disable the support of TLU+ based RC computation in your design, set the value of this variable as **false**.

To see the current value of this variable, type

psyn\_shell-xg-t> printvar physopt\_enable\_tlu\_plus

# physopt\_enable\_tlu\_plus\_process

Enables and disables using a separate process to perform TLU+ based RC extraction.

# **TYPE**

Boolean

# **DEFAULT**

true

#### **GROUP**

physopt

# **DESCRIPTION**

When you set the value of the variable to true, TLU+ based RC extraction is done in a separate process. This variable is only valid with post-route extraction with TLU+.

From 2007.03, the default setting is to run TLU+ based rc extraction in separate process automatically, it isn't necessory to set this variable.

# physopt\_enable\_via\_res\_support

Enables and disables the support of via resistance for virtual route RC estimation.

### **TYPE**

Boolean

## **DEFAULT**

false

### **GROUP**

physopt

### **DESCRIPTION**

Setting the value of this variable as **true** enables the support of via resistance for virtual route RC estimation. The default value is **false**.

If you want to disable the support of via resistance for virtual route RC estimation, set the value of this variable as **false** (the default value).

Use the following command to see the current value of this variable:

prompt> printvar physopt\_enable\_via\_res\_support

# physopt\_hard\_keepout\_distance

Specifies the keepout distance used by the **physopt**, **create\_placement**, and **legalize\_placement** commands.

#### **TYPE**

float

### **DEFAULT**

0

### **GROUP**

physopt

### **DESCRIPTION**

Use this variable to specify the keep-out distance used by the **physopt**, **create\_placement**, and **legalize\_placement** commands. Specify the distance in micron units.

To prevent congestion, it is useful to mark as a "hard keep-out area" an area in the design that surrounds a fixed macro, a capability this variable provides. If you specify an area as a hard keep-out area, Physical Compiler does not place any cells there. Define the area to be marked by setting a value for this variable, which the tool then uses to inflate the fixed cell's rectangle the same distance in all four directions.

Setting this variable is optional. The default value is 0.0.

To determine the variable's current value, type the following:

psyn\_shell-t> printvar physopt\_hard\_keepout\_distance

## **SEE ALSO**

create\_placement(2)
legalize\_placement(2)

# physopt\_heterogeneous\_site\_array

Enables the detailed placer to handle floorplan with multi-height site arrays in multi-voltage mode.

#### **TYPE**

Boolean

### **DEFAULT**

false

### **GROUP**

physopt

### **DESCRIPTION**

If the arrays of multiple types of sites with different site-heights are defined in the floorplan, to enable the detailed placer to place cells properly on those sites this variable needs to be set to true. It is supported only in multi-voltage design synthesis.

If it is set to false, detailed placer ignores the multi-height site types even if they are present in the floorplan.

# physopt\_ignore\_lpin\_fanout

The tool ignore max fanout constraints which are specified in the library.

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

physopt

## **DESCRIPTION**

When this variable is turned on, tools will ignore max\_fanout violatios from the constraints in the library. Only optimization ignores those constraints and report\_constraint will still report the violation.

# physopt\_ignore\_structure

Determines whether the tool ignores the relative placement groups.

### **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

physopt

### **DESCRIPTION**

The value you specify for the **physopt\_ignore\_structure** variable determines whether the tool carries out its default behavior and utilizes the relative placement. The default is fale.

If you do not want the tool to perform relative placement on your design, set this variable to true.

To see the current value of this variable, enter

prompt> printvar physopt\_ignore\_structure

## **SEE ALSO**

place\_opt(2)
physopt\_rp\_enable\_orient\_opt(3)

# physopt\_macro\_cell\_height\_threshold

Specifies the threshold value for the tool's detail placer to decide whether an extremely tall standard cell is to be treated as a "hard macro." The tool's detail placer is designed to place standard cells. If the design has some extremely tall standard cells, then the detail placer might not work as well as it does when placing "normal" standard cells. Thus, by default, if an extremely tall standard cell has a height that is greater than this threshold value, the detail placer treats the standard cell as a "hard macro."

#### **TYPE**

integer

### **DEFAULT**

6

### **GROUP**

physopt

#### DESCRIPTION

This variable specifies the threshold value for the tool's detail placer. This threshold determines whether a standard cell becomes a "hard macro." For example, if a standard cell has a 10x site height, then it is treated as a hard macro. The default threshold value is 6 times the site height. You can set this variable to adjust the "threshold value." The tool's detail placer treats some very tall standard cells as "hard macros" by default.

This variable is allowed only in the this tool.

### **SEE ALSO**

check\_legality(2)
legalize\_placement(2)
psynopt(2)
place\_opt(2)

# physopt\_mw\_checkpoint\_filename

Specifies the name of the file to which the MW database containing all hierarchy of the checkpointed design is to be written.

#### **TYPE**

string

### **DEFAULT**

. .

### **GROUP**

physopt

### **DESCRIPTION**

Specifies the name of the file to which the MW database containing all hierarchy of the checkpointed design is to be written. The filename must be purely relative. The directory path must be specified in the variable mw\_design\_library. This variable will be honored only during checkpointing to CEL in XG mode.

To determine the current value of this variable, use **printvar physopt\_mw\_checkpoint\_filename**.

## **SEE ALSO**

mw design library(3)

# physopt\_new\_fix\_constants

Determines whether the tool is to observe the maximum capacitance constraint during tie-off optimization.

#### **TYPE**

Boolean

## **DEFAULT**

true

### **DESCRIPTION**

Determines whether the tool is to observe the maximum capacitance constraint (set with the max\_capacitance attribute of the set\_max\_capacitance command) during tie-off optimization.

During postprocessing after optimization, the tool maps all generic constant logic cells to tie-off cells. If you set this variable as **true** (the default) during this phase, the tool optimizes the number of tie-off cells required to drive the loads to constant logic value. To derive the number of tie-off cells required, and their locations, the tool considers the max\_fanout design rule constraint and the max\_cap design rule constraint on the design.

If you set this variable as **false**, the tool considers only the max\_fanout design rule constraint (but not the max\_cap design rule constraint) in performing the tie-off optimization.

To see the current value of this variable, type

psyn\_shell-xg-t> printvar physopt\_new\_fix\_constants

## **SEE ALSO**

set\_max\_capacitance(2)

# physopt\_pin\_based\_pad

Specifies whether is\_pad attribute is set to pin.

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

physopt

## **DESCRIPTION**

By default, physopt places implicit dont\_touch on nets connected to cells which have "is\_pad" attribute. If this variable is set to true, then physopt places implicit dont\_touch on nets connected to pin which has "is\_pad" attribute.

## **SEE ALSO**

# physopt\_power\_critical\_range

Specifies a margin of slack for cells during leakage power optimization. If a cell has a slack less than the power critical range, power optimization will not be done for the cell.

### **TYPE**

float

#### **DEFAULT**

-1.04858e+06

### **GROUP**

physopt

## **DESCRIPTION**

The power critical range specifies a margin of slack for cells during leakage power optimization. If a cell has a slack less than the power critical range, leakage power optimization will not be done for the cell. The default value is minus infinity; that is, all cells will be optimized for leakage power during the leakage power optimization phase of the **physopt** command.

### **SEE ALSO**

set\_max\_leakage\_power(2)

# physopt\_ref\_pdef\_loaded

Stores the name of the reference loaded during report\_cell\_displacement -load\_pdef. Otherwise, stores the null string.

#### **TYPE**

String

### **DEFAULT**

11 11

### **GROUP**

physopt

### **DESCRIPTION**

This variable stores the name of the reference that PDEF loaded during report\_cell\_displacement -load\_pdef xx.pdef. This is used to obtain the value of the PDEF file inside psyn\_shell, and is used to assign values to other temporary variables. The variable gets updated after running report\_cell\_displacement. However to clear its value, you must run report\_cell\_displacement -remove\_pdef.

## **SEE ALSO**

report\_cell\_displacement(2)

# physopt\_row\_overlap\_threshold

Specifies a threshold for checking multi-type site array overlapping floorplan.

## **TYPE**

float

## **DEFAULT**

0.1

### **GROUP**

physopt

## **DESCRIPTION**

A specified threshold is used to check multi-type site array overlapping in a floorplan. A threshold set at 0.1 means that a 10 percent difference of normal core area is allowed.

It is not recommended that you set the threshold to larger number than 0.5, which means 50 percent difference. A larger setting will adversely affect quality of result.

## **SEE ALSO**

physopt\_check\_site\_array\_overlap(3)

# physopt\_rp\_enable\_orient\_opt

Determines whether the tool is to allow orientation optimization of cells in relative placement groups.

#### **TYPE**

Boolean

### **DEFAULT**

true

### **GROUP**

physopt

### **DESCRIPTION**

The value you specify for the **physopt\_rp\_enable\_orient\_opt** variable determines whether the tool performs orientation optimization of cells within relative placement groups, which is the default behavior of the tool. (The default value of this variable is **true**.)

For the remainder of the cells in your design, if you prefer to utilize both user-specified orientation and automatic orientation, leave the value of this variable as **true** (the default). This ensures that the tool will respect those instances that have a user-specified orientation, and will perform orientation optimization on the remaining cells.

If you want to completely disable orientation optimization on all cells inside relative placement groups, set the value of the physopt\_rp\_enable\_orient\_opt
variable as false. If you set the value as false,

- The tool respects a user-specified orientation, if the orientation is valid.
- The tool chooses a default valid orientation if no user-specified orientation exists.

To see the current value of this variable, type

prompt> printvar physopt\_rp\_enable\_orient\_opt

## **SEE ALSO**

place\_opt(2)
physopt\_ignore\_structure(3)

# physopt\_tie\_const\_cells

Connects all unconnected pins in the same hierarchy to one logic cell.

## **TYPE**

Boolean

## **DEFAULT**

false

### **GROUP**

physopt

## **DESCRIPTION**

By default, when the design has some unconnected pins, Physical Compiler connects each unconnected pin to unique logic cell. When **fBphysopt\_tie\_const\_cells** is true, Physical Compiler will connect all unconnected pins in the same hierarchy to one logic cell.

## **SEE ALSO**

# physopt\_tie\_spare\_cells

Instructs the physical optimization to connect the inputs of a spare cells to tieoff cells.

#### **TYPE**

Boolean

### **DEFAULT**

true

### **GROUP**

physopt

### **DESCRIPTION**

This variable when set to true (default) , instructs the physopt not to disassociate the constants \*logic\*1/\*logic\*0 from the inputs of a spare cells. Subsequently allowing the optimization to map them to tie-high/tie-low cells appropriately.

When set to false, it would dis-associate any constants \*logic\*1/\*logic\*0 from the inputs of spare cells, thus making the inputs as floating.

If the inputs to the spare cells are connected to the tie cells, subsequent optimization might result in multiple spare cells being connected to a single tie cells. Since spare cells are sprinkled in a area, the common tie cells between them might result in long wires connections. To turn off any such optimization, user must turn off the following switch <code>physopt\_new\_fix\_constants</code>.

This variable is allowed only in the Physical Compiler.

### **SEE ALSO**

physopt\_new\_fix\_constants(3)

# physopt\_ultra\_high\_area\_effort

Enables very high effort area optimization for potentially better area recovery but with more runtime.

### **TYPE**

Boolean

### **DEFAULT**

false

### **GROUP**

physopt

## **DESCRIPTION**

This variable enables very high effort area optimization during high effort area recovery for potentially better QOR, but with more runtime.

This variable can be used only with -area\_effort high. This variable is valid only in Physical Compiler.

## **SEE ALSO**

physopt\_area\_critical\_range(3)

## pin\_attributes

Contains attributes placed on pins.

#### DESCRIPTION

Contains attributes that can be placed on a pin.

There are a number of commands used to set attributes; however, most attributes can be set with the **set\_attribute** command. If the attribute definition specifies a **set** command, use it to set the attribute. Otherwise, use **set\_attribute**. If an attribute is *read only*, it cannot be set by the user.

To determine the value of an attribute, use the **get\_attribute** command. To remove attributes, use the **remove\_attribute** command.

For a more detailed explanation of an attribute, refer to the manual pages of the appropriate **set** command. For information on all attributes, refer to the **attributes** manual page.

#### Pin Attributes

#### disable\_timing

Disables timing arcs. This has the same affect on timing as not having the arc in the library. Set with **set\_disable\_timing**.

#### fall\_delay

Specifies an offset from the falling edge of the ideal clock waveform. Set with **set\_clock\_skew -fall\_delay**.

#### max\_fall\_delay

A floating point value that specifies the maximum falling delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_max\_delay**.

#### max rise delay

A floating point value that specifies the maximum rising delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_max\_delay**.

#### min\_fall\_delay

A floating point value that specifies the minimum falling delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_min\_delay**.

#### min\_rise\_delay

A floating point value that specifies the minimum rising delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_min\_delay**.

#### minus\_uncertainty

Specifies a negative uncertainty from the edges of the ideal clock waveform. Set with **set\_clock\_skew -minus\_uncertainty**.

#### observe\_pin

Specifies the (internal) observe pin name of an LSI Logic scan macrocell (LSI CTV only). This attribute is used by the **write\_test** command. Set with **set\_attribute**.

#### pin direction

Specifies the direction of a pin. Allowed values are in, out, inout, or unknown. This attribute is **read only** and cannot be set by the user.

#### pin\_properties

Lists valid EDIF property values to be attached to different versions of the output pin. The EDIF property values correspond to different output emitter-follower resistance values on the output pin. For details about the use of this attribute, refer to the *Library Compiler Reference Manual*. Set with **set attribute**.

#### plus\_uncertainty

Specifies a positive uncertainty from the edges of the ideal clock waveform. Affects all sequential cells in the transitive fanout of this port. Set with **set\_clock\_skew -plus\_uncertainty**.

#### propagated\_clock

Specifies that the clock edge times be delayed by propagating the values through the clock network. If this attribute is not present, ideal clocking is assumed. Set with **set\_clock\_skew -propagated**.

#### rise\_delay

Specifies an offset from the rising edge of the ideal clock waveform. Set with **set\_clock\_skew -rise\_delay**.

#### set\_pin

Specifies the (internal) set pin name of an LSI Logic scan macrocell (LSI CTV only). This attribute is used by the **write\_test** command. Set with **set\_attribute**.

#### signal\_type

Used to indicate that a pin or port is of a special type, such as a **clocked\_on\_also** port in a master/slave clocking scheme, or a **test\_scan\_in** pin for scan-test circuitry. Set with **set\_signal\_type**.

#### static\_probability

A floating point number that specifies the percentage of time that the signal is in the logic 1 state; this information is used by **report\_power**. If this attribute is not set, **report\_power** will use the default value of 0.5, indicating that the signal is in the logic 1 state half the time. Set with **set\_switching\_activity**.

#### test\_assume

A string that represents a constant logic value to be assumed for specified pins throughout test design rule checking, test pattern generation, and fault simulation by check\_test, create\_test\_patterns, and fault\_simulate. "1", "one", or "ONE" specifies a constant value of logic one; "0", "zero", or "ZERO" specifies a constant value of logic zero. Use report\_test -assertions for a report on objects that have the test\_assume attribute set. Set with set\_test\_assume.

#### test\_dont\_fault

Specifies pins not faulted during test pattern generation. If no command options are specified, this attribute is set for both stuck-at-0 and stuck-at-1 faults. Set with **set\_test\_dont\_fault**.

#### test initial

A string that represents an initial logic value to be assumed for specified pins at the start of test design rule checking and fault simulation by check\_test and fault\_simulate. "1", "one", or "ONE" specifies an initial value of logic one; "0", "zero", or "ZERO" specifies an initial value of logic zero. Use report\_test -assertions for a report on objects that have the test\_initial attribute set. Set with set\_test\_initial.

#### test\_isolate

Indicates that the specified sequential cells, pins, or ports are to be logically isolated and considered untestable during test design rule checking by check\_test. When this attribute is set on a cell, it is also placed on all pins of that cell. Do not set this attribute on a hierarchical cell. Use report\_test -assertions for a report on isolated objects. Set with set test isolate.

**Note:** Setting this attribute suppresses the warning messages associated with the isolated objects.

#### test\_require

Specifies a constant, fixed logic value that a pin is required to have during scan test vector generation. The pin maintains the same value for each test vector generated. Use **report\_test -assertions** for a report on objects that have the **test\_require** attribute set. Set with **set\_test\_require**.

#### test routing position

Specifies the preferred routing order of the scan-test signals of the identified cells. Set with **set\_test\_routing\_order**.

## toggle\_rate

A positive floating point number that specifies the toggle rate; that is, the number of zero-to-one and one-to-zero transitions within a library time unit period. This information is used by **report\_power**; if this attribute is not set, **report\_power** will use the default value of 2\*(static\_probability)(1 - static\_probability). The default will be scaled by any associated clock signal (if one is available). Set with **set\_switching\_activity**.

#### true\_delay\_case\_analysis

Specifies a value to set all or part of an input vector for **report\_timing - true** and **report\_timing -justify**. Allowed values are 0, 1, r (rise, X to 1), and f (fall, X to 0). Set with **set\_true\_delay\_case\_analysis**.

### **SEE ALSO**

get\_attribute(2)
remove\_attribute(2)
set\_attribute(2)
attributes(3)

# pin\_shape\_attributes

Contains attributes related to pin shape.

### **DESCRIPTION**

Contains attributes related to pin shape.

You can use **get\_attribute** to determine value of an attribute, and use **report\_attribute** to get a report of all attributes on specified physical bus. Specified with **list\_attribute -class pin\_shape -application**, the definition of attributes can be listed.

## **Pin Shape Attributes**

access\_direction

Specifies the accessible direction(s) of a pin shape. This attribute is read-only. The valid values can be:

- Left indicates the object can be accessed from left.
- Right indicates the object can be accessed from right.
- Up indicates the object can be accessed from above.
- Down indicates the object can be accessed from below.
- Left Right indicates the object can be accessed from left and right.
- Left Up indicates the object can be accessed from left and above.
- Left Down indicates the object can be accessed from left and below.
- Right Up indicates the object can be accessed from right and above.
- Right Down indicates the object can be accessed from right and below.
- Up Down indicates the object can be accessed from above and below.
- Left Right Up indicates the object can not be access from below.

- Left Right Down indicates the object can not be access from above.
- Left Up Down indicates the object can not be access from right.
- Right Up Down indicates the object can not be access from left.
- Left Right Up Down indicates the object can be accessed from all directions.

#### base\_name

Specifies the base name of a pin shape. The **base\_name** of a pin shape is similar with the **name** of the corresponding terminal in the child MW design. This attribute is read-only.

#### bbox

Specifies the bounding-box of a pin shape. The **bbox** is represented by a **rectangle**.

The format of a rectangle specification is {{llx lly} {urx ury}}, which specifies the lower-left and upper-right corners of the rectangle. The bbox of a pin shape is calculated by the **origin** and **orientation** of its cell and the actual **bbox** of its corresponding terminal from the child MW design.

This attribute is read-only.

#### bbox\_11

Specifies the lower-left corner of the bounding-box of a pin shape. The  $bbox_11$  is represented by a point. The format of a point specification

is {x y}.

You can get the **bbox\_11** of a pin shape by accessing the first element of its **bbox**.

This attribute is read-only.

#### bbox\_11x

Specifies x coordinate of the lower-left corner of the bounding-box of a pin shape.

The data type of **bbox\_llx** is double.

This attribute is read-only.

#### bbox\_11y

Specifies y coordinate of the lower-left corner of the bounding-box of a pin shape.

The data type of **bbox\_lly** is double.

This attribute is read-only.

#### bbox\_ur

Specifies the upper-right corner of the bounding-box of a pin shape. The **bbox\_ur** is represented by a **point**. The format of a *point* specification is  $\{x \ y\}$ .

You can get the bbox\_ur of a pin shape by accessing the second element of its

#### bbox.

This attribute is read-only.

#### bbox urx

Specifies x coordinate of the upper-right corner of the bounding-box of a pin shape.

The data type of **bbox\_urx** is double.

This attribute is read-only.

#### bbox\_ury

Specifies y coordinate of the upper-right corner of the bounding-box of a pin shape.

The data type of **bbox ury** is double.

This attribute is read-only.

#### cell\_id

Specifies Milkyway design ID in which a pin shape object is located. This attribute is read-only.

#### direction

Specifies the direction of a pin shape.

The valid values can be: in, out, inout and tristate.

This attribute is read-only.

#### full name

Specifies the full name of a pin shape.

The full name of a pin shape consists of the full name of its owned cell and the name of the corresponding terminal from child MW design. This attribute is read-only.

## is\_fixed

Indicates whether a pin shape is fixed or not.

This attribute is read-only.

#### layer

Specifies the layer name of a pin shape.

This attribute is read-only.

#### name

Specifies name of a pin shape. It's identical as the attribute **full\_name**. This attribute is read-only.

## number\_of\_points

Specifies the number of points to illustrate the boundary of a pin shape. You can refer to the attribute **points**. The list length of **points** is the value of **number of points**.

This attribute is read-only.

## object\_class

Specifies object class name of a pin shape, which is **pin\_shape**. This attribute is read-only.

#### points

Specifies points of the boundary of a pin shape. A pin shape can be a rectangle, a rectilinear polygon, or multiple rectangles.

### pin\_shape\_attributes

When a pin shape is either a rectangle or a rectilinear polygon, its **points** is represented by a list of points. The last element of the list is the same as the first element.

When a pin shape consists of multiple rectangles, its **points** is represented by a list of points of rectangles. Every five points represent one rectangle. The *points* of a pin shape is calculated by the **origin** and **orientation** of its cell and the actual **points** of its corresponding terminal from the child MW design.

This attribute is read-only.

#### status

Specifies the PR status of a pin shape. The valid values are: fixed, placed, cover, and unplaced. This attribute is read-only.

### **SEE ALSO**

```
get_attribute(2),
list_attribute(2),
report_attribute(2).
```

## placement blockage attributes

Contains attributes related to placement blockage.

#### DESCRIPTION

Contains attributes related to placement blockage.

You can use **get\_attribute** to determine value of an attribute, and use **report\_attribute** to get a report of all attributes on specified object. Specified with **list\_attribute -class placement\_blockage -application**, the definition of attributes can be listed.

## **Placement Blockage Attributes**

affects

Specifies the affects of a placement blockage, which is placement. The data type of **affects** is string. This attribute is read-only.

area

Specifies area of a placement blockage. The data type of **area** is float. This attribute is read-only.

bbox

Specifies the bounding-box of a placement blockage. The **bbox** is represented by a **rectangle**.

The format of a rectangle specification is {{llx lly} {urx ury}}, which specifies the lower-left and upper-right corners of the rectangle. The data type of **bbox** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

blocked percentage

Specifies the percentage blockage for a partial blockage.

The data type of **blocked\_percentage** is integer.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

cell\_id

Specifies Milkyway design ID in which a placement blockage object is located. The data type of **cell\_id** is integer.

This attribute is read-only.

layer

Specifies layer name of a placement blockage. The data type of **layer** is string. Its valid values are:

#### • PlaceBlockage

- SoftPlaceBlk
- pinBlockage
- MacroBlockage
- PartialPlaceBlk

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### name

Specifies name of a placement blockage object.

The data type of name is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### object\_class

Specifies object class name of a placement blockage, which is **placement blockage**.

The data type of **object\_class** is string.

This attribute is read-only.

#### object id

Specifies object ID in Milkyway design file.

The data type of **object\_id** is integer.

This attribute is read-only.

## pin\_blockage\_layers

Specifies the layers for which routing to pins are blocked. This attribute only applies on pin blockage type.

The data type of pin\_blockage\_layers is string.

This attribute is read-only.

#### type

Specifies type of a placement blockage.

The data type of **type** is string.

Its valid values are:

- hard
- soft
- pin

- hard\_macro
- partial

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

# **SEE ALSO**

get\_attribute(2),
list\_attribute(2),
report\_attribute(2),
set\_attribute(2).

## placer disable auto bound for gated clock

Determines whether automatic group bounding is disabled for gated clocks created by Power Compiler.

#### **TYPE**

Boolean

#### **DEFAULT**

true

#### **DESCRIPTION**

The gated-clock method reduces a design's power consumption by controlling the switching activity from the clock signal to flip-flop registers. The automatic bound function that this variable enables (when set to false, the default is true) works only for the gated-clock elements Power Compiler creates. The placer\_disable\_auto\_bound\_for\_gated\_clock variable does not affect your design unless you use the clock-gating functionality of Power Compiler.

To reduce clock skew, place the clock-gating element and the flip-flops it controls close together in your design. The tool automatically creates a group bound for each clock-gating element and the flip-flops the element drives. This group bound helps place the flip-flops closer to the clock-gating element.

If this variable remains true, the tool does not create a group bound for the clock-gating elements created with Power Compiler.

## **SEE ALSO**

remove\_bounds(2)

report\_bounds(2)

create\_bounds(2)

# placer\_disable\_macro\_placement\_timeout

Prevents the coarse placer from timing out during macro placement.

### **TYPE**

Boolean

## **DEFAULT**

false

### **DESCRIPTION**

Use this variable to prevent the coarse placer from timing out during macro placement when running **create\_placement** with floating macros.

By default, macro placement exits early if runtime is too long when compared to the rest of coarse placement. This is to prevent excessively long runtimes that can occur when there are too many floating macros, too many constraints on macros, or bad constraints. The result is that some macros may be placed illegally.

When this variable is set to true, the placer will let macro placement run to completion regardless of runtime.

The default value of this variable is false.

### **SEE ALSO**

set\_mpc\_macro\_array(2)
create\_placement(2)

# placer\_dont\_error\_out\_on\_conflicting\_bounds

Prevents the coarse placer from erroring out when it detects conflicting bounds.

### **TYPE**

Boolean

## **DEFAULT**

true

### **DESCRIPTION**

Use this variable to prevent the tool from erroring out when it detects conflicting bounds when running place\_opt or create\_placement.

By default, the placer will automatically adjust the conflicting groupbounds and continue instead of erroring out.

When this variable is set to false, the placer checks for conflicting movebounds and groupbounds and errors out if a conflict is detected. These bounds can be userspecified bounds or bounds generated by the tool.

The default value of this variable is true.

## **SEE ALSO**

create\_bounds(2)
create\_placement(2)
place\_opt(2)

## placer enable enhanced router

Enables a mode of coarse placement in which congestion removal is done with the global router.

#### **TYPE**

Boolean

### **DEFAULT**

false

#### **DESCRIPTION**

Enables a mode of coarse placement in which congestion removal is driven by the global router.

When this variable is set to false, the congestion removal in coarse placement is driven by an internal global route estimator.

For most designs, QoR does not change much when turning on this feature. But for some designs, you may see a significant congestion reduction when this feature is turned on.

An important change when using the variable is that the **set\_congestion\_options** - **layer** command is not supported when **placer\_enable\_enhanced\_router** is enabled. Instead, use the standard command for passing layer availability constraints to the global router, **create\_route\_guide**.

You can use this feature in conjunction with any command that invokes congestion-driven placement, such as **place\_opt -congestion**, **psynopt -congestion**, and others.

For example, to enable this feature, enter

prompt> set placer\_enable\_enhanced\_router true

### **SEE ALSO**

place\_opt(2)
psynopt(2)

## placer gated register area multiplier

Specifies the value of the multiplier used to generate automatic group bounds for gated clocks.

#### **TYPE**

float

#### **DEFAULT**

20

#### DESCRIPTION

The gated-clock method reduces a design's power consumption by controlling the switching activity from the clock signal to flip-flop registers. The automatic bound function works only for the gated-clock elements Power Compiler creates. The placer\_gated\_register\_area\_multiplier variable does not affect your design unless you use the clock-gating functionality of Power Compiler.

To reduce clock skew, place the clock-gating element and the flip-flops it controls close together in your design. Physical Compiler automatically creates a floating group bound for each clock-gating element and the flip-flops the element drives. This group bound helps place the flip-flops closer to the clock-gating element.

The size of the group bound is equal to the square root of the product of the total area of flip-flop elements the gate controls within the group bound and the value of the placer\_gated\_register\_area\_multiplier variable.

For example, if a clock-gate element drives five flip-flops, and the total area of these six cells is 45, the size of the group bound is sqrt  $(20 \times 45) = 30$ .

### **SEE ALSO**

physopt\_check\_site\_array\_overlap(3)

# placer\_max\_cell\_density\_threshold

Enables a mode of coarse placement in which cells can clump together.

#### **TYPE**

float

### **DEFAULT**

-1

### **DESCRIPTION**

Enables a mode of coarse placement in which cells are not distributed evenly across the surface of the chip, but are allowed to clump together. The value you specify sets the threshold of how tightly the cells are allowed to clump. The value of 1.0 allows no gaps between cells.

A reasonable value is one that is above the background utilization of your design but below 1.0. For example, if your background utilization is 40%, or 0.4, a reasonable value for this variable is a value between 0.4 and 1.0. The higher the value, the more tightly the cells clump together.

You can use this feature in conjunction with any command that invokes coarse placement, such as **create\_placement** and **place\_opt**.

For example, to set the threshold to 0.7, enter

prompt> set placer\_max\_cell\_density\_threshold 0.7

#### **SEE ALSO**

create\_placement(2)
place\_opt(2)

# placer\_run\_in\_separate\_process

Enables and disables the use of a separate process to perform placement.

## **TYPE**

Boolean

## **DEFAULT**

true

## **DESCRIPTION**

This variable enables the use of a separate process to perform placement when set to true and disables it when set to false.

## **SEE ALSO**

## placer soft keepout channel width

Specifies a soft keepout distance that is used by the **place\_opt** and **create\_placement** commands.

#### **TYPE**

float

## **DEFAULT**

0

#### **DESCRIPTION**

This variable is used to specify a soft keepout distance that is used by the **place\_opt** and **create\_placement** commands. The distance must be specified in micron units. If set, this variable causes the tool to automatically identify thin channels (regions) around fixed cells and blockages as soft keepout areas.

Note that putting too many cells in such a thin keepout area might potentially lead to poor results. If an area is identified as a soft keepout area, the tool tries not to put too many cells in that area.

If set, this variable causes the tool to mark various areas near fixed RAMs and blockages as soft keepout areas. The soft keepout areas are not generated for every fixed RAM or blockage. Such areas are generated for an object (fixed RAM or blockage) only if the distance between the object and the core area boundary is less than the soft keepout distance or if the distance between two such objects is less than the soft keepout distance (forming a thin channel between the objects).

Setting this variable is optional. If unspecified, the default is 0.0.

To determine the current value of this variable use the following command:

prompt> printvar placer\_soft\_keepout\_channel\_width

#### **SEE ALSO**

create\_placement(2)
legalize\_placement(2)
place\_opt(2)

## plan\_group\_attributes

Contains attributes related to plan group.

#### DESCRIPTION

Contains attributes related to plan group.

You can use **get\_attribute** to determine value of an attribute, and use **report\_attribute** to get a report of all attributes on specified object. Specified with **list\_attribute -class plan\_group -application**, the definition of attributes can be listed.

## **Plan Group Attributes**

is  $\{x y\}$ .

aspect\_ratio

Specifies the height: width ratio of a plan group.

The data type of **aspect\_ratio** is double.

This attribute is read-only.

bbox

Specifies the bounding-box of a plan group. The **bbox** is represented by a **rectangle**.

The format of a rectangle specification is {{llx lly} {urx ury}}, which specifies the lower-left and upper-right corners of the rectangle. The data type of **bbox** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

bbox 11

Specifies the lower-left corner of the bounding-box of a plan group. The **bbox\_11** is represented by a **point**. The format of a *point* specification

You can get the  $bbox_11$  of a plan group, by accessing the first element of its bbox.

The data type of **bbox\_11** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

bbox\_llx

Specifies x coordinate of the lower-left corner of the bounding-box of a plan group.

The data type of **bbox\_llx** is double.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

bbox\_11y

Specifies y coordinate of the lower-left corner of the bounding-box of a plan group.

The data type of **bbox\_lly** is double.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### bbox\_ur

Specifies the upper-right corner of the bounding-box of a plan group.

The **bbox\_ur** is represented by a **point**. The format of a *point* specification is  $\{x, y\}$ .

You can get the **bbox\_ur** of a plan group, by accessing the second element of its **bbox**.

The data type of **bbox\_ur** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### bbox\_urx

Specifies x coordinate of the upper-right corner of the bounding-box of a plan group.

The data type of **bbox\_urx** is double.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### bbox ury

Specifies y coordinate of the upper-right corner of the bounding-box of a plan group.

The data type of **bbox\_ury** is double.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### bottom\_padding

Specifies bottom-side width of interior paddings.

The data type of **bottom\_padding** is double.

This attribute is read-only. You can use **create\_fp\_plan\_group\_padding** to set its value.

#### bottom\_padding\_external

Specifies bottom-side width of exterior paddings.

The data type of **bottom\_padding\_external** is double.

This attribute is read-only. You can use **create\_fp\_plan\_group\_padding** to set its value.

#### bottom shielding

Specifies bottom-side widths of signal shielding inside a plan group.

The data type of **bottom\_shielding** is string.

This attribute is read-only. You can use **create\_fp\_block\_shielding** to set its value.

## bottom\_shielding\_external

Specifies bottom-side widths of signal shielding outside a plan group.

The data type of bottom\_shielding\_external is string.

This attribute is read-only. You can use **create\_fp\_block\_shielding** to set its value.

#### color

Specifies color to draw a plan group and its associated instances.

The data type of **color** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

### is\_fixed

Specifies that a plan group is in a fixed location, and the shaping will ignore it.

The data type of is\_fixed is boolean.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### left\_padding

Specifies left-side width of interior paddings.

The data type of **left\_padding** is double.

This attribute is read-only. You can use **create\_fp\_plan\_group\_padding** to set its value.

# left\_padding\_external

Specifies left-side width of exterior paddings.

The data type of left\_padding\_external is double.

This attribute is read-only. You can use **create\_fp\_plan\_group\_padding** to set its value.

#### left shielding

Specifies left-side widths of signal shielding inside a plan group.

The data type of **left\_shielding** is string.

This attribute is read-only. You can use **create\_fp\_block\_shielding** to set its value.

#### left shielding external

Specifies left-side widths of signal shielding outside a plan group.

The data type of left\_shielding\_external is string.

This attribute is read-only. You can use **create\_fp\_block\_shielding** to set its value.

## logic\_cell

Specifies name of the hierarchical cell associated with a plan group.

The data type of logic\_cell is string.

This attribute is read-only.

#### name

Specifies name of a plan group object.

The data type of name is string.

This attribute is read-only.

## number\_of\_hard\_macro

Specifies number of hard macro cells inside a plan group.

The data type of number\_of\_hard\_macro is integer.

This attribute is read-only.

#### number\_of\_pin

Specifies number of pins on the hierarchical cell associated with a plan group.

The data type of **number\_of\_pin** is integer.

This attribute is read-only.

#### number\_of\_standard\_cell

Specifies number of standard cells inside a plan group.

The data type of number\_of\_standard\_cell is integer.

This attribute is read-only.

#### object\_class

Specifies object class name of a plan group, which is plan\_group.

The data type of object\_class is string.

This attribute is read-only.

#### points

Specifies point list of a plan group's boundary.

The data type of **points** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### right\_padding

Specifies right-side width of interior paddings.

The data type of **right\_padding** is double.

This attribute is read-only. You can use **create\_fp\_plan\_group\_padding** to set its value.

# right\_padding\_external

Specifies right-side width of exterior paddings.

The data type of right\_padding\_external is double.

This attribute is read-only. You can use **create\_fp\_plan\_group\_padding** to set its value.

#### right shielding

Specifies right-side widths of signal shielding inside a plan group.

The data type of right\_shielding is string.

This attribute is read-only. You can use **create\_fp\_block\_shielding** to set its value.

## right\_shielding\_external

Specifies right-side widths of signal shielding outside a plan group.

The data type of right\_shielding\_external is string.

This attribute is read-only. You can use **create\_fp\_block\_shielding** to set its value.

### target\_utilization

Specified target utilization set on a plan group.

The data type of target\_utilization is double.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

## top\_padding

Specifies top-side width of interior paddings.

The data type of top padding is double.

This attribute is read-only. You can use **create\_fp\_plan\_group\_padding** to set its value.

# top\_padding\_external

Specifies top-side width of exterior paddings.

The data type of top\_padding\_external is double.

This attribute is read-only. You can use **create\_fp\_plan\_group\_padding** to set its value.

### top\_shielding

Specifies top-side widths of signal shielding inside a plan group. The data type of **top\_shielding** is string.

This attribute is read-only. You can use **create\_fp\_block\_shielding** to set its value.

## top\_shielding\_external

Specifies top-side widths of signal shielding outside a plan group.

The data type of top\_shielding\_external is string.

This attribute is read-only. You can use **create\_fp\_block\_shielding** to set its value.

#### utilization

Specifies the ratio of total area size of associated instances to the area of a plan group.

The data type of **utilization** is double.

This attribute is read-only.

# **SEE ALSO**

```
create_fp_block_shielding(2),
create_fp_plan_group_padding(2),
get_attribute(2),
list_attribute(2),
report_attribute(2),
set_attribute(2).
```

# plot\_variables

Variables that affect the plot command.

## **SYNTAX**

```
Boolean plot_box = "false"

string plot_command = "lpr -Plw"

string plot_orientation = "best_fit"

integer plot_scale_factor = "100"

integer plotter_maxx = 584

integer plotter_maxy = 764

integer plotter_minx = 28

integer plotter_miny = 28
```

#### DESCRIPTION

These variables directly affect the **plot** command, which produces a PostScript plot of the current design. Defaults are listed above, under Syntax.

For a list of these variables and their current values, type print\_variable\_group plot. To view this manual page online, type help plot\_variables. To view an individual variable description, type help var, where var is the variable name.

plot box

When true, a box is drawn around the plot. The default is false.

.synopsys\_dc.setup initialization file.

## plot\_command

Specifies the operating system command that produces a hard copy of the plot. The PostScript output of the **plot** command is piped as standard input (stdin) to the given command. If this variable is not a valid system command, an operating system error occurs during **plot**. The default is "lpr -Plw". Usually, this variable is set only once for a site in the system

#### plot orientation

Specifies whether the schematic is vertical or horizontal. If *landscape*, the plot is output horizontally. If *portrait*, the plot is output vertically. If *best\_fit* (the default value), the plot is output in a manner that best fits the aspect ratio of the current design schematic.

## plot\_scale\_factor

Specifies a scaling factor for the schematic. Line widths are multiplied by the specified percentage value when the schematic is plotted.

#### plotter maxx

Specifies the x coordinate of the upper right corner of the plot output device. Usually, this variable is set only once for a site in the .synopsys\_dc.setup initialization file.

## plotter\_maxy

Specifies the y coordinate of the upper right corner of the plot output device. Usually, this variable is set only once for a site in the

.synopsys\_dc.setup initialization file.

# plotter\_minx

Specifies the x coordinate of the lower left corner of the plot output device. Usually, this variable is set only once for a site in the .synopsys\_setup.dc initialization file.

# plotter\_miny

Specifies the y coordinate of the lower left corner of the plot output device. Usually, this variable is set only once for a site in the .synopsys\_setup.dc initialization file.

# **SEE ALSO**

highlight\_path (2), plot (2), set\_layer (2); schematic\_variables (3).

# port\_attributes

Contains attributes that can be placed on a port.

## DESCRIPTION

Contains attributes that can be placed on a port.

There are a number of commands used to set attributes. Most attributes, however, can be set with the **set\_attribute** command. If the attribute definition specifies a **set** command, use it to set the attribute. Otherwise, use **set\_attribute**. If an attribute is "read-only," the user cannot set it.

To determine the value of an attribute, use the **get\_attribute** command. To remove attributes, use the **remove\_attribute** command.

For a more detailed explanation of an attribute, refer to the manual pages of the appropriate **set** command. For information on all attributes, refer to the **attributes** manual page.

## Port Attributes

#### connection\_class

A string that specifies the connection class label to be attached to a port or to a list of ports. <code>compile</code>, <code>insert\_pads</code>, and <code>insert\_dft</code> will connect only those loads and drivers that have the same connection class label. The labels must match those in the library of components for the design, and must be separated by a space. The labels <code>universal</code> and <code>default</code> are reserve.d <code>universal</code> indicates that the port can connect with any other load or driver. <code>default</code> is assigned to any ports that do not have a connection class already assigned. Set with <code>set\_connection\_class</code>.

#### dont touch network

When a design is optimized, **compile** assigns **dont\_touch** attributes to all cells and nets in the transitive fanout of **dont\_touch\_network** clock objects. The **dont\_touch** assignment stops at the boundary of storage elements. An element is recognized as storage only if it has setup or hold constraints. Set with **set\_dont\_touch\_network**.

## driven\_by\_logic\_one

Specifies that input ports are driven by logic one. **compile** uses this information to create smaller designs. After optimization, a port connected to logic one usually does not drive anything inside the optimized design. Set with **set\_logic\_one**.

#### driven\_by\_logic\_zero

Specifies that input ports are driven by logic zero. **compile** uses this information to create smaller designs. After optimization, a port connected to logic zero usually does not drive anything inside the optimized design. Set with **set\_logic\_zero**.

#### driving\_cell\_dont\_scale

When true, the transition time on the port using the driving cell is not

scaled. Otherwise the transition time will be scaled by operating condition factors. Set with **set driving cell**.

#### driving\_cell\_fall

A string that names a library cell from which to copy fall drive capability to be used in fall transition calculation for the port. Set with **set driving cell**.

#### driving\_cell\_from\_pin\_fall

A string that names the driving\_cell\_fall input pin to be used to find timing arc fall drive capability. Set with **set\_driving\_cell**.

#### driving cell from pin rise

A string that names the driving\_cell\_rise input pin to be used to find timing arc rise drive capability. Set with **set\_driving\_cell**.

### driving\_cell\_library\_fall

A string that names the library in which to find the **driving\_cell\_fall**. Set with **set\_driving\_cell**.

### driving\_cell\_library\_rise

A string that names the library in which to find the **driving\_cell\_rise**. Set with **set\_driving\_cell**.

## driving\_cell\_multiply\_by

A floating point value by which to multiply the transition time of the port marked with this attribute. Set with **set\_driving\_cell**.

#### driving cell pin fall

A string that names the driving\_cell\_fall output pin to be used to find timing arc fall drive capability. Set with **set\_driving\_cell**.

# driving\_cell\_pin\_rise

A string that names the driving\_cell\_rise output pin to be used to find timing arc rise drive capability. Set with **set\_driving\_cell**.

#### driving cell rise

A string that names a library cell from which to copy rise drive capability to be used in rise transition calculation for the port. Set with **set\_driving\_cell**.

## fall delay

Specifies an offset from the falling edge of the ideal clock waveform. Set with **set\_clock\_skew -fall\_delay**.

#### fall drive

Specifies the drive value of high to low transition on input or inout ports. Set with **set\_drive**.

## fanout load

Specifies the fanout load on output ports. Set with set\_fanout\_load.

#### load

Specifies the load value on ports. The total load on a net is the sum of all the loads on pins, ports, and wires associated with that net. Set with

### set\_load.

#### max\_capacitance

A floating point number that sets the maximum capacitance value for input, output, or bidirectional ports; or for designs. The units must be consistent with those of the technology library used during optimization. Set with **set max capacitance**.

#### max\_fall\_delay

A floating point value that specifies the maximum falling delay on ports, clocks, pins, cells, or on paths between such objects. Set with set\_max\_delay.

#### max\_fanout

Specifies the maximum fanout load for the net connected to this port. **compile** ensures that the fanout load on this net is less than the specified value. Set with **set\_max\_fanout**.

## max\_rise\_delay

A floating point value that specifies the maximum rising delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_max\_delay**.

#### max time borrow

A floating point number that establishes an upper limit for time borrowing; that is, it prevents the use of the entire pulse width for level-sensitive latches. Units are those used in the technology library. Set with set\_max\_time\_borrow.

#### max transition

Specifies the maximum transition time for the net connected to this port. **compile** ensures that the transition time on this net is less than the specified value. Set with **set\_max\_transition**.

#### min capacitance

A floating point number that sets the minimum capacitance value for input or bidirectional ports. The units must be consistent with those of the technology library used during optimization. Set with **set\_min\_capacitance**.

## min\_fall\_delay

A floating point value that specifies the minimum falling delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_min\_delay**.

# min\_rise\_delay

A floating point value that specifies the minimum rising delay on ports, clocks, pins, cells, or on paths between such objects. Set with **set\_min\_delay**.

## minus\_uncertainty

Specifies a negative uncertainty from the edges of the ideal clock waveform. Affects all sequential cells in the transitive fanout of this port. Set with **set\_clock\_skew -minus\_uncertainty**.

### model\_drive

A non-negative floating point number that specifies the estimated drive value on ports in terms of standard drives of the current technology library. Set with **set\_model\_drive**.

#### model load

A non-negative floating point number that specifies the estimated load value on ports in terms of standard loads of the current technology library. Set with **set\_model\_load**.

#### op\_used\_in\_normal\_op

Specifies that a scan-out port is also used in normal operation (system mode). This attribute is used by the **insert dft** command.

#### output\_not\_used

Determines that an output port is unconnected. Used by **compile** to create smaller designs because the logic that drives an unconnected output port might not need to be maintained. After a design with an unconnected output port is compiled, the port is usually not driven by anything inside the design. Set with **set\_unconnected**.

#### pad\_location

A string value that specifies the Xilinx pad location (pin number) to be assigned to a port. Setting a **pad\_location** attribute on a port causes the Synopsys XNF writer to indicate in the XNF netlist that this port has the pad location given by the value of the **pad\_location** attribute. No checks are performed to verify that the specified location is valid; for valid pad locations, refer to the Xilinx XC4000 Databook. Set with **set\_attribute**.

# plus\_uncertainty

Specifies a positive uncertainty from the edges of the ideal clock waveform. Affects all sequential cells in the transitive fanout of this port. Set with **set\_clock\_skew -plus\_uncertainty**.

#### port direction

Direction of a port. Value can be in, out, inout, or unknown. This attribute is read-only and cannot be set by the user.

### propagated\_clock

Specifies the delay of the clock edge times by propagating the values through the clock network. Affects all sequential cells in the transitive fanout of this port. If this attribute is not present, ideal clocking is assumed. Set with **set\_clock\_skew -propagated**.

### rise\_delay

Specifies an offset from the rising edge of the ideal clock waveform. Set with **set\_clock\_skew -rise\_delay**.

# rise\_drive

Specifies the drive value of low to high transition on input or inout ports. Set with **set drive**.

#### signal index

Used to enumerate different ports with the same signal type (for example, scan-in ports for a design with multiple scan chains). Set with

#### set\_signal\_type.

#### signal\_type

Used to indicate that a port is of a "special" type, such as a "clocked\_on\_also" port in a master/slave clocking scheme, or a "test\_scan\_in" pin for scan-test circuitry. Set with **set\_signal\_type**.

#### static probability

A floating point number that specifies the percentage of time that the signal is in the logic 1 state. This information is used by **report\_power**. If this attribute is not set, **report\_power** will use the default value of 0.5, indicating that the signal is in the logic 1 state half the time. Set with **set switching activity**.

#### test\_dont\_fault

If set, ports are not faulted during test pattern generation. If no command options are specified, this attribute is set for both "stuck-at-0" and "stuck-at-1" faults. Set with **set\_test\_dont\_fault**.

#### test hold

Specifies a fixed, constant logic value at a port during test generation. Set with **set\_test\_hold**.

#### test\_isolate

Indicates that the specified sequential cells, pins, or ports are to be logically isolated and considered untestable during test design rule checking by **check\_test**. When this attribute is set on a cell, it is also placed on all pins of that cell. Do not set this attribute on a hierarchical cell. Use **report\_test -assertions** for a report on isolated objects. Set with **set\_test\_isolate**.

**Note:** Setting this attribute suppresses the warning messages associated with the isolated objects.

## toggle\_rate

A positive floating point number that specifies the toggle rate; that is, the number of zero-to-one and one-to-zero transitions within a library time unit period. This information is used by **report\_power**. If this attribute is not set, **report\_power** will use the default value of 2\*(static\_probability)(1 - static\_probability). The default will be scaled by any associated clock signal (if one is available). Set with **set\_switching\_activity**.

# true\_delay\_case\_analysis

Specifies a value to set all or part of an input vector for **report\_timing - true** and **report\_timing -justify**. Allowed values are 0, 1, r (rise, X to 1), and f (fall, X to 0). Set with **set\_true\_delay\_case\_analysis**.

# **SEE ALSO**

get\_attribute(2)
remove\_attribute(2)
set\_attribute(2)
attributes(3)

# port\_complement\_naming\_style

Defines the convention the **compile** command uses to rename ports complemented as a result of using the **set\_boundary\_optimization** command.

### **TYPE**

string

# **DEFAULT**

%s\_BAR

# **GROUP**

compile\_variables

# **DESCRIPTION**

Defines the convention the **compile** command uses to rename ports complemented as a result of using the **set\_boundary\_optimization** command.

The variable string must contain one occurrence of %s (percent s). When **compile** generates a new port name, If this does not create a unique port name within the cell, the smallest possible integer that makes the name unique is appended to the end of the name (for example, X\_BAR\_0, X\_BAR\_1, and so on).

To determine the current value of this variable, use **printvar port\_complement\_naming\_style**. For a list of all **compile** variables and their current values, use the **print\_variable\_group compile** command.

# **SEE ALSO**

compile\_variables(3)

# power\_attributes

Lists the predefined Power Compiler attributes.

### DESCRIPTION

Attributes are properties assigned to objects such as nets, cells, pins and designs, and describe design features to be considered during optimization. A subset of attributes are specific to Power Compiler; they are only available when a Power Compiler license exists.

The Power Compiler attributes are "read-only": they cannot be set by the user. To determine the value of an attribute, use the **get\_attribute** command. For information on all attributes, refer to the **attributes** manual page.

The Power Compiler attributes are grouped into the following categories:

- cell
- pin
- design

Definitions for these attributes are provided in the subsections that follow.

## Cell Attributes

is\_clock\_gate

true if the cell is a clock gate. If the clock gating logic is encapsulated in a hierarchical clock gate wrapper, this attribute will only return true when applied to the hierarchical instance.

is\_icg

true if the cell is an integrated clock gate (ICG). This attribute can only return true when applied to leaf cells. If the ICG cell is encapsulated in a hierarchical clock gate wrapper, this attribute will return false when applied to the hierarchical instance.

is\_gicg

true if the cell is a generic integrated clock gate (GICG). Since GICGs cannot be encapsulated in a hierarchical clock gate wrapper, this attribute can only return true when applied to leaf cells.

is\_latch\_based\_clock\_gate

true if the cell is a latch-based clock gate.

is\_latch\_free\_clock\_gate

true if the cell is a latch-free clock gate.

is\_positive\_edge\_clock\_gate

true if the cell is a positive edge clock gate.

is\_negative\_edge\_clock\_gate

true if the cell is a negative edge clock gate.

#### clock\_gate\_has\_precontrol

true if the cell is a clock gate with (pre-latch) control point.

#### clock\_gate\_has\_postcontrol

true if the cell is a clock gate with (post-latch) control point.

#### clock\_gate\_has\_observation

true if the cell is a clock gate with observation point.

# is\_clock\_gated

true if the cell is a clock gated register or clock gate.

#### clock gating depth

The number of clock gates on the clock path to this cell; -1 if the cell is not a clock gate or register.

### clock\_gate\_level

The number of clock gates on the longest clock branch in the fanout of this cell; -1 if not a clock gate.

### clock\_gate\_fanout

The number of registers and clock gates in the direct fanout of the clock gate; -1 if not a clock gate.

## clock\_gate\_register\_fanout

The number of registers in the direct fanout of the clock gate; -1 if not a clock gate.

#### clock gate multi stage fanout

The number of clock gates in the direct famout of the clock gate; -1 if not a clock gate.

### clock\_gate\_transitive\_register\_fanout

The number of register in the transitive famout of the clock gate; -1 if not a clock gate.

#### clock gate module fanout

The number of modules in the local famout of the clock gate; -1 if not a clock gate.

#### is\_operand\_isolator

true if the cell is an operand isolation cell.

#### is isolated operator

true if the cell is an operator that was isolated with operand isolation.

#### operand\_isolation\_style

Stores the operand isolation style of the isolation cell or isolated operator.

### Pin Attributes

#### is\_clock\_gate\_enable\_pin

true if the pin is a clock gate enable input.

is\_clock\_gate\_clock\_pin

true if the pin is a clock gate clock input.

is\_clock\_gate\_output\_pin

true if the pin is a gated-clock output of a clock gate.

is\_clock\_gate\_test\_pin

true if the pin is a clock gate scan-enable or test-mode input.

is\_clock\_gate\_observation\_pin

true if the pin is a clock gate observation point.

is operand isolation control pin

true if the pin is the control pin of an operand isolation cell.

is\_operand\_isolation\_data\_pin

true if the pin is the data input of an operand isolation cell.

is\_operand\_isolation\_output\_pin

true if the pin is the data output of an operand isolation cell.

# "Design Attributes

is\_clock\_gating\_design

true if the design is a clock gating design.

is\_clock\_gating\_observability\_design

true if the design is a clock gating observability design.

# **SEE ALSO**

get\_attribute(2)
attributes(3)

# power\_cg\_all\_registers

Specifies to the **insert\_clock\_gating** command whether to clock gate all registers, including those that do not meet the necessary requirements.

### **TYPE**

Boolean

# **DEFAULT**

false

# **GROUP**

power\_variables

# **DESCRIPTION**

Specifies whether to clock gate all registers, including those that do not meet the necessary requirements. If this variable is set to false (the default value), registers that do not meet the setup, width or enable condition are not considered for clock gating, unless they are explicitly included with the set\_clock\_gating\_registers command. When set to true, a redundant clock gate will be inserted for these registers. This can be useful for clock tree balancing. If necessary, the redundant clock gates will be duplicated to meet the max\_fanout constraint. Note that the minimum\_bitwidth constraint is not honored for the redundant clock gated registers.

This variable is valid only with Design Compiler (dc\_shell, dc\_shell-t) and Physical Compiler (psyn\_shell).

To determine the current value of this variable, type **printvar power\_cg\_all\_registers**. For a list of power variables and their current values, type **print\_variable\_group power**.

# **SEE ALSO**

power\_variables(3)

# power\_cg\_balance\_stages

Controls clock gate stage balancing is on or off during **compile** [-incremental\_mapping] -gate\_clock or compile\_ultra [-incremental\_mapping] -gate\_clock.

## **TYPE**

Boolean

# **DEFAULT**

false

# **GROUP**

power\_variables

# **DESCRIPTION**

This variable can be used to reduce the un-evenness in the number of stages of clock gates feeding different register banks. If this variable is set to true, **compile - gate\_clock** or **compile\_ultra -gate\_clock** would reconfigure the different stage of clock gates so that there is exactly the same number of clock gates in each path from the clock root to the clock pin of all *gatable* register banks. It is necessary to define clocks using **create\_clock** command for each clock network where clock gates need to be reconfigured.

Only the tool inserted clock gates and integrated clock gating (ICG) cells are considered during stage balancing.

To determine the current value of this variable, type **printvar power\_cg\_balance\_stages**.

# **SEE ALSO**

power\_cg\_reconfig\_stages(3)
power\_variables(3)

# power\_cg\_cell\_naming\_style

Specifies the naming style for clock gating cells created during insert\_clock\_gating.

## **TYPE**

String

# **DEFAULT**

11 11

## **GROUP**

power

# **DESCRIPTION**

Determines the way clock gating cells are named.

This variable must be set before issuing insert\_clock\_gating command.

This variable can contain any string in addition to the different tokens listed below. The tokens are replaced by appropriate value during clock gating and other strings are retained the way they are.

```
set power_cg_cell_naming_style \
    "prefix_%c_%e_midfix_%r_%R_%d_suffix"
where,
        clockgates and not applicable for factored clock gates)
    for module or factored clock gates)

For all object names only simple (non-hierarchical) names are used.

If there is no occurrence of "%d" in the power_cg_cell_naming_style, Power Compiler will assume a %d at the end.

Example :

    dc_shell-t> set power_cg_cell_naming_style "clk_gate_%r_%d dc_shell-t> set power_cg_cell_naming_style "clock_gate_cell_%c_%r_%d_name
```

# **SEE ALSO**

```
power_cg_module_naming_style(3)
power_cg_gated_clock_net_naming_style(3)
```

# power\_cg\_derive\_related\_clock

When true, clock domain relationship between registers will be derived from the hierarchical context.

# **TYPE**

Boolean

## **DEFAULT**

false

# **GROUP**

power\_variables

## **DESCRIPTION**

For latch-free clock gate insertion with the **insert\_clock\_gating** command the setup condition must be met before a bank can be clock gated. This implies that the enable condition of the bank must be combinationally dependent on nets that are known to be synchronous (i.e., belong to the same clock domain) with the registers of the bank that are being clock gated.

The clock domain of nets is determined by the registers withing the module (subdesign) that drive the nets and the clock relationship specified for ports with the **set\_input\_delay** command. By default the clock domain relationship is analyzed locally, i.e., within the module. This is to ensure that clock gating on subdesigns is context independent: if a module is instantiated from a design different than the current design, the clock gating result will still be correct.

If the non-combinational driver (register or top level port) of an input to a module exists outside of that module, the clock domain of that input is considered unknown and no latch-free clock gating can be performed with enable conditions that depend on that particular input.

The setup condition can be relaxed to perform context specific analysis of the clock domain relationship. This is achieved by setting the variable **power cg derive related clock** to *true*. In that case the clock domain of any net will

be derived from the non-combinational drivers in the (hierarchical) fanin of the net.

To determine the current value of this variable, type **printvar power\_cg\_derive\_related\_clock**. For a list of power variables and their current values, type **print\_variable\_group power**.

### **SEE ALSO**

power\_variables(3)

# power\_cg\_designware

Performs clock gating on DesignWare sequential components in the design.

The use of **power\_cg\_designware** variable will be obsolete in a future release. Clock gating insertion with **compile\_ultra -gate\_clock** automatically inserts clock gates in DesignWare modules.

# **TYPE**

Boolean

#### **DEFAULT**

false

## **GROUP**

power\_variables

#### DESCRIPTION

The use of the **power\_cg\_designware** variable will be obsolete in a future release. Clock gating insertion using the **compile\_ultra** command with the **-gate\_clock** option automatically inserts clock gates in DesignWare modules.

The **power\_cg\_designware** variable instructs the **compile** command to invoke DesignWare clock gating. During the compile stage, all DesignWare sequential components are clock gated if there is a clock gating opportunity.

A Clock Gate Insertion Report is generated after Implementation Selection. You can use the insert\_dft command to connect test ports inside DesignWare components. The report\_clock\_gating command can be used to get more details about the clock gating result.

The following example shows a TCL script invoking DesignWare clock gating:

```
prompt> set power_cg_designware true
prompt> analyze -f verilog DW_cntr_gray_inst.v
prompt> elaborate DW_cntr_gray_inst
prompt> create_clock -period 5 [get_ports inst_clk]
prompt> compile
prompt> report_clock_gating
```

# **SEE ALSO**

# power\_cg\_enable\_alternative\_algorithm

Specifies to the insert\_clock\_gating, compile-gate\_clock and compile\_ultra gate\_clock commands whether to use an alternative algorithm to find gatable
registers.

# **TYPE**

Boolean

### **DEFAULT**

false

# **GROUP**

power\_variables

## DESCRIPTION

Depending on the design clock gating can have a long runtime. When set to true power\_cg\_enable\_alternative\_algorithm changes the clock gating algorithm in Design Compiler. The alternative algorithm that is enabled often reduces the runtime for clock gating especially for larger designs, but might increase the number of clock gates that are created compared to the default algorithm. The number of gated registers may vary.

To determine the current value of this variable, type **printvar power\_cg\_enable\_alternative\_algorithm**.

# **SEE ALSO**

power\_variables(3)

# power\_cg\_flatten

Specifies to different **ungroup** commands whether to flatten Synopsys clock-gating cells.

### **TYPE**

Boolean

# **DEFAULT**

false

# **GROUP**

power\_variables

# **DESCRIPTION**

Specifies to different ungroup commands whether to flatten Synopsys clock-gating cells. The list of commands include ungroup, compile -ungroup, optimiz\_regsiters - ungroup, balance\_registers and ungroup.

If this variable is set to *false* (the default value), the clock-gating cells are not flattened during any ungroup step. To flatten the clock gating cells, set the value to *true* before using the **ungroup** command or any other ungrouping steps listed above.

In normal usage, ungrouping the clock gates is not recommended. Ungrouping the clock gates before compile could have serious side effects. For example, ungrouped clock gates can not be mapped to integrated clock gating cells. Power Compiler commands like report\_clock\_gating, remove\_clock\_gating and rewire\_clock\_gating assumes that the clock gates have a hierarchy of its own. Also Physical Compiler placement of clock gates and registers may not be optimal when clock gating cells are flattened. Flattened clock gates are supported when using integrated clock gating cells, provided the flattening is done only after compile.

This variable is valid only with Design Compiler (dc\_shell, dc\_shell-t) and Physical Compiler (psyn\_shell).

To determine the current value of this variable, type **printvar power\_cg\_flatten**. For a list of power variables and their current values, type **print\_variable\_group power**.

## **SEE ALSO**

ungroup(2)
power\_variables(3)

# power\_cg\_gated\_clock\_net\_naming\_style

Specifies the naming style for gated clock nets created during insert\_clock\_gating.

# **TYPE**

String

# **DEFAULT**

11 11

# **GROUP**

power

### DESCRIPTION

Determines the way gated clock nets are named.

This variable must be set before issuing insert\_clock\_gating command.

This variable can contain any string in addition to the different tokens listed below. The tokens are replaced by appropriate value during clock gating.

```
set power_cg_gated_clock_net_naming_style \
"prefix_%c_%n_%g_%d_suffix'
```

For all object names only simple (non-hierarchical) names are used.

If there is no occurrence of "%d" in the power\_cg\_gated\_clock\_net\_naming\_style, Power Compiler will assume a %d at the end.

Example :

dc\_shell-t> set power\_cg\_gated\_clock\_net\_naming\_style "gated\_%c\_%d"

# **SEE ALSO**

```
power_cg_module_naming_style(3)
power_cg_cell_naming_style(3)
power_cg_gated_clock_net_naming_style(3)
```

# power\_cg\_ignore\_setup\_condition

When true, the setup condition will be ignored for latch-free clock gating.

## **TYPE**

Boolean

# **DEFAULT**

false

# **GROUP**

power\_variables

### DESCRIPTION

For latch-free clock gate insertion with the **insert\_clock\_gating** command the setup condition must be met before a bank can be clock gated. This implies that the enable condition of the bank must be combinationally dependent on nets that are known to be synchronous (i.e., belong to the same clock domain) with the registers of the bank that are being clock gated.

The setup condition can be ignored during latch-free clock gating. This is achieved by setting the variable **power\_cg\_ignore\_setup\_condition** to *true*. Note that this is generally not safe, since latch-free clock gating of a bank with an enable that is not synchronous to the registers of that bank can lead to undesired glitches on the clock net. In this case it is the responsability of the designer to ensure that the result after clock gating is functionally correct.

To determine the current value of this variable, type **printvar power\_cg\_ignore\_setup\_condition**. For a list of power variables and their current values, type **print\_variable\_group power**.

# **SEE ALSO**

power\_variables(3)

# power\_cg\_inherit\_timing\_exceptions

Specifies that during compile -gate\_clock or compile\_ultra [-incr] -gate\_clock, timing exceptions defined on registers have to be automatically inferred on to the enable pin of the clock gate that is gating these registers.

## **TYPE**

Boolean

### **DEFAULT**

false

## **GROUP**

power

## DESCRIPTION

If this variable is set before **compile -gate\_clock** or **compile\_ultra -gate\_clock**, then clock gate insertion tries to inherit the timing exceptions of the gated registers to clock gate enable pin. The following conditions apply.

Only cell level exceptions are inherited. This means all synchronous pins of a register should have the same set of timing exceptions before this can be inferred onto a clock gate.

If a set of registers with same enable condition has different timing exceptions among them, then this is split into smaller set of registers with homogeneous exceptions before clock gate insertion. This may create small banks that fall below the minimum bit width specified for clock gating and hence may remain ungated.

### **SEE ALSO**

# power\_cg\_module\_naming\_style

Specifies the naming style for clock gating modules created during insert\_clock gating.

### **TYPE**

String

# **DEFAULT**

11 11

# **GROUP**

power

# **DESCRIPTION**

Determines the way clock gate modules (hierarchical designs created for clock gates during **insert\_clock\_gating**) are named.

This variable must be set before issuing insert\_clock\_gating command.

This variable can contain any string in addition to the different tokens listed below. The tokens are replaced by appropriate value during clock gating.

```
set power_cg_module_naming_style \
    "prefix_%e_%l_midfix_%p_%t_%d_suffix"
where,
prefix/midfix/suffix are just examples of any constant strings
that can be specified.
    concatenated target_library names

If there is no occurrence of "%d" in the power_cg_module_naming_style, Power
Compiler will assume a %d at the end.

Example :

    dc_shell-t> set power_cg_module_naming_style "SNPS_CLOCK_GATE_%e_%p
    dc_shell-t> set power_cg_module_naming_style "clock_gate_module_%e_%t_%d
```

## **SEE ALSO**

```
power_cg_cell_naming_style(3)
power_cg_gated_clock_net_naming_style(3)
```

# power cg print enable conditions

When true, the enable conditions of registers and clock gates will be reported during clock gate insertion.

### **TYPE**

Boolean

## **DEFAULT**

false

# **GROUP**

power\_variables

## **DESCRIPTION**

For debugging purposes and to achieve a general better understanding of the design structure and functionality it can be useful to print the enable conditions of clock gates and registers when performing automatic RTL clock gate insertion with the insert\_clock\_gating command.

The enable condition of a register or clock gate is a combinational function of nets in the design. As such, enable conditions can be represented by Boolean expressions of nets. The enable condition of a register represents the states for which a clock signal must be passed to the register. The enable condition of a clock gate corresponds to the states for which a clock will be passed to the registers in the fanout of the clock gate. Power Compiler utilizes the enable condition of the registers for clock gate insertion.

Reporting of the enable conditions during clock gating can be enabled by setting the variable **power\_cg\_print\_enable\_conditions** to *true* before issuing the **insert\_clock\_gating** command.

To determine the current value of this variable, type **printvar power\_cg\_print\_enable\_conditions**. For a list of power variables and their current values, type **print\_variable\_group power**.

## **SEE ALSO**

power\_cg\_print\_enable\_conditions\_max\_terms(3)
power\_variables(3)

# power\_cg\_print\_enable\_conditions\_max\_terms

Specifies the maximum number of product terms to be reported in the sum of product expansion of the enable condition.

### **TYPE**

Integer

# **DEFAULT**

10

# **GROUP**

power\_variables

# **DESCRIPTION**

For debugging purposes and to achieve a general better understanding of the design structure and functionality it can be useful to print the enable conditions of clock gates and registers when performing automatic RTL clock gate insertion with the insert\_clock\_gating command.

The enable conditions are reported as a sum of product expression. Since for complex expressions such a representation is known to grow very large, the maximum number of product terms is limited by the variable **power\_cg\_print\_enable\_conditions\_max\_terms**. By default at most 10 product terms are printed. If the actual number of product terms exceeds this limit, the enable condition is reported as "?? (too many product terms)". If necessary, the number of product terms to be shown can be increased by setting the variable **power\_cg\_print\_enable\_conditions\_max\_terms** to a larger value.

To determine the current value of this variable, type **printvar power\_cg\_print\_enable\_conditions\_max\_terms**. For a list of power variables and their current values, type **print\_variable\_group power**.

# **SEE ALSO**

power\_cg\_print\_enable\_conditions(3)
power\_variables(3)

# power\_cg\_reconfig\_stages

Controls the reconfiguration of multistage clock gates during **compile** [-incremental\_mapping] -gate\_clock or compile\_ultra [-incremental\_mapping] -gate\_clock.

# **TYPE**

Boolean

# **DEFAULT**

false

## **GROUP**

power\_variables

## DESCRIPTION

Multistage reconfiguration involves addition or reduction of stages of clock gates. You specify the maximum permissible number of stages of clock gates in the design using the **set\_clock\_gating\_style -num\_stages** command. A clock gate stage is added when a common enable condition can be factored out of many clock gates without violating the maximum stages specified. A clock gate stage is reduced if the design has more stages than what is specified.

These reconfigurations are performed during **compile\_ultra -gate\_clock** or **compile -gate\_clock**, **only** if the variable **power\_cg\_reconfig\_stages** is set to true. Also it is necessary to define clocks using **create\_clock** command for each clock network where clock gates need to be reconfigured.

Only the tool inserted clock gates and integrated clock gating (ICG) cells can be reconfigured.

To determine the current value of this variable, type **printvar power\_cg\_reconfig\_stages**.

# **SEE ALSO**

power\_cg\_balance\_stages(3)
power\_variables(3)

# power\_default\_static\_probability

Specifies the default static probability value.

## **TYPE**

Float

## **DEFAULT**

0.5

# **GROUP**

power\_variables

### DESCRIPTION

The variables:

power\_default\_static\_probability power\_default\_toggle\_rate
power\_default\_toggle\_rate\_type

are used to determine the switching activity of non-user annotated nets that are driven by primary inputs or black-box cells. For other unannoated nets, Power Compiler will propagate the switching activities of the driving cell inputs based on the cell functionality to derive the switching activity required for power calculations. This mechanism cannot be used for primary inputs and black-box outputs. Instead the following values are used for these type of nets:

- User annotated values are used, even when the net is partially annotated (for example, the static probability is annotated, but the toggle rate is not).
- In some cases, unannotated switching activity values may still be accurately derived, for example, if the net drives a buffer cell and the output of this cell is user annotated, then the user annotated values are used as the default values. Also, if the input is a clock then the clock period and waveform are used to derive the switching activity values.
- If the static probability is not annotated then the value of the power\_default\_static\_probability variable is used for the static probability value.
- If the toggle rate is not annotated, then the default toggle rate value is derived from the power\_default\_toggle\_rate\_type and power\_default\_toggle\_rate values. If the value of the power\_default\_toggle\_rate\_type variable is fastest\_clock then the following is used for the toggle rate value:

dtr \* fclk

where fclk is the frequency of the related clock if specified by the **set\_switching\_activity** command, or the frequency of the fastest clock in the design.

If the design has no clocks, then a value of 1.0 is used for fclk; and dtr is the value of the **power\_default\_toggle\_rate** variable.

If the value of **power\_default\_toggle\_rate\_type** is *absolute*, then the value of the **power\_default\_toggle\_rate** variable is used as the toggle rate.

The value of power\_default\_static\_probability should be between 0.0 and 1.0, both inclusive. The value of power\_default\_toggle\_rate should be greater or equal to 0.0. Also, if the value of power\_default\_static\_probability is 0.0 or 1.0, then the value of power\_default\_toggle\_rate should be 0.0. If the value of power\_default\_toggle\_rate is 0.0, then the value of power\_default\_static\_probability should be either 0.0 or 1.0.

The default value of power\_default\_toggle\_rate variable is 0.1. The default value of power\_default\_static\_probability variable is 0.5.

The value of **power\_default\_toggle\_rate\_type** can be either *fastest\_clock* or *absolute*. The default value is *fastest\_clock*.

## **SEE ALSO**

set\_switching\_activity(2)
power\_default\_toggle\_rate(3)
power\_default\_toggle\_rate\_type(3)

# power default toggle rate

Specifies the default toggle rate value.

#### **TYPE**

Float

## **DEFAULT**

0.1

# **GROUP**

power\_variables

### DESCRIPTION

The variables:

power\_default\_static\_probability power\_default\_toggle\_rate
power\_default\_toggle\_rate\_type

are used to determine the switching activity of non-user annotated nets that are driven by primary inputs or black-box cells. For other unannoated nets, Power Compiler will propagate the switching activities of the driving cell inputs based on the cell functionality to derive the switching activity required for power calculations. This mechanism cannot be used for primary inputs and black-box outputs. Instead the following values are used for these type of nets:

- User annotated values are used, even when the net is partially annotated (for example, the static probability is annotated, but the toggle rate is not).
- In some cases, unannotated switching activity values may still be accurately derived, for example, if the net drives a buffer cell and the output of this cell is user annotated, then the user annotated values are used as the default values. Also, if the input is a clock then the clock period and waveform are used to derive the switching activity values.
- If the static probability is not annotated then the value of the power\_default\_static\_probability variable is used for the static probability value.
- If the toggle rate is not annotated, then the default toggle rate value is derived from the power\_default\_toggle\_rate\_type and power\_default\_toggle\_rate values. If the value of the power\_default\_toggle\_rate\_type variable is fastest\_clock then the following is used for the toggle rate value:

dtr \* fclk

where fclk is the frequency of the related clock if specified by the **set\_switching\_activity** command, or the frequency of the fastest clock in the design.

If the design has no clocks, then a value of 1.0 is used for fclk; and dtr is the value of the **power\_default\_toggle\_rate** variable.

If the value of **power\_default\_toggle\_rate\_type** is *absolute*, then the value of the **power\_default\_toggle\_rate** variable is used as the toggle rate.

The value of power\_default\_static\_probability should be between 0.0 and 1.0, both inclusive. The value of power\_default\_toggle\_rate should be greater or equal to 0.0. Also, if the value of power\_default\_static\_probability is 0.0 or 1.0, then the value of power\_default\_toggle\_rate should be 0.0. If the value of power\_default\_toggle\_rate is 0.0, then the value of power\_default\_static\_probability should be either 0.0 or 1.0.

The default value of power\_default\_toggle\_rate variable is 0.1. The default value of power\_default\_static\_probability variable is 0.5.

The value of **power\_default\_toggle\_rate\_type** can be either *fastest\_clock* or *absolute*. The default value is *fastest\_clock*.

## **SEE ALSO**

set\_switching\_activity(2)
power\_default\_static\_probability(3)
power\_default\_toggle\_rate\_type(3)

# power\_default\_toggle\_rate\_type

Specifies the default toggle rate type.

#### **TYPE**

String

# **DEFAULT**

fastest clock

# **GROUP**

power\_variables

### DESCRIPTION

The variables:

power\_default\_static\_probability power\_default\_toggle\_rate
power\_default\_toggle\_rate\_type

are used to determine the switching activity of non-user annotated nets that are driven by primary inputs or black-box cells. For other unannoated nets, Power Compiler will propagate the switching activities of the driving cell inputs based on the cell functionality to derive the switching activity required for power calculations. This mechanism cannot be used for primary inputs and black-box outputs. Instead the following values are used for these type of nets:

- User annotated values are used, even when the net is partially annotated (for example, the static probability is annotated, but the toggle rate is not).
- In some cases, unannotated switching activity values may still be accurately derived, for example, if the net drives a buffer cell and the output of this cell is user annotated, then the user annotated values are used as the default values. Also, if the input is a clock then the clock period and waveform are used to derive the switching activity values.
- If the static probability is not annotated then the value of the power\_default\_static\_probability variable is used for the static probability value.
- If the toggle rate is not annotated, then the default toggle rate value is derived from the power\_default\_toggle\_rate\_type and power\_default\_toggle\_rate values. If the value of the power\_default\_toggle\_rate\_type variable is fastest\_clock then the following is used for the toggle rate value:

dtr \* fclk

where fclk is the frequency of the related clock if specified by the **set\_switching\_activity** command, or the frequency of the fastest clock in the design.

If the design has no clocks, then a value of 1.0 is used for fclk; and dtr is the value of the **power\_default\_toggle\_rate** variable.

If the value of **power\_default\_toggle\_rate\_type** is *absolute*, then the value of the **power\_default\_toggle\_rate** variable is used as the toggle rate.

The value of power\_default\_static\_probability should be between 0.0 and 1.0, both inclusive. The value of power\_default\_toggle\_rate should be greater or equal to 0.0. Also, if the value of power\_default\_static\_probability is 0.0 or 1.0, then the value of power\_default\_toggle\_rate should be 0.0. If the value of power\_default\_toggle\_rate is 0.0, then the value of power\_default\_static\_probability should be either 0.0 or 1.0.

The default value of power\_default\_toggle\_rate variable is 0.1. The default value of power\_default\_static\_probability variable is 0.5.

The value of **power\_default\_toggle\_rate\_type** can be either *fastest\_clock* or *absolute*. The default value is *fastest\_clock*.

## **SEE ALSO**

set\_switching\_activity(2)
power\_default\_static\_probability(3)
power\_default\_toggle\_rate(3)

# power do not size icg cells

Controls whether compile does not size the integrated clock-gating cells in a design to correct DRC violations because doing so may result in lower area and power.

### **TYPE**

Boolean

# **DEFAULT**

false

# **GROUP**

power\_variables

### DESCRIPTION

When this variable is set to **true**, **compile** does not size the integrated clock-gating cells in the design to correct DRC violations, because doing so may result in lower area and power when the integrated clock-gating cell is the last element in the clock tree and drives all gated registers.

The default is true.

If the clock tree synthesis (CTS) tool inserts buffers after the clock gating, the fanout of the integrated clock-gating cell is limited to the clock-tree buffers. While running compile before performing clock tree synthesis, this information is not available in the design. If you set power\_do\_not\_size\_icg\_cells to true, compile ignores DRC violations for the integrated clock-gating cells, because the CTS tool would insert buffers at the output of the cell. Once your design netlist has CTS buffers, you can set this variable to false to enable compile to fix any DRC violation still existing for the integrated clock-gating cell.

This variable is valid only under dc shell (Design Compiler).

To determine the current value of this variable, type **printvar power\_do\_not\_size\_icg\_cells**. For a list of power variables and their current values, type **print\_variable\_group power**.

# **SEE ALSO**

# power\_driven\_clock\_gating

Controls whether switching activity and dynamic power of the register banks should be considered when optimizing the clock gating of the design.

### **TYPE**

Boolean

## **DEFAULT**

false

# **GROUP**

power\_variables

# **DESCRIPTION**

When the **-gate\_clock** option is specified with **compile** or **compile\_ultra**, clock gates are automatically inserted or removed during the optimization phase. By default this optimization is not based on the switching activity and dynamic power of the register banks.

In general, power-driven clock gating will yield better results at the expense of increased runtime. However, in some cases it may be best to not use the power-driven aspect of the optimization algorithm because the power calculation is expected not to be sufficiently accurate. This could be because either no realistic switching activity can be provided or because the target library does not have power characterization for all cells.

In the default case, when power-driven clock gating is switched off, clock gates will be inserted if the register bank size meets the minimum bit-width condition set by the **set\_clock\_gating\_style** command. This is similar to the behavior of the **insert\_clock\_gating** command, except that clock gate insertion can be performed on a mapped netlist (i.e., gate-level clock gating).

To enable power-driven gate-level clock gating, set the variable power\_driven\_clock\_gating to true.

To determine the current value of this variable, type **printvar power\_driven\_clock\_gating**. For a list of power variables and their current values, type **print\_variable\_group power**.

## **SEE ALSO**

power\_variables(3)

# power enable one pass power gating

When true, one-pass flow power gating will be enabled.

#### **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

power\_variables

#### DESCRIPTION

When true, one-pass flow power gating will be enabled. One pass flow eliminates the need of compile incremental, and simplifies the user interface.

The default is false.

The following are examples of the original power gating flow and the one-pass flow.

• Original power gating flow:

```
set_power_gating_style -type CLK_FREE [get_cells lev1b_inst/*reg*]
set_power_gating_signal -power_pin_index 1 [get_pin lev1b_inst/retain]
set_power_gating_signal -power_pin_index 2 [get_pin lev1b_inst/shutdown]
set power_enable_power_gating true
compile
hookup_power_gating_ports
compile -incr
write -format verilog -hierarchy -output post_compile.v
```

• One-pass power gating flow:

# **SEE ALSO**

hookup\_power\_gating\_ports(2)
set\_power\_gating\_signal(2)
set\_power\_gating\_style(2)

# power\_enable\_power\_gating

When set to true **compile** will enable the power gating flow which allows the selected retention registers from target library to be used to map sequential elements.

#### **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

power

## **DESCRIPTION**

The **power\_enable\_power\_gating** variable enables and disables power gating flow during the **compile** and **physopt** commands.

Retention registers are the registers which can save the values of the registers and restore it back later. Retention registers might have different styles. The cell level attribute <code>power\_gating\_cell</code> in target libraries are used to specify the styles. In order to only allow the retention registers with certain types used for the specified sequential elements during <code>compile</code>, the <code>power\_enable\_power\_gating</code> variable needs to be set to <code>true</code>. The command requires a Power Compiler license during <code>compile</code>, otherwise Design Compiler will not be able to handle retention register correctly. If the variable is <code>true</code>, it will also prevent <code>compile</code> and <code>physopt</code> commands to swap the retention registers back to regular sequential elements.

# power\_fix\_sdpd\_annotation

Specifies whether user-annotated SDPD switching activity annotation is corrected before it is used.

#### **TYPE**

Boolean

#### **DEFAULT**

true

### **GROUP**

power\_variables

# **DESCRIPTION**

This variable specifies whether Power Compiler will modify the user-annotated state-dependent and/or path-dependent (SDPD) switching activity to fix any inconsistencies before they are used. The accuracy of switching activity annotation, including the SDPD annotation, affects the accuracy of power calculation, and when this variable is set Power Compiler will check the SDPD annotation for inconsistencies. The SDPD annotation will be modified automatically to fix any inconsistencies found. In most cases, some inconsistencies are created during normal switching activity flows, and the SDPD fixing step modifies the SDPD annotation slightly to improve the power estimation accuracy. For example, during SAIF generation using a simulator, the total of rise and fall toggle on a pin may be different, if say, an odd number of toggles are captured. In this case, the SDPD fixing step scales the SDPD toggle rate annotations so that the rise and fall totals are the same. Setting this variable to false will disable the SDPD fixing step. Setting the variable

power\_fix\_sdpd\_annotation\_verbose to true makes the SDPD fixing step issue verbose
messages when user annotated switching activity is modified.

The following checks and modifications are performed during the SDPD fixing step:
• false states (states that always evaluate to 0, including the default state on cells whose other states cover all possible states) with non-zero state-dependent (SD) static probabilities have their static probability set to 0.0.

- $\bullet$  Unannotated false states on cells with partially annotated SD static probabilities are automatically annotated with the 0.0.
- ullet Cells with fully annotated SD static probabilities have their static probabilities scaled so that they add up to 1.0.
- Cells with partially annotated SD static probabilities that add up to more than 1.0 have their static probabilities scaled down so that they add up to 1.0. On such

cells, an SD static probability of 0.0 is set on the unannotated states.

- false states/arcs with non-zero state-dependent and/or path-dependent (SDPD) toggle rates have their toggle rate set to 0.0.
- $\bullet$  Unannotated false states/arcs on pins with partially annotated SDPD toggle rates are automatically annotated with the 0.0.
- Pins with fully annotated SDPD toggle rates have their toggle rates scaled so that they add up to the non-SDPD toggle rate of the pin (that is, the non-SDPD toggle rate on the net connected to the pin).
- Pins with partially annotated SDPD toggle rates that add up to more than the pin toggle rate have their SDPD toggle rates scaled down so that they add up to the non-SDPD toggle rate. On such pin, an SDPD toggle rate of 0.0 is set on the unannotated states/arcs.
- Pins with partially annotated SDPD toggle rates have their toggle rates scaled so that the totals of rise and fall SDPD toggle rates are equal.
- The sum of the SDPD toggle rates on pins with fully annotated SDPD toggle rate information is annotated as the non-SDPD pin toggle rate (that is, the total toggle rate of the net connected to the pin) if this was not previously annotated.

## **SEE ALSO**

power\_fix\_sdpd\_annotation\_verbose(3)
power\_sdpd\_message\_tolerance(3)

# power\_fix\_sdpd\_annotation\_verbose

Specifies whether verbose messages are reported during fixing of user-annotated SDPD switching activity.

### **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

power\_variables

## **DESCRIPTION**

If this variable is set to true, then an information or warning message is reported for every modification (exceeding a tolerance criteria) to the user-annotated SDPD switching activity performed by the SDPD fixing step. The SDPD fixing step is enabled by the power\_fix\_sdpd\_annotation variable; please check the man page of power\_fix\_sdpd\_annotation for more information on this step. When the power\_fix\_sdpd\_annotation\_verbose variable is set to false, such verbose message are not reported and a single message indicating that SDPD annotation is being modified is reported instead. Whether this variable is set to true or not, SDPD fixing messages are only reported if they exceed the tolerance criteria specified by the power\_sdpd\_message\_tolerance variable.

# **SEE ALSO**

power\_fix\_sdpd\_annotation(3)
power\_sdpd\_message\_tolerance(3)

# power hdlc do not split cg cells

When true, finsert\_clock\_gating does not split clock-gating cells to limit their fanout.

#### **TYPE**

Boolean

#### **DEFAULT**

false

## **GROUP**

power\_variables

### **DESCRIPTION**

When true, insert\_clock\_gating does not split clock-gating cells to limit their fanout. When false (the default), insert\_clock\_gating splits clock-gating cells to limit their fanout. This activity is based on the value specified by the set\_clock\_gating\_style -max\_fanout command, whose default is unlimited. When true, insert\_clock\_gating does not split clock-gating cells, resulting in a netlist where all registers are gated by a single clock-gating cell if they share the same enable signal. And, if true, insert\_clock\_gating does not honor the value specified by set\_clock\_gating\_style -max\_fanout.

Set the variable to *true* if your clock-tree synthesis (CTS) tool inserts buffers after the clock-gating cell. In this case, the fanout of the clock-gating cell is limited to the buffers inserted by the CTS tool. This information is not available in the design while the <code>insert\_clock\_gating</code> command is performing RTL clock gating. If you set this variable to *true*, <code>insert\_clock\_gating</code> does not split the load of the clock-gating cells (by duplicating the cells) to save area and power.

This variable is valid under dc shell (Design Compiler) and HDL Compiler.

To determine the current value of this variable, type **printvar power\_hdlc\_do\_not\_split\_cg\_cells**. For a list of power variables and their current values, type **print\_variable\_group power**.

# power\_keep\_license\_after\_power\_commands

Affects the amount of time a Power Compiler license is checked out during a dc\_shell (Design Compiler) session.

### **TYPE**

Boolean

## **DEFAULT**

false

# **GROUP**

power\_variables

## **DESCRIPTION**

This variable affects the amount of time a Power Compiler license is checked out during a dc\_shell (Design Compiler) session.

When **true**, a Power Compiler license that is checked out under dc\_shell remains checked out throughout the dc\_shell session. When this variable is set to **false** (the default value), the Power Compiler license remains checked out only as long as a command is using it, and at the completion of the command, the license is released.

To determine the current value of this variable, type **printvar power\_keep\_license\_after\_power\_commands**. For a list of power variables and their current values, type **print\_variable\_group power**.

#### **SEE ALSO**

report\_power(2)

# power\_lib2saif\_rise\_fall\_pd

Specifies whether lib2saif generates forward SAIF files with directives to generate rise/fall dependent path-dependent toggle counts.

#### **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

power\_variables

### DESCRIPTION

When this variable is set to true the <code>lib2saif</code> command generates forward SAIF files with directives to generate separate rise and fall values for non-state-dependent path-dependent (PD) toggle counts. When this variable is set to false, directives to generate just the total (of the rise and fall) values for non-state-dependent PD toggle counts are generated. For more accurate power calculations, it is suggested to use separate rise and fall toggle counts, however older simulators and simulation interfaces may not recognize such directives and will fail to read the library forward SAIF file. The Synopsys SAIF generation PLI utility provided with Power Compiler X-2005.09 supports directives for separate rise and fall values for PD toggle rates, but older versions of the utility do not. The default value of this variable is currently false for backward compatibility, but will be changed to true in future releases.

Note that this variable affects only directives for path-dependent toggle counts that are not state-dependent. Whether this variable is set to true or false, directives for separate rise and fall values are generated for state-dependent and both state and path-dependent toggle counts.

## **SEE ALSO**

lib2saif(2)

# power\_min\_internal\_power\_threshold

Specifies the minimum cell internal power value that can be used in power calculations.

### **TYPE**

string

## **DEFAULT**

. .

## **GROUP**

power\_variables

## **DESCRIPTION**

The value of this variable specifies the minimum threshold used for the cell internal power value. Internal power values are computed using the cell's switching activity and internal power characterization. If this variable has a numeric value and a cell's computed internal power is less than the variable's value, then the variable's value is used instead. Note that this variable has an effect only if it has a numeric value. The default value of this variable is "" which is non-numeric and therefore specifies that no minimum threshold is used on the cell internal power. In general, this variable should not be used since the internal power characterization specifies the correct internal power values.

# power\_model\_preference

Specifies the preference between the CCS power and the NLPM models in library cells that have power specified in both models.

#### **TYPE**

string

## **DEFAULT**

CCS

## **GROUP**

power\_variables

## **DESCRIPTION**

A library can contain CCS power, NLPM or both types of data within a cell definition. Use this variable to specify the power model preference if the library contains both NLPM and CCS power data.

Allowed values are as follows:

ccs instructs Power Compiler to use CCS power data in the library (if present) to calculate both static and dynamic power. If CCS power data is not found, Power Compiler uses NLPM data.

nlpm (the default) instructs Power Compiler to use NLPM data. If NLPM data is not found, Power Compiler uses CCS power data.

If neither CCS power nor NLPM data is found for a cell in the library, this cell is not characterized for power analysis.

# power\_opto\_extra\_high\_dynamic\_power\_effort

This variable makes the **compile** command invoke more dyanmic power optimization algorithms.

#### **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

power

## **DESCRIPTION**

Dynamic power optimization during **compile** can be invoked by **set\_max\_dynamic\_power** or **set\_max\_total\_power** command. This variable causes **compile** command to invoke extra dyanmic power optimization algorithms to further reduce the dynamic power. Since those algorithms are runtime intensive, they are not turned on by default. Be aware of the runtime overhead when using this variable.

The following example will cause the **compile -incr** to run extra algorithms for better dynamic power.

```
prompt> set power_opto_extra_high_dynamic_power_effort true
prompt> set_max_dynamic_power 0.0
prompt> compile -incr
```

```
set_max_dynamic_power(2)
set_max_total_power(2)
```

# power\_preserve\_rtl\_hier\_names

Preserves the hierarchy information of the RTL objects in the RTL design.

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

power\_variables

## **DESCRIPTION**

When true, HDL Compiler preserves the hierarchy information of the RTL objects in the RTL design. The **rtl2saif** command, which generates RTL forward-annotation SAIF files, needs this information. When this variable is false (the default value), **rtl2saif** cannot extract the correct synthesis invariant objects because the hierarchy information is not preserved.

To determine the current value of this variable, type **printvar power\_preserve\_rtl\_hier\_names**. For a list of power variables and their current values, type **print\_variable\_group power**.

# power\_rclock\_inputs\_use\_clocks\_fanout

Specifies whether clock network objects in an input port famout are used to infer the input port's related clock.

#### **TYPE**

Boolean

## **DEFAULT**

true

## **GROUP**

power\_variables

## **DESCRIPTION**

This variable is used during related clock inference to decide whether the inferred related clock on design port is chosen to be the fastest clock whose clock network objects are in the port's transitive fanout. For example, if this variable is set to **true**, then if the transitive fanout of an input port contains a number of cells, then the fastest clock on these flip-flop cells is chosen as the inferred related clock on the input port. If the variable is set to **false**, then the input port will not have an inferred related clock.

For more information on the mechanism used to infer related clock information, please refer to the man page of the **propagate\_switching\_activity** command.

## **SEE ALSO**

propagate\_switching\_activity(2)
power\_rclock\_use\_asynch\_inputs(3)
power\_rclock\_unrelated\_use\_fastest(3)

# power\_rclock unrelated use fastest

Specifies whether the fastest clock is set as the related clock of a design object when a related clock is not inferred by the related clock inference mechanism.

### **TYPE**

Boolean

## **DEFAULT**

true

## **GROUP**

power\_variables

## **DESCRIPTION**

This variable is used during the last stage of related clock inference to decide whether the design objects that do not have an inferred related clock will be set a related clock or not. The user can use the **set\_switching\_activity** command with the argument **-clock "\*"** to specify that Power Compiler will automatically infer the related clocks for any specified objects. If the related clock inference mechanism did not infer a related clock for a number of such objects, then, when the value of the **power\_rclock\_unrelated\_use\_fastest** is true, Power Compiler will set the fastest design clock as the objects' related clock. When the variable is set to **false**, such objects will not have a related clock.

For more information on the mechanism used to infer related clock information, please refer to the man page of the **propagate\_switching\_activity** command.

#### **SEE ALSO**

propagate\_switching\_activity(2)
power\_rclock\_inputs\_use\_clocks\_fanout(3)
power\_rclock\_use\_asynch\_inputs(3)

# power\_rclock\_use\_asynch\_inputs

Specifies whether the inferred related clock on an asynchronous pin of a flip-flop is used to determine the nferred related clock on the cell's outputs.

#### **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

power\_variables

## **DESCRIPTION**

This variable is used during related clock inference to decide whether the inferred related clock a flip-flop cell output considers the inferred related clocks on the cell's asynchronous inputs. When this variable is set to **false**, then the inferred related clock on a flip-flop cell output is the inferred related clock on the cell's clock pin. When this variable is set to **true**, then the inferred related clock on a flip-flop cell output is the fastest inferred clock on the cell's clock pin and asynchronous input pins.

For more information on the mechanism used to infer related clock information, please refer to the man page of the **propagate\_switching\_activity** command.

## **SEE ALSO**

propagate\_switching\_activity(2)
power\_rclock\_inputs\_use\_clocks\_fanout(3)
power\_rclock\_use\_asynch\_inputs(3)

# power\_remove\_redundant\_clock\_gates

Specifies to the compile -incremental and physopt -incremental commands whether to remove redundant Synopsys clock gating cells.

#### **TYPE**

Boolean

## **DEFAULT**

true

## **GROUP**

power\_variables

## **DESCRIPTION**

Specifies whether to remove redundant Synopsys clock gating cells during incremental compile. A clock gate is considered redundant when it is always enabled. This is the case when the enable net is tied to logic one. If this variable is set to true (the default value), the redundant clock-gating cells are removed during incremental compile. To disable automatic removal of redundant clock gating cells, set the value to false before issuing the compile or physopt commands.

This variable is valid only with Design Compiler (dc\_shell, dc\_shell-t) and Physical Compiler (psyn\_shell).

To determine the current value of this variable, type **printvar power\_remove\_redundant\_clock\_gates**. For a list of power variables and their current values, type **print\_variable\_group power**.

#### **SEE ALSO**

power\_variables(3)

# power\_rtl\_saif\_file

Defines for the **rtl2saif** command where to store the forward-annotation SAIF file, if you do not specify the -output option.

## **TYPE**

Boolean

# **DEFAULT**

power\_rtl.saif

# **GROUP**

power\_variables

## **DESCRIPTION**

Defines for the **rt12saif** command where to store the forward-annotation SAIF file, if you do not specify the -output option. The default for this variable is power\_rt1.saif.

This variable is valid only under dc\_shell (Design Compiler).

To determine the current value of this variable, type **printvar power\_rtl\_saif\_file**. For a list of power variables and their current values, type **print\_variable\_group power**.

# power\_sa\_propagation\_effort

Specifies the default effort level used when propagating switching activity.

### **TYPE**

string

## **DEFAULT**

low

# **GROUP**

power\_variables

#### DESCRIPTION

Power calculations need switching activity information on all design nets, and Power Compiler uses a switching activity propagation mechanism to estimate the activity on the nets that are not annotated by the user. This variable specifies the default effort level used by the switching activity propagation mechanism.

The following Power Compiler commands may use the propagation mechanism: report\_power, synthesis commands like compile when used with power constraints, and write\_saif when specified with the -propagated option. The propagate\_switching\_activity command can be used to force a re-propagation of the switching activity.

The -analysis\_effort argument of the report\_power command, and the -effort argument of the propagate\_switching\_activity command, specify the effort level used by the switching activity propagation mechanism. When these options are not specified, the value of the power\_sa\_propagation\_effort variable is used.

The power\_sa\_propagation\_effort variable can have the following values: low, medium, high.

# **SEE ALSO**

propagate\_switching\_activity(2)
power sa propagation verbose(3)

# power\_sa\_propagation\_verbose

Specifies the default verbose mode used when propagating switching activity.

### **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

power\_variables

#### DESCRIPTION

Power calculations need switching activity information on all design nets, and Power Compiler uses a switching activity propagation mechanism to estimate the activity on the nets that are not annotated by the user. This variable specifies the default verbose level used when propagating switching activity. During verbose mode, the propagation mechanism displays more warning and information messages.

The following Power Compiler commands may use the propagation mechanism: report\_power, synthesis commands like compile when used with power constraints, and write\_saif when specified with the -propagated option. The propagate\_switching\_activity command can be used to force a re-propagation of the switching activity.

The -verbose flag of the propagate\_switching\_activity command can be used to propagate the switching activity in verbose mode.

#### **SEE ALSO**

propagate\_switching\_activity(2)
power\_sa\_propagation\_effort(3)

# power\_same\_switching\_activity\_on\_connected\_objects

Forces the tool to use the last user-annotated switching activity data on all connected tool objects.

### **TYPE**

Boolean

## **DEFAULT**

false

# **GROUP**

power\_variables

## **DESCRIPTION**

The power\_same\_switching\_activity\_on\_connected\_objects variable forces all switching activity data of all connected tool objects to use the latest user-annotated switching activity data. The user-annotated switching activity information can come from the read\_saif command or the set\_switching\_activity command. Power reporting commands may produce different power results, since the switching activity data may be changed.

The **power\_same\_switching\_activity\_on\_connected\_objects** variable is off (false) by default.

## **SEE ALSO**

read\_saif(2)
set\_switching\_activity(2)

# power\_sdpd\_message\_tolerance

Specifies the tolerance value for issuing warnings and information messages during fixing of user-annotated SDPD switching activity.

### **TYPE**

Float

#### **DEFAULT**

0.00001

### **GROUP**

power\_variables

# **DESCRIPTION**

This variable specifies a tolerance value that is used when messages are reported during the SDPD fixing step. The SDPD fixing step is enabled by the power\_fix\_sdpd\_annotation variable; please check the man page of power\_fix\_sdpd\_annotation for more information on this step. Messages reported by the SDPD fixing step need to specify the tolerance criteria specifid by this variable. For example, SDPD fixing scales state-dependent static probabilities so that they add up to 1.0. A message is reported by the SDPD fixing step if the difference between the sum of the state-dependent static probabilites and 1.0 is not within the tolerance value. A tolerance value of 0.0 makes the SDPD fixing step report a message for every check/modification to the SDPD annotation, however this will most likely report non-issues due to floating point errors. A high value of the power\_sdpd\_message\_tolerance value will filter out all but the most significant messages. Also note, that the verbosity of the SDPD fixing step is determined by the power\_fix\_sdpd\_annotation\_verbose variable. When power\_fix\_sdpd\_annotation\_verbose is set to false most of the messages reported by the SDPD fixing step are replaced by a single message indicating that user-annotated SDPD switching activity is being corrected.

## **SEE ALSO**

power\_fix\_sdpd\_annotation(3)
power\_fix\_sdpd\_annotation\_verbose(3)

# power\_sdpd\_saif\_file

Defines for the **lib2saif** command where to store the forward-annotation SAIF file, if you do not specify the -output option.

#### **TYPE**

Boolean

# **DEFAULT**

power\_sdpd.saif

## **GROUP**

power\_variables

## **DESCRIPTION**

Defines for the **lib2saif** command where to store the forward-annotation SAIF file, if you do not specify the -output option. The default for this variable is power\_sdpd.saif.

This variable is valid only under dc\_shell (Design Compiler).

To determine the current value of this variable, type **printvar power\_sdpd\_saif\_file**. For a list of power variables and their current values, type **print\_variable\_group power**.

## **SEE ALSO**

lib2saif(2)

# power\_variables

Variables that affect Power Compiler commands.

#### **SYNTAX**

```
power_default_static_probability = "0.5"
float
float
       power_default_toggle_rate = "0.1"
Boolean power_do_not_size_icg_cells = "false"
Boolean power_hdlc_do_not_split_cg_cells = "false"
Boolean power_keep_license_after_power_commands = "true"
Boolean power_preserve_rtl_hier_names = "false"
string power_rtl_saif_file = "power_rtl.saif"
string power_sa_propagation_effort = "low"
Boolean power_sa_propagation_verbose = "false"
string power_sdpd_saif_file = "power_sdpd.saif"
Boolean power_remove_redundant_clock_gates = "true"
Boolean power_driven_clock_gating = "false"
Boolean power_cg_all_registers = "false"
Boolean power_cg_derive_related_clock = "false"
Boolean power_cg_ignore_setup_condition = "false"
Boolean power_cg_print_enable_conditions = "false"
        power cg_print_enable_conditions_max_terms = "10"
Boolean do_operand_isolation = "true"
Boolean power_cg_enable_alternative_algorithm = "false"
```

## **DESCRIPTION**

These variables directly affect the Power Compiler commands. Default values are shown above in the Syntax section.

For a list of **power** variables and their current values, type **print\_variable\_group power**. To view this manual page online, type **man power\_variables**. To view an individual variable description, type **man var**, where var is the name of the variable.

```
power_default_static_probability
```

The static probability value on unannotated primary input nets and black box outputs used during power calculations. The value of this variable must be between 0.0 and 1.0, otherwise it will be ignored and the default value of 0.5 is used.

```
power_default_toggle_rate
```

This variable specifies the toggle rate value used for unannotated nets driven by primary inputs and black box outputs. For such nets, power calculations assume a toggle rate value derived by multiplying the value of **power\_default\_toggle\_rate** with the frequency of the fastest clock in the design. The value of this variable must be a non-negative number, otherwise the default value of 0.1 is used.

```
power_do_not_size_icg_cells
```

When false (the default), the compile command sizes integrated clock-gating

cells in the design to correct DRC violations. When *true*, **compile** does not size the cells. Set this variable to *true* if your clock tree synthesis (CTS) tool inserts buffers after the integrated cell, and you do not want to fix DRC violations before the CTS buffers are inserted.

#### power\_hdlc\_do\_not\_split\_cg\_cells

When false (the default), elaborate splits clock-gating cells to limit their fanout, controlled by the value specified by the set\_clock\_gating\_style - max\_fanout command, whose default is 128. If true, elaborate does not split clock-gating cells, resulting in a netlist where all registers are gated by a single clock-gating cell if they share the same enable signal. elaborate does not honor the set\_clock\_gating\_style -max\_fanout value specified. Set this variable to true if your clock tree synthesis (CTS) tool inserts buffers after the clock-gating cell, and you do not want elaborate to limit the fanout of the clock-gating cell.

#### power\_keep\_license\_after\_power\_commands

When true, a Power Compiler license that is checked out under dc\_shell (DesignCompiler) will remain checked out throughout the dc\_shell session. When this variable is false (the default value), the Power Compiler license will remain checked out only as long as a command is using it. At the completion of the command, the license will be released.

#### power preserve rtl hier names

When true, HDL compiler will preserve the hierarchy information of the RTL objects in the RTL design. The information is needed by rtl2saif which generates RTL forward annotation SAIF files. When this variable is false (the default value), rtl2saif will not be able to extract the correct synthesis invariant objects since the hierarchy information is not preserved.

#### power\_rtl\_saif\_file

This is the name of the file where rt12saif will store the forward annotation saif if the **-output** option is not specified for this command.

#### power sa propagation effort

The default effort level used during switching activity propagation. Valid values are: low (the default), medium and high.

#### power\_sa\_propagation\_verbose

The default verbose level used during switching activity propagation. During verbose mode the switching activity propagation mechanism displays more warning messages, for example, when the design contains primary input nets and black-box outputs without switching activity annotation.

# power\_sdpd\_saif\_file

This is the name of the file where *lib2saif* will store the forward annotation saif if the -output option is not specified for this command.

#### power\_remove\_redundant\_clock\_gates

When true, redundant Synopsys clock gating cells will be automatically removed during incremental compile.

#### power\_driven\_clock\_gating

Controls whether switching activity and dynamic power of the register banks should be considered when optimizing the clock gating of the design.

#### power\_cg\_all\_registers

When true, a (potentially redundant) clock gate will be inserted for all registers.

#### power\_cg\_derive\_related\_clock

When true, clock domain relationship between registers will be derived from the hierarchical context.

#### power\_cg\_ignore\_setup\_condition

When true, the setup condition will be ignored for latch-free clock gating.

#### power\_cg\_print\_enable\_conditions

When true, the enable conditions of registers and clock gates will be reported during clock gate insertion.

#### power\_cg\_print\_enable\_conditions\_max\_terms

Specifies the maximum number of product terms to be reported in the sum of product expansion of the enable condition.

### power\_cg\_enable\_alternative\_algorithm

When *true*, an algorithm different from the default algorithm will be used to find gatable registers. For larger designs it may shorten the runtime for clock gating.

#### do\_operand\_isolation

When *true*, enables operand isolation as a dynamic power optimization technique for a design.

```
report_power (2), lib2saif (2), rtl2saif (2), set_clock_gating_style (2),
insert_clock_gating (2), elaborate (2), compile (2);
power_default_static_probability (3), power_default_toggle_rate (3),
power_do_not_size_icg_cells (3), power_hdlc_do_not_split_cg_cells (3),
power_keep_license_after_power_commands (3), power_rtl_saif_file (3),
power_sa_propagation_effort (3), power_sa_propagation_verbose (3),
power_sdpd_saif_file (3), power_remove_redundant_clock_gates (3),
power_cg_enable_alternative_algorithm (3), do_operand_isolation (3).
```

# preview\_scan\_variables

## **SYNTAX**

```
Boolean test_jump_over_bufs_invs = "1"

string test_preview_scan_shows_cell_types = "FALSE"

string test_scan_link_so_lockup_key = "1"

string test_scan_link_wire_key = "w"

string test_scan_segment_key = "s"

string test_scan_true_key = "t"
```

#### DESCRIPTION

These variables directly affect the **preview\_scan** command. Defaults are shown above, under Syntax.

For a list of preview\_scan variables, type print\_variable\_group preview\_scan. To view this manual page on-line, type help preview\_scan\_variables. To view an individual variable description, type help variable-name, where variable-name is the name of the variable.

```
test_jump_over_bufs_invs
```

Determines whether the inernal clock detection mechanism considers the output pins of buffers and inverters as internal clocks. The default is *true*.

```
test_preview_scan_shows_cell_types
```

Specifies whether **preview\_scan** shows cell types.

```
test_scan_link_so_lockup_key
```

Specifies the key **preview\_scan** uses to report cells whose scan-outs drive lockup latches.

```
test_scan_link_wire_key
```

Specifies the key **preview\_scan** uses to report cells whose scan-outs drive wire scan links.

```
test scan segment key
```

Specifies the key preview\_scan uses to report scan segments.

```
test_scan_true_key
```

Specifies the key **preview\_scan** uses to report cells with true scan attributes.

```
preview_scan (2), test_jump_over_bufs_invs (3), test_preview_scan_shows_cell_types
(3), test_scan_link_so_lockup_key (3), test_scan_link_wire_key (3),
test_scan_segment_key (3), test_scan_true_key (3).
```

# psyn\_onroute\_disable\_cap\_drc

This variable turns on and off the  $\max\_{cap}$  fixing optimization during route\_opt DRC fixing

# **TYPE**

Boolean

# **DEFAULT**

11 11

# **GROUP**

routeopt\_variables

# **DESCRIPTION**

If set to true, this variable disables fixing max capacitance violation during route\_opt DRC fixing

# **SEE ALSO**

# psyn\_onroute\_disable\_fanout\_drc

This variable turns on and off the max\_fanout optimization during route\_opt DRC fixing

# **TYPE**

Boolean

# **DEFAULT**

11 11

# **GROUP**

routeopt\_variables

# **DESCRIPTION**

If set to true, this variable disables max\_fanout optimization during route\_opt DRC fixing

# **SEE ALSO**

# psyn\_onroute\_disable\_hold\_fix

This variable turns on and off the hold fixing optimization during route\_opt.

# **TYPE**

Boolean

# **DEFAULT**

11 11

# **GROUP**

routeopt\_variables

# **DESCRIPTION**

If set to true, this variable disables hold\_fixing optimization during route\_opt and hold fixing will not be performed during post-route optimization.

# **SEE ALSO**

# psyn\_onroute\_disable\_netlength\_drc

This variable turns on and off the max\_net\_length\_fixing optimization during route\_opt DRC fixing

# **TYPE**

Boolean

# **DEFAULT**

11 11

# **GROUP**

routeopt\_variables

# **DESCRIPTION**

If set to true, this variable disables fixing max\_net\_length violation during route\_opt DRC fixing. Then, the tool will not add buffers to reduce net length even if the physical net length is more than constraints.

# **SEE ALSO**

# psyn\_onroute\_disable\_trans\_drc

This variable turns on and off the max transition fixing during route\_opt DRC fixing

# **TYPE**

Boolean

# **DEFAULT**

11 11

# **GROUP**

routeopt\_variables

# **DESCRIPTION**

If set to true, this variable disables fixing max transition violation during route\_opt DRC fixing

# **SEE ALSO**

# psyn\_stress\_map

Enables generation of stress map. Set this variable to true to generate stress maps from Physical Compiler.

#### **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

physopt

## **DESCRIPTION**

Enables generation of stress map. The stress map shows how intensively the optimization (timing, DRC, power and others) methods were applied on the current design. Set this variable to true to generate stress maps from Physical Compiler. The default value is false. It must be set to true before the physopt command to generate stress maps.

To determine the current value of this variable, enter the following command:

psyn\_shell-t> printvar psyn\_stress\_map

# psynopt\_high\_fanout\_legality\_limit

The maximum high famout threshold for performing optimization tricks before route\_opt. This limit value also turns the feature off by setting it to 0.

### **TYPE**

Integer

## **DEFAULT**

0

## **GROUP**

psynopt\_variables

## **DESCRIPTION**

It sets the high fanout limit for optimization tricks to be performed. If the fanout number resulted from performing the current optimization trick is greater than this limit, the trick will not be performed. This feature aids in improvement of route\_opt performance by reducing high fanout nets. The benefit could be seen in runtime and general QoR. Setting this limit to 0 turns off this feature and optimization tricks will be performed regardless of the resulting fanout number. Please note that this variable does not impact the high fanout synthesis but controls the final fanout of nets. Also, it does not eliminate high fanout nets that existed before optimization stage.

# **SEE ALSO**

place\_opt(2)

# rc\_degrade\_min\_slew\_when\_rd\_less\_than\_rnet

Enables or disables the use of slew degradation in min analysis mode during the RCCALC-009 condition.

#### **TYPE**

Boolean

#### **DEFAULT**

false

### DESCRIPTION

When false, (the default), slew degradation through RC networks is not used in min analysis mode during the RCCALC-009 condition. When true, slew degradation is used during the RCCALC-009 condition.

The "RCCALC-009 condition" means a condition in which timing analysis checks the library-derived drive resistance, and if it is less than the dynamic RC network impedance to ground by an amount equal to or greater than the value of a particular drive-strength threshold, timing analysis adjusts the drive resistance using an empirical formula to improve accuracy, and issues the RCCALC-009 message. In case this improved accuracy is not sufficient, timing analysis provides extra pessimism by not using slew degradation in min analysis mode; however, superfluous min delay violations could occur as a side effect. You can keep slew degradation on in min analysis mode after you have qualified the RCCALC-009 methodology for your accuracy requirements, by setting this variable to true.

To determine the current value of this variable, type printvar rc\_degrade\_min\_slew\_when\_rd\_less\_than\_rnet or echo \$rc\_degrade\_min\_slew\_when\_rd\_less\_than\_rnet.

# rc driver model mode

Specifies which driver model type to use for RC delay calculation.

### **TYPE**

String

#### **DEFAULT**

basic

#### **GROUP**

timing\_variables

#### DESCRIPTION

DesignTime supports two types of driver models for RC delay calculation, basic and advanced. The basic model is derived from the conventional delay and slew library schema, while the advanced model is derived from a new schema. The advanced driver model is part of the Synopsys Composite Current-Source (CCS) model.

When the shell variable rc\_driver\_model\_mode is set to basic, RC delay calculation will always use driver models derived from the conventional delay and slew schema present in design libraries. When set to advanced, RC delay calculation will use the advanced driver model if data for it is present. The report\_delay\_calculation command used on a cell arc will show the message "Advanced driver-modeling used" as appropriate.

When the shell variable rc\_driver\_model\_mode is set to basic, and the variable rc\_receiver\_model\_mode is set to advanced, DesignTime will use the advanced voltage-dependent capacitance models to derive an equivalent single capacitance dependent only on the rise, fall, min or max arc condition and these equivalent capacitances will be used in analysis instead of the pin capacitances from the library. Please check the manpage for variable rc receiver model mode for additional details.

To determine the current value of this variable, enter the following command:

prompt> printvar rc\_driver\_model\_mode

## **SEE ALSO**

rc\_receiver\_model\_mode(3)
report\_delay\_calculation(2)

## rc\_input\_threshold\_pct\_fall

Specifies the threshold voltage that defines the startpoint of the falling cell or net delay calculation.

#### **TYPE**

float

#### **DEFAULT**

50.000000

### **GROUP**

timing\_variables

## **DESCRIPTION**

Specifies the threshold voltage that defines the startpoint of the falling cell or net delay calculation. The value is a percent of the voltage source. Allowed values are 0.0 - 100.0 inclusive; the default is 50.0.

This variable is one of 8 variables, listed in Table 1, that affect delay and transition time computations for detailed RC networks. These variables interpret the cell delays and transition times from the Synopsys library. The values specified by these variables are overridden by trippoint values specified in the library so normally it should not be necessary to set the variables. The values specified are only applied to libraries that do not contain trippoint specifications.

Table 1

Variable Name	Default
rc_slew_lower_threshold_pct_rise	20.0
rc_slew_lower_threshold_pct_fall	20.0
rc_slew_upper_threshold_pct_rise	80.0
rc_slew_upper_threshold_pct_fall	80.0
rc input threshold pct rise	50.0
rc_input_threshold_pct_fall	50.0
rc_output_threshold_pct_rise	50.0
rc_output_threshold_pct_fall	50.0

To determine the current value of this variable, type **printvar** rc input threshold pct fall.

For a list of all timing variables and their current values, type print\_variable\_group timing.

## **EXAMPLES**

The following example specifies that cell delays from the Synopsys library are computed from 50% of the input transition to 55% of the output transition. In addition, the example specifies that transition times in the Synopsys library represent the delay from 10% to 90% of the voltage source.

```
psyn_shell-t> set rc_slew_lower_threshold_pct_fall 10 psyn_shell-t> set
rc_slew_lower_threshold_pct_rise 10 psyn_shell-t> set
rc_slew_upper_threshold_pct_fall 90 psyn_shell-t> set
rc_slew_upper_threshold_pct_rise 90 psyn_shell-t> set rc_input_threshold_pct_rise 50
psyn_shell-t> set rc_input_threshold_pct_fall 50 psyn_shell-t> set
rc_output_threshold_pct_rise 55 psyn_shell-t> set rc_output_threshold_pct_fall 55
```

```
rc_input_threshold_pct_rise(3)
rc_input_threshold_pct_fall(3)
rc_output_threshold_pct_fall(3)
rc_output_threshold_pct_rise(3)
rc_slew_lower_threshold_pct_fall(3)
rc_slew_lower_threshold_pct_rise(3)
rc_slew_upper_threshold_pct_fall(3)
rc_slew_upper_threshold_pct_fall(3)
rc_slew_upper_threshold_pct_rise(3)
lib_thresholds_per_lib(3)
```

## rc\_input\_threshold\_pct\_rise

Specifies the threshold voltage that defines the startpoint of the rising cell or net delay calculation.

#### **TYPE**

float

### **DEFAULT**

50.000000

### **GROUP**

timing\_variables

## **DESCRIPTION**

Specifies the threshold voltage that defines the startpoint of the rising cell or net delay calculation. The value is a percent of the voltage source. Allowed values are 0.0 - 100.0 inclusive; the default is 50.0.

This variable is one of 8 variables, listed in Table 1, that affect delay and transition time computations for detailed RC networks. These variables interpret the cell delays and transition times from the Synopsys library. The values specified by these variables are overridden by trippoint values specified in the library so normally it should not be necessary to set the variables. The values specified are only applied to libraries that do not contain trippoint specifications.

Table 1

Variable Name	Default		
rc_slew_lower_threshold_pct_rise	20.0		
rc_slew_lower_threshold_pct_fall	20.0		
rc_slew_upper_threshold_pct_rise	80.0		
rc_slew_upper_threshold_pct_fall	80.0		
rc_input_threshold_pct_rise	50.0		
rc_input_threshold_pct_fall	50.0		
rc_output_threshold_pct_rise	50.0		
rc_output_threshold_pct_fall	50.0		

To determine the current value of this variable, type **printvar** rc input threshold pct rise.

For a list of all timing variables and their current values, type print\_variable\_group timing.

## **EXAMPLES**

The following example specifies that cell delays from the Synopsys library are computed from 50% of the input transition to 55% of the output transition. In addition, the example specifies that transition times in the Synopsys library represent the delay from 10% to 90% of the voltage source.

```
psyn_shell-t> set rc_slew_lower_threshold_pct_fall 10 psyn_shell-t> set
rc_slew_lower_threshold_pct_rise 10 psyn_shell-t> set
rc_slew_upper_threshold_pct_fall 90 psyn_shell-t> set
rc_slew_upper_threshold_pct_rise 90 psyn_shell-t> set rc_input_threshold_pct_rise 50
psyn_shell-t> set rc_input_threshold_pct_fall 50 psyn_shell-t> set
rc_output_threshold_pct_rise 55 psyn_shell-t> set rc_output_threshold_pct_fall 55
```

```
rc_input_threshold_pct_rise(3)
rc_input_threshold_pct_fall(3)
rc_output_threshold_pct_fall(3)
rc_output_threshold_pct_rise(3)
rc_slew_lower_threshold_pct_fall(3)
rc_slew_lower_threshold_pct_rise(3)
rc_slew_upper_threshold_pct_fall(3)
rc_slew_upper_threshold_pct_fall(3)
rc_slew_upper_threshold_pct_rise(3)
lib_thresholds_per_lib(3)
```

## rc\_noise\_model\_mode

When set to **advanced**, enables the use of CCS noise, if available in the design library.

## **TYPE**

string

## **DEFAULT**

basic

## **GROUP**

signal integrity

## **DESCRIPTION**

When set to advanced, enables CCS noise in static noise analysis and optimization.

When basic (the default), CCS noise information is not used even if it exists in the library. However, if the library has NLDM noise information, it is still used.

To determine the current value of this variable, use **printvar rc\_noise\_model\_mode**.

## rc\_output\_threshold\_pct\_fall

Specifies the threshold voltage that defines the startpoint of the falling cell or net delay calculation.

#### **TYPE**

float

#### **DEFAULT**

50.000000

### **GROUP**

timing\_variables

## **DESCRIPTION**

Specifies the threshold voltage that defines the startpoint of the falling cell or net delay calculation. The value is a percent of the voltage source. Allowed values are 0.0 - 100.0 inclusive; the default is 50.0.

This variable is one of 8 variables, listed in Table 1, that affect delay and transition time computations for detailed RC networks. These variables interpret the cell delays and transition times from the Synopsys library. The values specified by these variables are overridden by trippoint values specified in the library so normally it should not be necessary to set the variables. The values specified are only applied to libraries that do not contain trippoint specifications.

Table 1

Variable Name	Default		
rc_slew_lower_threshold_pct_rise	20.0		
rc_slew_lower_threshold_pct_fall	20.0		
rc_slew_upper_threshold_pct_rise	80.0		
rc_slew_upper_threshold_pct_fall	80.0		
rc_input_threshold_pct_rise	50.0		
rc_input_threshold_pct_fall	50.0		
rc_output_threshold_pct_rise	50.0		
rc_output_threshold_pct_fall	50.0		

To determine the current value of this variable, type **printvar** rc output threshold pct fall.

For a list of all timing variables and their current values, type print\_variable\_group timing.

## **EXAMPLES**

The following example specifies that cell delays from the Synopsys library are computed from 50% of the input transition to 55% of the output transition. In addition, the example specifies that transition times in the Synopsys library represent the delay from 10% to 90% of the voltage source.

```
psyn_shell-t> set rc_slew_lower_threshold_pct_fall 10 psyn_shell-t> set
rc_slew_lower_threshold_pct_rise 10 psyn_shell-t> set
rc_slew_upper_threshold_pct_fall 90 psyn_shell-t> set
rc_slew_upper_threshold_pct_rise 90 psyn_shell-t> set rc_input_threshold_pct_rise 50
psyn_shell-t> set rc_input_threshold_pct_fall 50 psyn_shell-t> set
rc_output_threshold_pct_rise 55 psyn_shell-t> set rc_output_threshold_pct_fall 55
```

```
rc_input_threshold_pct_rise(3)
rc_input_threshold_pct_fall(3)
rc_output_threshold_pct_fall(3)
rc_output_threshold_pct_rise(3)
rc_slew_lower_threshold_pct_fall(3)
rc_slew_lower_threshold_pct_rise(3)
rc_slew_upper_threshold_pct_fall(3)
rc_slew_upper_threshold_pct_fall(3)
rc_slew_upper_threshold_pct_rise(3)
lib_thresholds_per_lib(3)
```

## rc\_output\_threshold\_pct\_rise

Specifies the threshold voltage that defines the startpoint of the rising cell or net delay calculation.

## **TYPE**

float

#### **DEFAULT**

50.000000

### **GROUP**

timing\_variables

## **DESCRIPTION**

Specifies the threshold voltage that defines the startpoint of the rising cell or net delay calculation. The value is a percent of the voltage source. Allowed values are 0.0 - 100.0 inclusive; the default is 50.0.

This variable is one of 8 variables, listed in Table 1, that affect delay and transition time computations for detailed RC networks. These variables interpret the cell delays and transition times from the Synopsys library. The values specified by these variables are overridden by trippoint values specified in the library so normally it should not be necessary to set the variables. The values specified are only applied to libraries that do not contain trippoint specifications.

Table 1

Variable Name	Default
rc_slew_lower_threshold_pct_rise	20.0
rc_slew_lower_threshold_pct_fall	20.0
rc_slew_upper_threshold_pct_rise	80.0
rc_slew_upper_threshold_pct_fall	80.0
rc input threshold pct rise	50.0
rc_input_threshold_pct_fall	50.0
rc_output_threshold_pct_rise	50.0
rc_output_threshold_pct_fall	50.0

To determine the current value of this variable, type **printvar** rc output threshold pct rise.

For a list of all timing variables and their current values, type print\_variable\_group timing.

## **EXAMPLES**

The following example specifies that cell delays from the Synopsys library are computed from 50% of the input transition to 55% of the output transition. In addition, the example specifies that transition times in the Synopsys library represent the delay from 10% to 90% of the voltage source.

```
psyn_shell-t> set rc_slew_lower_threshold_pct_fall 10 psyn_shell-t> set
rc_slew_lower_threshold_pct_rise 10 psyn_shell-t> set
rc_slew_upper_threshold_pct_fall 90 psyn_shell-t> set
rc_slew_upper_threshold_pct_rise 90 psyn_shell-t> set rc_input_threshold_pct_rise 50
psyn_shell-t> set rc_input_threshold_pct_fall 50 psyn_shell-t> set
rc_output_threshold_pct_rise 55 psyn_shell-t> set rc_output_threshold_pct_fall 55
```

```
rc_input_threshold_pct_rise(3)
rc_input_threshold_pct_fall(3)
rc_output_threshold_pct_fall(3)
rc_output_threshold_pct_rise(3)
rc_slew_lower_threshold_pct_fall(3)
rc_slew_lower_threshold_pct_rise(3)
rc_slew_upper_threshold_pct_fall(3)
rc_slew_upper_threshold_pct_fall(3)
rc_slew_upper_threshold_pct_rise(3)
lib_thresholds_per_lib(3)
```

## rc\_receiver\_model\_mode

Specifies which receiver model type to use for RC delay calculation.

### **TYPE**

String

### **DEFAULT**

basic

#### **GROUP**

timing\_variables

#### DESCRIPTION

DesignTime supports two types of receiver models for RC delay calculation, basic and advanced. The basic model is a single capacitance dependent only on the rise, fall, min, or max arc condition. The advanced model is a voltage-dependent capacitance additionally dependent on input-slew and output capacitance. The advanced model has many advantages, one of which is that the accuracy of both delays and slews is improved. Another advantage is that nonlinearities such as the Miller effect are addressed. The advanced receiver model is part of the Synopsys Composite Current-Source (CCS) model.

When set to advanced, RC delay calculation will use the advanced receiver model if data for it is present and if the network is driven by the advanced driver model. The report\_delay\_calculation command used on a network arc will show the message "Advanced receiver-modeling used" as appropriate.

When the shell variable rc\_receiver\_model\_mode is set to advanced, and the network is not driven by the advanced driver model, (i.e. the variable rc\_driver\_model\_mode is set to basic or lumped load is used), DesignTime will use the advanced voltage-dependent capacitance models to derive an equivalent single capacitance dependent only on the rise, fall, min or max arc condition. These equivalent capacitances will be used in analysis instead of the pin capacitances from the library. The report\_delay\_calculation command used on a network arc will not show the message "Advanced receiver-modeling used" for these calculations, since only an equivalent single capacitance is used.

When the shell variable rc\_receiver\_model\_mode is set to basic, RC delay calculation will always use the pin capacitances specified in the design libraries.

To determine the current value of this variable, enter the following command:

prompt> printvar rc\_receiver\_model\_mode

## **SEE ALSO**

rc\_driver\_model\_mode(3)
report\_delay\_calculation(2)

## rc\_slew\_derate\_from\_library

Specifies the derating needed for the transition times in the Synopsys library to match the transition times between the characterization trip points.

#### **TYPE**

float

#### **DEFAULT**

1.000000

## **GROUP**

timing\_variables

## **DESCRIPTION**

A floating point number between 0.0 and 1.0 that specifies the derating needed for the transition times in the Synopsys library to match the transition times between the characterization trip points. The default is 1.0, which means that the transition times in the Synopsys library are used without change.

The value this variable specifies is overridden by any library-specified slew-derating values, so normally it should not be necessary to set the variable. The value specified applies only to libraries that do not contain slew-derating specifications.

A slew-derating value of 1.0 should be used if the transition times specified in the library represent the exact transition times between the characterization trip points, which is usually the case. Use a slew-derating value of less than 1.0 for libraries where the transition times have been extrapolated to the rail voltages. For example, if the transition times are characterized as between 30% and 70% and then extrapolated to the rails, the slew-derating value is 0.4 = (70 - 30) / 100.

To determine the current value of this variable, type **printvar** rc\_slew\_derate\_from\_library.

For a list of all timing variables and their current values, type print\_variable\_group timing.

#### **EXAMPLES**

The following example specifies that cell delays from the Synopsys library have been computed from 50 percent of the input transition to 50 percent of the output transition. The example also specifies that transition times in the Synopsys library were computed by measuring the delay from 30 percent to 70 percent of the voltage source and then multiplying the measured transition times by 2.5 = (100-0)/(70-30) to extrapolate to 0-100 percent of the rail voltages.

```
psyn_shell-t> set rc_slew_derate_from_library 0.4
psyn_shell-t> set rc_slew_lower_threshold_pct_fall 30
psyn_shell-t> set rc_slew_lower_threshold_pct_rise 30
psyn_shell-t> set rc_slew_upper_threshold_pct_fall 70
psyn_shell-t> set rc_slew_upper_threshold_pct_rise 70
psyn_shell-t> set rc_input_threshold_pct_rise 50
psyn_shell-t> set rc_input_threshold_pct_fall 50
psyn_shell-t> set rc_output_threshold_pct_rise 55
psyn_shell-t> set rc_output_threshold_pct_fall 55
```

```
lib_thresholds_per_lib(3)
rc_input_threshold_pct_rise(3)
rc_input_threshold_pct_fall(3)
rc_output_threshold_pct_fall(3)
rc_output_threshold_pct_rise(3)
rc_slew_lower_threshold_pct_fall(3)
rc_slew_lower_threshold_pct_rise(3)
rc_slew_upper_threshold_pct_fall(3)
rc_slew_upper_threshold_pct_fall(3)
```

## rc\_slew\_lower\_threshold\_pct\_fall

Specifies the threshold voltage that defines the endpoint of the falling slew calculation.

### **TYPE**

float

#### **DEFAULT**

20.000000

### **GROUP**

timing\_variables

## **DESCRIPTION**

Specifies the threshold voltage that defines the endpoint of the falling slew calculation. The value is a percent of the voltage source. Allowed values are 0.0 - 100.0 inclusive; the default is 20.0.

This variable is one of 8 variables, listed in Table 1, that affect delay and transition time computations for detailed RC networks. These variables interpret the cell delays and transition times from the Synopsys library. The values specified by these variables are overridden by trippoint values specified in the library so normally it should not be necessary to set the variables. The values specified are only applied to libraries that do not contain trippoint specifications.

Table 1

Variable Name	Default		
		-	
rc_slew_lower_threshold_pct_rise	20.0		
rc_slew_lower_threshold_pct_fall	20.0		
rc_slew_upper_threshold_pct_rise	80.0		
rc_slew_upper_threshold_pct_fall	80.0		
rc_input_threshold_pct_rise	50.0		
rc_input_threshold_pct_fall	50.0		
rc_output_threshold_pct_rise	50.0		
rc_output_threshold_pct_fall	50.0		

To determine the current value of this variable, type **printvar** rc slew lower threshold pct fall.

For a list of all timing variables and their current values, type print\_variable\_group timing.

## **EXAMPLES**

The following example specifies that cell delays from the Synopsys library are computed from 50% of the input transition to 55% of the output transition. In addition, the example specifies that transition times in the Synopsys library represent the delay from 10% to 90% of the voltage source.

```
psyn_shell-t> set rc_slew_lower_threshold_pct_fall 10 psyn_shell-t> set
rc_slew_lower_threshold_pct_rise 10 psyn_shell-t> set
rc_slew_upper_threshold_pct_fall 90 psyn_shell-t> set
rc_slew_upper_threshold_pct_rise 90 psyn_shell-t> set rc_input_threshold_pct_rise 50
psyn_shell-t> set rc_input_threshold_pct_fall 50 psyn_shell-t> set
rc_output_threshold_pct_rise 55 psyn_shell-t> set rc_output_threshold_pct_fall 55
```

```
rc_input_threshold_pct_rise(3)
rc_input_threshold_pct_fall(3)
rc_output_threshold_pct_fall(3)
rc_output_threshold_pct_rise(3)
rc_slew_lower_threshold_pct_fall(3)
rc_slew_lower_threshold_pct_rise(3)
rc_slew_upper_threshold_pct_fall(3)
rc_slew_upper_threshold_pct_fall(3)
rc_slew_upper_threshold_pct_rise(3)
lib_thresholds_per_lib(3)
```

## rc\_slew\_lower\_threshold\_pct\_rise

Specifies the threshold voltage that defines the startpoint of the rising slew calculation.

#### **TYPE**

float

#### **DEFAULT**

20.000000

## **GROUP**

timing\_variables

## **DESCRIPTION**

Specifies the threshold voltage that defines the startpoint of the rising slew calculation. The value is a percent of the voltage source. Allowed values are 0.0 - 100.0 inclusive; the default is 20.0.

This variable is one of 8 variables, listed in Table 1, that affect delay and transition time computations for detailed RC networks. These variables interpret the cell delays and transition times from the Synopsys library. The values specified by these variables are overridden by trippoint values specified in the library so normally it should not be necessary to set the variables. The values specified are only applied to libraries that do not contain trippoint specifications.

Table 1

Variable Name	Default
rc_slew_lower_threshold_pct_rise	20.0
rc_slew_lower_threshold_pct_fall	20.0
rc_slew_upper_threshold_pct_rise	80.0
rc_slew_upper_threshold_pct_fall	80.0
rc input threshold pct rise	50.0
rc_input_threshold_pct_fall	50.0
rc_output_threshold_pct_rise	50.0
rc_output_threshold_pct_fall	50.0

To determine the current value of this variable, type **printvar** rc slew lower threshold pct rise.

For a list of all timing variables and their current values, type print\_variable\_group timing.

## **EXAMPLES**

The following example specifies that cell delays from the Synopsys library are computed from 50% of the input transition to 55% of the output transition. In addition, the example specifies that transition times in the Synopsys library represent the delay from 10% to 90% of the voltage source.

```
psyn_shell-t> set rc_slew_lower_threshold_pct_fall 10 psyn_shell-t> set
rc_slew_lower_threshold_pct_rise 10 psyn_shell-t> set
rc_slew_upper_threshold_pct_fall 90 psyn_shell-t> set
rc_slew_upper_threshold_pct_rise 90 psyn_shell-t> set rc_input_threshold_pct_rise 50
psyn_shell-t> set rc_input_threshold_pct_fall 50 psyn_shell-t> set
rc_output_threshold_pct_rise 55 psyn_shell-t> set rc_output_threshold_pct_fall 55
```

```
rc_input_threshold_pct_rise(3)
rc_input_threshold_pct_fall(3)
rc_output_threshold_pct_fall(3)
rc_output_threshold_pct_rise(3)
rc_slew_lower_threshold_pct_fall(3)
rc_slew_lower_threshold_pct_rise(3)
rc_slew_upper_threshold_pct_fall(3)
rc_slew_upper_threshold_pct_fall(3)
rc_slew_upper_threshold_pct_rise(3)
lib_thresholds_per_lib(3)
```

## rc\_slew\_upper\_threshold\_pct\_fall

Specifies the threshold voltage that defines the startpoint of the falling slew calculation.

#### **TYPE**

float

### **DEFAULT**

80.000000

## **GROUP**

timing\_variables

## **DESCRIPTION**

Specifies the threshold voltage that defines the startpoint of the falling slew calculation. The value is a percent of the voltage source. Allowed values are 0.0 - 100.0 inclusive; the default is 80.0.

This variable is one of 8 variables, listed in Table 1, that affect delay and transition time computations for detailed RC networks. These variables interpret the cell delays and transition times from the Synopsys library. The values specified by these variables are overridden by trippoint values specified in the library so normally it should not be necessary to set the variables. The values specified are only applied to libraries that do not contain trippoint specifications.

Table 1

Variable Name	Default	
rc_slew_lower_threshold_pct_rise rc_slew_lower_threshold_pct_fall rc_slew_upper_threshold_pct_rise rc_slew_upper_threshold_pct_fall rc_input_threshold_pct_rise rc_input_threshold_pct_fall rc_output_threshold_pct_rise rc_output_threshold_pct_fall	20.0 20.0 80.0 80.0 50.0 50.0 50.0	

To determine the current value of this variable, type **printvar** rc slew upper threshold pct fall.

For a list of all timing variables and their current values, type print\_variable\_group timing.

## **EXAMPLES**

The following example specifies that cell delays from the Synopsys library are computed from 50% of the input transition to 55% of the output transition. In addition, the example specifies that transition times in the Synopsys library represent the delay from 10% to 90% of the voltage source.

```
psyn_shell-t> set rc_slew_lower_threshold_pct_fall 10 psyn_shell-t> set
rc_slew_lower_threshold_pct_rise 10 psyn_shell-t> set
rc_slew_upper_threshold_pct_fall 90 psyn_shell-t> set
rc_slew_upper_threshold_pct_rise 90 psyn_shell-t> set rc_input_threshold_pct_rise 50
psyn_shell-t> set rc_input_threshold_pct_fall 50 psyn_shell-t> set
rc_output_threshold_pct_rise 55 psyn_shell-t> set rc_output_threshold_pct_fall 55
```

```
rc_input_threshold_pct_rise(3)
rc_input_threshold_pct_fall(3)
rc_output_threshold_pct_fall(3)
rc_output_threshold_pct_rise(3)
rc_slew_lower_threshold_pct_fall(3)
rc_slew_lower_threshold_pct_rise(3)
rc_slew_upper_threshold_pct_fall(3)
rc_slew_upper_threshold_pct_fall(3)
rc_slew_upper_threshold_pct_rise(3)
lib_thresholds_per_lib(3)
```

## rc\_slew\_upper\_threshold\_pct\_rise

Specifies the threshold voltage that defines the endpoint of the rising slew calculation.

## **TYPE**

float

#### **DEFAULT**

80.000000

## **GROUP**

timing\_variables

## **DESCRIPTION**

Specifies the threshold voltage that defines the endpoint of the rising slew calculation. The value is a percent of the voltage source. Allowed values are 0.0 - 100.0 inclusive; the default is 80.0.

This variable is one of 8 variables, listed in Table 1, that affect delay and transition time computations for detailed RC networks. These variables interpret the cell delays and transition times from the Synopsys library. The values specified by these variables are overridden by trippoint values specified in the library so normally it should not be necessary to set the variables. The values specified are only applied to libraries that do not contain trippoint specifications.

Table 1

Variable Name	Default		
rc_slew_lower_threshold_pct_rise	20.0		
rc_slew_lower_threshold_pct_fall	20.0		
rc_slew_upper_threshold_pct_rise	80.0		
rc_slew_upper_threshold_pct_fall	80.0		
rc_input_threshold_pct_rise	50.0		
rc_input_threshold_pct_fall	50.0		
rc_output_threshold_pct_rise	50.0		
rc_output_threshold_pct_fall	50.0		

To determine the current value of this variable, type **printvar** rc slew upper threshold pct rise.

For a list of all timing variables and their current values, type print\_variable\_group timing.

## **EXAMPLES**

The following example specifies that cell delays from the Synopsys library are computed from 50% of the input transition to 55% of the output transition. In addition, the example specifies that transition times in the Synopsys library represent the delay from 10% to 90% of the voltage source.

```
psyn_shell-t> set rc_slew_lower_threshold_pct_fall 10 psyn_shell-t> set
rc_slew_lower_threshold_pct_rise 10 psyn_shell-t> set
rc_slew_upper_threshold_pct_fall 90 psyn_shell-t> set
rc_slew_upper_threshold_pct_rise 90 psyn_shell-t> set rc_input_threshold_pct_rise 50
psyn_shell-t> set rc_input_threshold_pct_fall 50 psyn_shell-t> set
rc_output_threshold_pct_rise 55 psyn_shell-t> set rc_output_threshold_pct_fall 55
```

```
rc_input_threshold_pct_rise(3)
rc_input_threshold_pct_fall(3)
rc_output_threshold_pct_fall(3)
rc_output_threshold_pct_rise(3)
rc_slew_lower_threshold_pct_fall(3)
rc_slew_lower_threshold_pct_rise(3)
rc_slew_upper_threshold_pct_fall(3)
rc_slew_upper_threshold_pct_fall(3)
rc_slew_upper_threshold_pct_rise(3)
lib_thresholds_per_lib(3)
```

## read\_only\_attributes

Contains informational attributes, which the user cannot set.

## **DESCRIPTION**

Contains informational attributes. A "read-only" attribute cannot be set by the user.

To determine the value of an attribute, use the get\_attribute command.

For information on all attributes, refer to the attributes manual page.

## Read-only Attributes

#### design\_type

Indicates the current state of the design and has the value fsm (finite state machine), pla (programmable logic array), equation (Boolean logic), or netlist (gates). This attribute cannot be set by the user.

#### is\_black\_box

true if the reference is not yet linked to a design. This attribute cannot be set by the user.

#### is\_combinational

true if all cells of a design and all designs in its hierarchy are combinational. A cell is combinational if it is non-sequential or non-tristate and all of its outputs compute a combinational logic function. The **report\_lib** command will report such a cell as not a black-box. This attribute cannot be set by the user.

## is\_dw\_subblock

true if the object (a cell, a reference, or a design) is a DW subblock that was automatically elaborated. This attribute cannot be set by the user.

Note: DW subblocks that are manually elaborated will not have this attribute.

#### is\_hierarchical

true if the design contains leaf cells or other levels of hierarchy. This attribute is read-only and cannot be set by the user.

## is\_mapped

true if all the non-hierarchical cells of a design are mapped to cells in a technology library. This attribute cannot be set by the user.

#### is\_sequential

true if any cells of a design or designs in its hierarchy are sequential. A cell is sequential if it is not combinational. This attribute cannot be set by the user.

#### is\_test\_circuitry

Set by **insert\_dft** on the scan cells and nets added to a design during the addition of test circuitry. This attribute cannot be set by the user.

#### is\_synlib\_module

true if the object (a cell, a reference, or a design) refers to an unmapped module reference or if the object is (or refers to) a design that was automatically elaborated from a synlib module or a synlib operator. This attribute cannot be set by the user.

**Note:** synlib modules that are manually elaborated will not have this attribute.

#### is\_synlib\_operator

true if the object (a cell or a reference) is a synthetic library operator reference. This attribute cannot be set by the user.

#### is unmapped

true if any of the cells are not linked to a design or mapped to a technology library. This attribute cannot be set by the user.

#### pin\_direction

Direction of a pin. Value can be in, out, inout, or unknown. This attribute cannot be set by the user.

## port\_direction

Direction of a port. Value can be in, out, inout, or unknown. This attribute cannot be set by the user.

#### ref name

The reference name of a cell. This attribute cannot be set by the user.

## **SEE ALSO**

get\_attribute(2)
attributes(3)

## read\_translate\_msff

Indicates (when *true*, the default) that master-slave flip-flops (specified with the clocked\_on\_also syntax) are to be automatically translated to master-slave latches. When *false*, both master and slave remain flip-flops.

#### **TYPE**

Boolean

### **DEFAULT**

true

#### **GROUP**

io\_variables

### DESCRIPTION

Indicates (when *true*, the default) that master-slave flip-flops (specified with the clocked\_on\_also syntax) are to be automatically translated to master-slave latches. When *false*, both master and slave remain flip-flops.

This variable is used during execution of the **read** command, while a technology .db library is being read in by dc\_shell and during execution of the **read\_lib** command while a technology library is being read in by Library Compiler. The technology .db library is affected only if the program reports that the .db library is being updated and asks you to save the results. Library Compiler always follows this variable during processing.

To determine the current value of this variable, type **printvar read\_translate\_msff**. For a list of all **io** variables and their current values, type **print\_variable\_group io**.

## **SEE ALSO**

read\_lib(2)
io\_variables(3)

## reference\_attributes

Contains attributes that can be placed on a reference.

#### DESCRIPTION

Contains attributes that can be placed on a reference.

Several commands exist that can be used to set attributes; however, most attributes can be set by using the **set\_attribute** command. If the attribute definition specifies a **set** command, use it to set the attribute; otherwise, use **set\_attribute**. If an attribute is read-only, the you cannot set it.

To determine the value of an attribute, use the **get\_attribute** command. To remove attributes, use the **remove\_attribute** command.

For a more detailed explanation of an attribute, see the manual page of the appropriate **set** command. For information on all attributes, refer to the **attributes** manual page.

## Reference Attributes

#### dont\_touch

Specifies that designs linked to a reference with this attribute are excluded from optimization. Valid values are true (the default) or false. Designs linked to a reference by using the **dont\_touch** attribute set to true are not modified or replaced during compile. Set this by using the **set\_dont\_touch** attribute.

### is\_black\_box

This is set to true if the reference is not yet linked to a design. This attribute is read-only and you cannot set it.

#### is\_combinational

This is set to true if all the cells of the referenced design are combinational. A cell is combinational if it is nonsequential or non-tristate and all of its outputs compute a combinational logic function. The **report\_lib** command reports such a cell as not a black-box. This attribute is read-only and you cannot set it.

### is\_dw\_subblock

This is set to true if the object (a cell, a reference, or a design) is a DesignWare subblock that was automatically elaborated. This attribute is read-only and you cannot set it.

**Note:** DesignWare subblocks that are manually elaborated do not have this attribute.

#### is hierarchical

This is set to true if the design contains leaf cells or other levels of hierarchy. This attribute is read-only and you cannot set it.

#### is\_mapped

This is set to true if the reference is linked to a design, and all the non-

hierarchical cells of the referenced design are mapped to cells in a technology library. This attribute is read-only and you cannot set it.

#### is\_sequential

This is set to true if all the cells of the referenced design are sequential. A cell is sequential if it is not combinational (if any of its outputs depend on previous inputs). This attribute is read-only and you cannot set it.

#### is\_synlib\_module

This is set to true if the object (a cell, a reference, or a design) refers to an unmapped module reference, or the object is (or refers to) a design that was automatically elaborated from a synlib module or a synlib operator. This attribute is read-only and you cannot set it.

Note: synlib modules that are manually elaborated do not have this attribute.

## is\_synlib\_operator

This is set to true if the object (a cell or a reference) is a synthetic library operator reference. This attribute is read-only and you cannot set it

#### is unmapped

This is set to true if any of the non-hierarchical cells of the referenced design are not mapped to cells in a technology library, or the reference is not yet linked to a design. This attribute is read-only and you cannot set it.

#### scan

When *true*, specifies that cells of the referenced design are always replaced by equivalent scan cells. When *true*, specifies that cells of the referenced design are always replaced by equivalent scan cells during insert\_dft. When false, cells are not replaced. Set by using the **set\_scan\_replacement**.

### scan\_chain

Includes the specified cells of the referenced design in the scan-chain whose index is the value of this attribute.

#### ungroup

Specifies that all designs linked to a reference with this attribute are ungrouped (levels of hierarchy represented by these design cells are removed) during compile. Set by using the **set\_ungroup** command.

## **SEE ALSO**

get\_attribute(2)
insert\_dft(2)
remove\_attribute(2)
set\_attribute(2)
set\_scan\_replacement(2)
attributes(3)

## register\_duplicate

Controls whether compile should invoke Register duplication or not.

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

compile\_variables

## **DESCRIPTION**

The **register\_duplicate** variable (when set to true), duplicates the high fanout registers to reduce the number of fanouts for each register.

Fanouts for registers that exceed a certain limit can cause an adverse affect on the circuit performance. Currently, in *Design Compiler*, the fanout is controlled only by buffer insertion. Some FPGA architectures can lack buffers in the routing architecture that can cause the fixed fanout limit to exceed, which can cause an error in the back-end tool. To address this problem, the **register\_duplicate** variable provides a method to duplicate registers in an optimized way.

## **EXAMPLES**

prompt> set\_register\_max\_fanout 25 top
prompt> register\_duplicate = true
prompt>set\_attribute xfpga\_virtex2-5 -type float default\_fanout\_load 100
Compile will indicate register duplication status as :-

TIME	AREA	SLACK	SLACK	RULE COST	ENDPOINT
ELAPSED		WORST NEG	TOTAL NEG	DESIGN	

Information: Duplicating register r1\_reg with fanout load of 50.00 (REGDUP-3)

Optimization Complete

## report default significant digits

Sets the default number of significant digits for many reports.

#### **TYPE**

integer

#### **DEFAULT**

-1

#### **GROUP**

none

#### DESCRIPTION

The **report\_default\_significant\_digits** variable sets the default number of significant digits for many reports. Allowed values are 0-13; the default is -1. A default of -1 indicates that command specific default precision value will be used for reporting. Some report commands (for example, **report\_timing**, **report\_cell**) have a **-significant\_digits** option, which overrides the value of this variable.

Not all reports respond to this variable. Check the man pages for individual reports to determine whether they support this feature.

To determine the current value of this variable, type printvar report\_default\_significant\_digits or printvar report\_default\_significant\_digits.

Once set, the value of the variable will be used by the subsequent reporting commands, if command specific **-significant\_digits** option is not used. The value of the variable can be reset. To do so, set the value of the variable to -1. Doing so, command specific default will be used as precision for reporting if **- significant\_digits** on the command is not used.

For example, command specific default precision of report\_cell is 6. If report\_default\_significant\_digits is set to 5 and report\_cell issued thereafter, a precision of 5 will be used during report\_cell report. If report\_cell - significant\_digits 3 is issued after the above variable setting, a precision of 3 will be followed for report\_cell report. To view the report\_cell report with the command default precision of 6, reset the value of the variable report\_default\_significant\_digits, by setting it to -1.

If an invalid value is set(not in the range 0-13 and not -1), an error will be issued and the previous valid value will be restored. Example below illustrates the usage of the variable.

```
prompt> list report_default_significant_digits
report_default_significant_digits = -1
prompt> report_default_significant_digits = 4
```

```
report_timing(2)
report_clock_gating_check(2)
report_constraint(2)
write_sdf(2)
report_cell(2)
report_net(2)
report_qor(2)
```

# rom\_auto\_inferring

Inferring ROM from RTL description.

## **SYNTAX**

Boolean rom\_auto\_inferring true/false

## **TYPE**

Boolean

## **DEFAULT**

true

## **GROUP**

## **DESCRIPTION**

When this variable is true, the tool will try to inferring ROM from RTL description.

## route\_guide\_attributes

Contains attributes related to route guide.

## **DESCRIPTION**

Contains attributes related to route guide.

You can use **get\_attribute** to determine value of an attribute, and use **report\_attribute** to get a report of all attributes on specified object. Specified with **list\_attribute -class route\_guide -application**, the definition of attributes can be listed.

## **Route Guide Attributes**

```
affects
```

Specifies the affects of a route guide, which is route. The data type of **affects** is string. This attribute is read-only.

area

Specifies area of a route guide. The data type of **area** is float. This attribute is read-only.

bbox

Specifies the bounding-box of a route guide. The **bbox** is represented by a **rectangle**.

The format of a rectangle specification is {{llx lly} {urx ury}}, which specifies the lower-left and upper-right corners of the rectangle. The data type of **bbox** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

cell id

Specifies Milkyway design ID in which a route guide object is located. The data type of **cell\_id** is integer. This attribute is read-only.

horizontal\_track\_utilization

Specifies the horizontal track utilization for the route guide.

The data type of horizontal\_track\_utilization is integer.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

layer

Specifies layer name on which a route guide is. The data type of **layer** is string. This attribute is read-only.

layer\_number

Specifies layer number on which a route guide is. The data type of **layer\_number** is integer.

This attribute is read-only.

#### name

Specifies name of a route guide object.

The data type of name is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### no\_preroute\_layers

Specifies the layers that cannot contain preroutes.

The data type of no\_preroute\_layers is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### no\_signal\_layers

Specifies the layers that cannot contain signals.

The data type of no\_signal\_layers is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### object\_class

Specifies object class name of a route guide, which is route\_guide.

The data type of object\_class is string.

This attribute is read-only.

#### object id

Specifies object ID in Milkyway design file.

The data type of object\_id is integer.

This attribute is read-only.

#### object\_type

Specifies geometry type of a route guide, which can be RECTANGLE or POLYGON. The data type of **object\_type** is string.

This attribute is read-only.

#### points

Specifies point list of a route guide's boundary.

The data type of **points** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### preferred\_direction\_only\_layers

Specifies the layers that cannot make nonPreferredDirection wires.

The data type of preferred\_direction\_only\_layers is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### repair\_as\_single\_sbox

Specifies whether this route guide should be repaired as a single sbox when there is a difficult violation on a prerouted wire or inside a large macro. The data type of **repair\_as\_single\_sbox** is boolean.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

## switch\_preferred\_direction

Specifies whether to switch the preferred direction for the route guide. The data type of **switch\_preferred\_direction** is boolean.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### type

Specifies the affects of a route guide, which is route. The data type of **type** is string. This attribute is read-only.

#### vertical\_track\_utilization

Specifies the vertical track utilization for the route guide.

The data type of **vertical\_track\_utilization** is integer.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### zero\_min\_spacing

Specifies whether zero minimum spacing is allowed for the route guide. The data type of **zero\_min\_spacing** is boolean.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

## **SEE ALSO**

get\_attribute(2),
list\_attribute(2),
report\_attribute(2),
set\_attribute(2).

## route\_layerExtraCostByRC

## **DESCRIPTION**

The route\_layerExtraCostByRC variable specifies extra layer cost. It will control the choice of layers for detailed router to reduce RC. If the value is set to 0, user specified extra cost for all layers will be used. If the value is set to 1, extra cost of all poly and metal layers previously defined as 0 will be re-computed based on RC. If the value is set to 2, extra cost of all poly, metal layers, and vias previously defined as 0 will be re-computed based on RC.

## **SYNTAX**

set route\_layerExtraCostByRC value
The valid values of this variable range between 0 and 2. The default is 0.

## **EXAMPLE**

To compute extra layer cost, enter

set route\_layerExtraCostByRC 1

## routeopt\_allow\_min\_buffer\_with\_size\_only

Allows the post-route hold fixing to add buffers even in size-only mode

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

routeopt\_variables

## **DESCRIPTION**

By the definition of size-only mode, the optimization stage is not supposed to add any buffers. If this variable is set to true, even if the post-route optimization is in size-only mode, post-route hold fix adds buffers in order to fix hold time violation. Thus, buffering is allowed only for hold fixing.

## **SEE ALSO**

route\_opt(2)

# routeopt\_checkpoint

Writes an intermediate CEL at intervals during the route\_opt

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

routeopt\_variables

## **DESCRIPTION**

When the variable is set to true, route\_opt will save intermediate CEL at each major stage. For the multiple runs of route\_opt, each intermediate CEL will be overwritten. The checkpoint CEL names are : design\_name\_RT for after initial route stage design\_name\_ORPRT for after optimize\_wire\_via stage design\_name\_OR\_number for after each optimization stage design\_name\_ECORT\_number for after each eco route stage design\_name\_RCRED for after xtalk reduction stage design\_name\_POR for after power optimization stage design\_name\_PECORT for after power optimization eco route stage design\_name\_HOLD\_PRE for after pre route based hold optimization stage design\_name\_HOLD for after global route based hold optimization stage design\_name\_INCOR for after optimization stage during route\_opt -incremental design\_name\_INCECORT for after eco route stage during route\_opt -incremental

## **SEE ALSO**

# routeopt\_density\_limit

The maximum cell density threshold for performing optimization tricks in a window around the location of the given cell or pin.

#### **TYPE**

Float

## **DEFAULT**

0.95

## **GROUP**

routeopt\_variables

## **DESCRIPTION**

It sets the density limit for checking a window around a location where an onroute optimization trick will be performed. The window size is set internally and based on the size of a default cell. If the density in the window area is greater than or equal to this limit, the density check will fail, and the trick will not be performed in that location.

The check is performed for dynamic buffering, max length buffering, min buf, move, phase and size tricks. For size tricks, it is only checked if the candidate library cell is larger than the candidate cell.

## **SEE ALSO**

# routeopt\_disable\_cpulimit

The internally defined threshold for the number of changes in one optimzation will be disabled.

# **TYPE**

Boolean

# **DEFAULT**

false

# **GROUP**

routeopt\_variables

# **DESCRIPTION**

Inside route\_opt, there is upper limit for the number of changes in one optimization stage to help convergence better. Once the optimization reaches the limit, it will stop optimization and move on to the next stage.

# **SEE ALSO**

# routeopt\_drc\_over\_timing

Specifies the cost proirity between max\_design\_rule cost and max\_delay cost during DRC fixing inside route\_opt.

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

routeopt\_variables

## **DESCRIPTION**

This variable specifies the cost proirity between max\_design\_rule cost and max\_delay cost during DRC fixing inside route\_opt. By default, max\_delay cost has higher priority but when it set to true, max\_design\_rule cost will have higher priority than max\_delay cost. This variable works only with -only\_design\_rule option in route\_opt.

# **SEE ALSO**

# routeopt\_preserve\_routes

The slight route disturbances caused by routeopt optimization will be reconnected in the appropriate metal layers and the reconnected routes writen to the database.

#### **TYPE**

Boolean

## **DEFAULT**

true

### **GROUP**

routeopt\_variables

## **DESCRIPTION**

When route\_opt changes a cell during optimization, the net identities can change. For example, inserting a buffer creates a new net. Although route\_opt optimization seeks to place new cells along the route and maintain route topology, it does not simultaneously reassign the net identity of route metallization geometries associated with the new net. Route preservation performs this task in a process executed after the optimization phase finishes and before ECO routing begins. Small segments are also inserted, where necessary, to reconnect pins displaced by legalization. The presence of the route segments bound to the nets assist the ECO router to find a similar solution to the one obtained before optimization. In this way, preserving the routes improves correlation between pre and post-optimization routing and therefore acts to improve convergence in timing numbers pre-ECO versus post-ECO.

If this variable is set to false, route shapes stay with the net which takes the original name, and the routes are removed from the other net(s). ECO routing wil later perform all of the reconnections, but it can arrive at a significantly different solution (topology, metallization layer, detour, etc.) than the preoptimization one.

# **SEE ALSO**

# routeopt\_skip\_report\_qor

Skip QoR reports in the last stage during the route\_opt

# **TYPE**

Boolean

# **DEFAULT**

false

# **GROUP**

routeopt\_variables

# **DESCRIPTION**

When the variable is set to true, route\_opt will skip QoR reports in the last stage, and print the information "Skip Report QoR" instead.

# **SEE ALSO**

# routeopt\_xtalk\_reduction\_setup\_threshold

The threshold of setup delta delay to perform cross talk reduction

# **TYPE**

Float

# **DEFAULT**

0.1

# **GROUP**

routeopt\_variables

# **DESCRIPTION**

The nets with delta delay more than this threshold are selected for crosstalk reduction during route\_opt. The threshold MUST be specified in "ns" irrespective of library time units.

# **SEE ALSO**

# rp\_shift\_column\_for\_fixed\_cells

Determines whether the tool allows the horizontal shifting of relative placement columns in the presence of single tap cells.

## **TYPE**

Boolean

## **DEFAULT**

false

# **GROUP**

physopt

## **DESCRIPTION**

The value you specify for the **rp\_shift\_column\_for\_fixed\_cells** variable determines whether the tool performs horizontal relative placement column shifting for single tap cells. The default value of this variable is **false**. The default behavior is to horizontal shift the relative placement column only when a tap cell array is present, not for a single tap cell.

To see the current value of this variable, type **printvar** rp\_shift\_column\_for\_fixed\_cells.

# **SEE ALSO**

place\_opt(2)

# schematic\_variables

Variables that affect create schematic.

### **SYNTAX**

```
string bus_dimension_separator_style =
                                         "]["
string bus_naming_style =
string bus_range_separator_style =
string default_schematic_options = "-size infinite"
Boolean duplicate_ports = "false"
Boolean gen_bussing_exact_implicit = "false"
string gen_cell_pin_name_separator = "/"
Boolean gen_create_netlist_busses =
                                           "false"
Boolean gen_dont_show_single_bit_busses = "false"
Boolean gen_match_ripper_wire_widths = "false"
integer gen_max_compound_name_length
integer gen_max_ports_on_symbol_side = 0
string gen_open_name_prefix = "Open" ;
string gen_open_name_postfix = "" ;
Boolean gen_show_created_busses = "false"
Boolean gen_show_created_symbols = "false"
Boolean gen_single_osc_per_name = "false"
string generic_symbol_library = "generic.sdb"
Boolean single_group_per_sheet = "false"
string sort_outputs =
                       "false"
string symbol_library = {"your_library.sdb"}
Boolean use_port_name_for_oscs = "true"
```

## **DESCRIPTION**

These variables affect create\_schematic. Defaults are specified above, under Syntax.

For a list of **schematic** variables and their current values, type **print\_variable\_group schematic**. To view this manual page online, type **help schematic\_variables**. To view an individual variable description, type **help var**, where *var* is the name of the variable.

bus\_dimension\_separator\_style

This variable affects the **read** command with the **verilog**, **vhdl or edif** format options. In conjunction with the **bus\_naming\_style** variable,

bus\_dimension\_separator\_style controls naming of individual bit-blasted
ports derived from multi-dimensional arrays. This variable also affects the
naming of bit-blasted multi-dimensional instance arrays and bit-blasted
multi-dimensional net arrays in exactly the same way as for ports.

bus\_naming\_style

This variable affects the **read**, **write**, and **create\_schematic** commands. For the **read** command with the **vhdl** or **verilog** format options, this variable controls naming of bit-blasted ports in **dc\_shell** when they are created from multi-dimensional busses in the original source.

For the **write** command with the **edif** format option, this variable controls naming of individual members of each bus in the edif output. Also, together

with the **bus\_range\_separator\_style** variable, this variable controls how ranged names of busses are written to the edif output.

For the **create\_schematic** command, this variable controls naming of bus rippers that rip off bits from bussed nets. Together with the **bus\_range\_separator\_style** variable, it also controls naming of bussed nets, bussed ports, and bussed rippers in the schematic. Works the same as for **write-f edif**.

### bus\_range\_separator\_style

This variable affects the **write** and **create\_schematic** commands. For the **write** command with the **edif** format option, this variable is used together with the **bus\_naming\_style** variable to generate the style for naming bus ranges. For the **create\_schematic** command, this variable, together with the **bus\_range\_separator\_style** variable, also controls naming of bussed nets, bussed ports and bussed rippers in the schematic. Works the same as for **write -f edif**.

#### default\_schematic\_options

Specifies options to use when schematics are generated. When set to  $-size\ infinite$  (the default value), the schematic for a design is displayed on a single page. Used by the Design Analyzer.

#### duplicate\_ports

A partitioning option that determines whether ports are to be drawn on every sheet for which an input or output signal appears. When *true*, no off-sheet connectors are used for input and output signals, and signal ports are duplicated where indicated on each sheet. When *false* (the default value), off-sheet connectors are used and signal ports are not duplicated.

#### gen bussing exact implicit

When *true*, specifies that schematics generated with the **-implicit** option should contain no bus rippers. All bussed connections should be shown with implicit bus names. The default is *false*.

#### gen cell pin name separator

A value that is to be used to separate the cell and pin names in the bus names generated by **create\_schematic**. By default, "/" is used to separate the cell and pin names.

#### gen\_create\_netlist\_busses

When true, create\_schematic will create netlist busses whenever it creates busses on the schematic. Usually this happens when create\_schematic creates busses to connect to bussed pins on the schematic, but it may also happen when there are bussed ports on the schematic. The default is false.

#### gen dont show single bit busses

When this variable is *true* and the **gen\_show\_created\_busses** variable is also *true*, the names of single bit busses are not printed. Only schematic busses that have more than one bit are printed. The default is *false*.

### gen\_match\_ripper\_wire\_widths

When true, specifies that **create\_schematic** generates rippers such that the width of the ripper always equals the width of the ripped net. Any rippers whose wire ends are connected to scalar nets will be of unit width. The default is false.

#### gen\_max\_compound\_name\_length

Controls the maximum length for compound names of bus bundles for **create\_schematic -sge**. Any busses with names longer than the maximum length are decomposed into their individual members in the schematic.

#### gen\_max\_ports\_on\_symbol\_side

Specifies the maximum allowed size of a symbol created by create\_schematic.

#### gen\_open\_name\_prefix

Specifies the prefix to be used by **create\_schematic -sge** when creating placeholder net names for unconnected pins. The default is "Open". The format of the net names is "%s%d%s", where the first "%s" is replaced by the value of **gen\_open\_name\_prefix**, the second "%s" is replaced by the value of **gen\_open\_name\_postfix**, and the "%d" is replaced by an integer whose value is generated automatically by **create\_schematic -sge**.

#### gen\_open\_name\_postfix

Specifies the postfix to be used by **create\_schematic -sge** when creating placeholder net names for unconnected pins. The default is "".

The format of the net names is "%s%d%s", where the first "%s" is replaced by the value of **gen\_open\_name\_prefix**, the second "%s" is replaced by the value of **gen\_open\_name\_postfix**, and the "%d" is replaced by an integer whose value is generated automatically by **create\_schematic -sge**.

## gen\_show\_created\_busses

When *true*, a message is printed out every time a schematic bus is created from cell pins for which no equivalent net bus exists in the netlist. The default is *false*.

#### gen show created symbols

When true, **create\_schematic** prints a warning message every time it generates a new symbol for a cell because an appropriate symbol could not be found in the symbol libraries. The default is false.

#### gen single osc per name

When *true*, in cases where there could potentially be more than one off sheet connector with the same name on any schematic page, only one connector is drawn and the others just have their net segments appear as unconnected stubs. The default is *false*.

#### generic\_symbol\_library

The name of the **db** file that contains generic symbols, templates, and layers used for schematics. The default is *generic.sdb*.

## single\_group\_per\_sheet

A partitioning option that, when *true*, specifies that only one logic group is put on a sheet. This eliminates the possibility of more than one off-sheet connector with the same name on a single sheet. The default is *false*.

#### sort\_outputs

When true, sorts output ports on the schematic by port name. The default is false.

#### symbol\_library

A list of symbol library names to use during schematic generation.

```
use_port_name_for_oscs
```

A partitioning option that, when true (the default value), specifies that off-sheet connectors for nets that also have ports on them are given the name of the port. When false, the connectors are given the name of the net.

# **SEE ALSO**

create\_schematic (2), read\_lib (2); view\_variables (3).

# sdc\_write\_unambiguous\_names

Ensures that cell, net, pin, lib\_cell, and lib\_pin names that are written to the SDC file are not ambiguous.

### **TYPE**

Boolean

### **DEFAULT**

true

### **DESCRIPTION**

Ensures that cell, net, pin, lib\_cell, and lib\_pin names that are written to the SDC file are not ambiguous. The default value is *true*.

When hierarchy has been partially flattened, embedded hierarchy separators can make names ambiguous. It is not clear which hierarchy separator characters are part of the name and which are real separators.

Beginning with SDC Version 1.2, hierarchical names can be made nonambiguous using the **set\_hierarchy\_separator** SDC command and/or the **-hsc** option on the **get\_cells**, **get\_lib\_cells**, **get\_lib\_pins**, **get\_nets**, and **get\_pins** SDC object access commands. By default, PrimeTime and Design Compiler write an SDC file, using these features to create nonambiguous names.

It is wise to write SDC files that contain names that are not ambiguous. However, if you are using a third-party application that does not fully support SDC 1.2 or later versions (that is, it does not support the nonambiguous hierarchical names features of SDC), you can suppress these features by setting the variable **sdc\_write\_unambiguous\_names** to false. The **write\_sdc** command issues a warning if you have set this variable to false.

To determine the current value of this variable, use **printvar sdc\_write\_unambiguous\_names**.

#### SEE ALSO

printvar(2)
write\_sdc(2)

# search\_path

Specifies directories that the tool searches for files specified without directory names.

### **TYPE**

list

# **DEFAULT**

```
{search_path + .}
```

## **GROUP**

system\_variables

## **DESCRIPTION**

Specifies directories that the tool searches for files specified without directory names. The search includes looking for technology and symbol libraries, design files, and so on. The value of this variable is a list of directory names and is usually set to a central library directory.

To determine the current value of this variable, use **printvar search\_path**. For a list of all **system** variables and their current values, use the **print\_variable\_group system** command.

## **SEE ALSO**

system\_variables(3)

# sh\_command\_log\_file

Specifies the name of the file to which is written a log of the initial values of variables and executed commands.

## **TYPE**

string

# **DEFAULT**

command.log

# **DESCRIPTION**

Specifies the name of the file to which is written a log of the initial values of variables and executed commands.

The default is command.log. If the value is an empty string, a command log file is not created.

To determine the current value of this variable, use printvar sh\_command\_log\_file.

# **SEE ALSO**

printvar(2)
view\_command\_log\_file(3)
view\_log\_file(3)

# sh\_enable\_line\_editing

Enables the command line editing capabilities. This variable is for use in Tcl mode only.

#### **TYPE**

Boolean

### **DEFAULT**

true

## **DESCRIPTION**

If set to true it enables advanced UNIX-like shell capabilities. This variable is for use in Tcl mode only.

This variable needs to be set in the .synopsys\_dc.setup file to take effect.

Key Bindings

The **sh\_list\_key\_bindings** command displays current key bindings and the edit mode. To change the edit mode, use the **sh\_line\_editing\_mode** variable on the shell.

Command Completion

The editor is able to complete commands, options, variables, and files given a unique abbreviation. You need to type only a part of a word and press the tab key to get the complete command, variable, or file. For command options, type '-' and press the tab key to get the options list.

If no match is found, the terminal bell rings. If the word is already complete a space is added to the end, if it is not already there to speed up typing and provide a visual indicator of successful completion. Completed text pushes the rest of the line to the right. If there are multiple matches then all the matching commands, options, files, or variables are autolisted.

Completion works in following context sensitive way:

The first token of a command line : completes commands

Token that begins with "-" after a command : completes command arguments

After a ">", "|" or a "sh" command : completes filenames

After a set, unset or printvar command : completes the variables

After '\$' symbol : completes the variables

After the help command : completes command

After the man command : completes commands or variables

Any token which is not the first token

and does not match any of the above rules : completes filenames

# **SEE ALSO**

sh\_line\_editing\_mode(3)

# sh\_line\_editing\_mode

Enables vi or emacs editing mode. This variable is for use in Tcl mode only.

## **TYPE**

String

# **DEFAULT**

emacs

# **DESCRIPTION**

This variable can be used to set the command line editor mode to either vi or emacs. Valid values are emacs or vi.

Use **sh\_list\_key\_bindings** command to display the current key bindings and edit mode.

This variable is for use in Tcl mode only.

This variable can be set on the shell or inside .synopsys\_dc.setup file to take effect.

# **SEE ALSO**

sh\_enable\_line\_editing(3)

# sh\_source\_uses\_search\_path

Causes the **search** command to use the **search\_path** variable to search for files. This variable is for use in **dc\_shell-t** (Tcl mode of dc\_shell) only.

## **TYPE**

Boolean

# **DEFAULT**

true

# **DESCRIPTION**

Causes the **search** command to use the **search\_path** variable to search for files, when **sh\_source\_uses\_search\_path** is *true* (the default). When *false*, the **source** command considers this variable's file argument literally. This variable is for use in **dc\_shell-t** (Tcl mode of dc\_shell) only.

To determine the current value of this variable, use **printvar sh\_source\_uses\_search\_path**.

# **SEE ALSO**

printvar(2)
source(2)
search\_path(3)

# shape\_attributes

Contains attributes related to shape.

### DESCRIPTION

Contains attributes related to shape.

You can use **get\_attribute** to determine value of an attribute, and use **report\_attribute** to get a report of all attributes on specified object. Specified with **list\_attribute -class shape -application**, the definition of attributes can be listed.

# **Shape Attributes**

bbox

Specifies the bounding-box of a shape. The **bbox** is represented by a **rectangle**. The format of a *rectangle* specification is {{llx lly} {urx ury}}, which specifies the lower-left and upper-right corners of the rectangle. The data type of **bbox** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

bbox\_11

Specifies the lower-left corner of the bounding-box of a shape.

The **bbox\_11** is represented by a **point**. The format of a *point* specification is  $\{x, y\}$ .

You can get the **attr\_name** of a shape, by accessing the first element of its **bbox**.

The data type of **bbox\_11** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

bbox\_11x

Specifies x coordinate of the lower-left corner of the bounding-box of a shape.

The data type of **bbox\_11x** is integer.

This attribute is read-only.

bbox\_11y

Specifies y coordinate of the lower-left corner of the bounding-box of a shape.

The data type of **bbox\_lly** is integer.

This attribute is read-only.

bbox ur

Specifies the upper-right corner of the bounding-box of a shape.

The fbbox\_ur is represented by a **point**. The format of a *point* specification is  $\{x, y\}$ .

You can get the  ${\bf bbox\_ur}$  of a shape, by accessing the second element of its  ${\bf bbox}$ .

The data type of **bbox\_ur** is string.

This attribute is writable. You can use set\_attribute to modify its value on

a specified object.

#### bbox\_urx

Specifies x coordinate of the upper-right corner of the bounding-box of a shape.

The data type of bbox\_urx is integer.

This attribute is read-only.

### bbox\_ury

Specifies y coordinate of the upper-right corner of the bounding-box of a shape.

The data type of bbox\_ury is integer.

This attribute is read-only.

#### cell id

Specifies Milkyway design ID in which a shape object is located.

The data type of cell\_id is integer.

This attribute is read-only.

## datatype\_number

Specifies GDSII datatype number of a shape object.

The data type of datatype\_number is integer.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### endcap

Specifies alignment type of a wire or path end.

The data type of endcap is string.

Its valid values are:

- square\_ends
- · round\_ends
- square\_ends\_by\_half\_width
- · octagon\_ends\_by\_half\_width

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### layer

Specifies layer name of a shape object.

The data type of layer is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### layer\_name

Specifies layer name of a shape object.

The data type of layer\_name is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

### layer\_number

Specifies layer number of a shape object.

The data type of layer\_number is integer.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### length

Specifies length of a wire or path object in user units.

The data type of length is float.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### name

Specifies name of a shape object.

The data type of name is string.

This attribute is read-only.

#### net\_id

Specifies object ID of the net associated with a shape object.

The data type of **net\_id** is integer.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### net\_type

Specifies type of net associated with a shape object.

The data type of **net\_type** is string.

This attribute is read-only.

#### object\_class

Specifies object class name of a shape, which is shape.

The data type of **object class** is string.

This attribute is read-only.

#### object\_id

Specifies object ID in Milkyway design file.

The data type of **object\_id** is integer.

This attribute is read-only.

### object\_type

Specifies object type name, which can be **RECTANGLE**, **POLYGON**, **TRAPEZOID**, **PATH**, **HWIRE**, and **VWIRE**.

The data type of **object\_type** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

### owner

Specifies Milkyway design file name in which a terminal is located.

The data type of **owner** is string.

This attribute is read-only.

#### owner\_net

Specifies net name which a shape object is connected to.

The data type of **owner\_net** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

### points

Specifies point list of a shape's boundary.

The data type of **points** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### route type

Specifies route type of a shape object. The data type of **route\_type** is string. Its valid values are:

- User Enter or user\_enter
- Signal Route or signal\_route
- Signal Route (Global) or signal\_route\_global
- P/G Ring or pg\_ring
- Clk Ring or clk\_ring
- P/G Strap or pg\_strap
- Clk Strap or clk\_strap
- P/G Macro/IO Pin Conn or pg\_macro\_io\_pin\_conn
- P/G Std. Cell Pin Conn or pg\_std\_cell\_pin\_conn
- Zero-Skew Route or clk\_zero\_skew\_route
- Bus or bus
- Shield (fix) or shield

- Shield (dynamic) or shield\_dynamic
- Fill Track or clk\_fill\_track
- Unknown or unknown

It is determined by Tcl variable mw\_attr\_value\_no\_space whether **get\_attribute** or **report\_attribute** returns route\_type containing spaces or underscores. This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

width

Specifies width of a wire or path object in user units. The data type of **width** is float. This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

```
get_attribute(2),
list_attribute(2),
report_attribute(2),
set_attribute(2).
```

# si\_use\_partial\_grounding\_for\_min\_analysis

Affects the behavior of report\_timing and compile with crosstalk effect is enabled.

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

si\_variables

#### DESCRIPTION

Affects the behavior, runtime, and CPU usage of **report\_timing** and **compile**. When set to *true*, min crosstalk delta delay will be calculated with coupling capacitance partially grounded. When set to *false* (the default value), min crosstalk delta delay will be calculated with coupling capacitance fully grounded. To obtain the more accurate behavior of crosstalk timing analysis, set this variable to *true*.

To determine the current value of this variable, type **printvar fBsi\_use\_partial\_grounding\_for\_min\_analysis**. For a list of all **si** variables and their current values, type **print\_variable\_group si**.

# **SEE ALSO**

report\_timing(2)
si\_variables(3)

# si\_variables

Variables that affect signal integrity analysis.

## **SYNTAX**

Boolean si\_use\_partial\_grounding\_for\_min\_analysis = false

#### DESCRIPTION

These variables directly affect signal integrity analysis in **icc\_shell**. Defaults are shown under Syntax.

For a list of si\_variables, type **print\_variable\_group si**. To view an individual variable description, type **help var**, where var is the name of the variable.

si\_use\_partial\_grounding\_for\_min\_analysis

This variable is used to obtain more accurate crosstalk delay delay for min timing analysis. By default, this variable is false. When set to *true*, min crosstalk delta delay will be calculated with coupling capacitance partially grounded.

### **SEE ALSO**

compile (2), set\_si\_options (2), si\_use\_partial\_grounding\_for\_min\_analysis (3).

# si xtalk reselect delta and slack

Reselect nets that satisfy both delta delay and slack reselection criteria.

### **TYPE**

Boolean

## **DEFAULT**

false

## **DESCRIPTION**

When true, the intersection of sets of nets reselected by delta delay and slack based criteria is used. For a net to be reselected the following must be true: - The net is reselected by absolute delta delay AND - The net is reselected by relative delta delay AND - The net is reselected by setup OR hold slack

When true, the nets that satisfy only one of the above criteria (e.g., absolute delta) but not others (e.g., slack) are not reselected in the second iteration of SI analysis.

When false, the union of sets of nets reselected by delta delay and slack based criteria is used. For a net to be reselected the following must be true: - The net is reselected by absolute delta delay OR - The net is reselected by relative delta delay OR - The net is reselected by setup OR hold slack OR borrowing OR

To determine the current value of this variable, type **printvar** si\_xtalk\_reselect\_delta\_and\_slack.

.

```
si_xtalk_reselect_max_mode_slack(3)
si_xtalk_reselect_min_mode_slack(3)
si_xtalk_reselect_delta_delay(3)
si_xtalk_reselect_delta_delay_ratio(3)
```

# si\_xtalk\_reselect\_delta\_delay

Specifies the threshold of net delay change caused by crosstalk analysis, above which IC Compiler reselects the net for subsequent delay calculations.

### **TYPE**

float

### **DEFAULT**

5

## **DESCRIPTION**

This variable specifies a reselection threshold in terms of absolute delta delay. Nets that have at least one net arc with a crosstalk-annotated delta delay above this threshold are selected for the next iteration of PrimeTime-SI delay calculations. The units are the time units of the main library of the design.

This variable is one of a set of four variables that determine net reselection criteria. The other three variables are as follows:

```
si_xtalk_reselect_delta_delay_ratio
si_xtalk_reselect_max_mode_slack
si_xtalk_reselect_min_mode_slack
```

To determine the current value of this variable, type **printvar** si\_xtalk\_reselect\_delta\_delay.

```
si_xtalk_reselect_delta_delay_ratio(3)
si_xtalk_reselect_max_mode_slack(3)
si_xtalk_reselect_min_mode_slack(3)
```

# si xtalk reselect delta delay ratio

Specifies the threshold of the ratio of net delay change caused by crosstalk analysis to the total stage delay, above which IC-Compiler reselects a net for subsequent delay calculations.

### **TYPE**

float

### **DEFAULT**

0.95

### DESCRIPTION

This variable specifies a reselection threshold in terms of the delta delay ratio. Nets that have at least one net arc with a crosstalk-annotated delta delay, where the ratio of the annotated delta to the stage delay is above this threshold, are selected for the next iteration of SI delay calculations.

If a net has multiple stage delays (because of a net fanout greater than one or multiple cell arcs), IC-Compiler considers the stage delta delay and stage delay that result in higher delta to stage delay ratio, thus making reselection conservative.

This variable is one of a set of four variables that determine net reselection criteria. The other three variables are as follows:

```
si_xtalk_reselect_delta_delay
si_xtalk_reselect_max_mode_slack
si_xtalk_reselect_min_mode_slack
```

To determine the current value of this variable, type **printvar** si\_xtalk\_reselect\_delta\_delay\_ratio.

```
si_xtalk_reselect_delta_delay(3)
si_xtalk_reselect_max_mode_slack(3)
si_xtalk_reselect_min_mode_slack(3)
```

# si xtalk reselect max mode slack

Specifies the max mode pin slack threshold, below which IC-Compiler reselects a net for subsequent delay calculations.

#### **TYPE**

float

### **DEFAULT**

0

### **DESCRIPTION**

This variable specifies the pin slack threshold in the max mode. Nets that have at least one pin with a max mode slack below this threshold are selected for the next iteration of SI delay calculations. Max-mode pin slack is the slack of the worst max-mode (setup) path through the pin. The units are the time units of the main library of the design.

This variable is one of a set of four variables that determine net reselection criteria. The other three variables are as follows:

```
si_xtalk_reselect_delta_delay
si_xtalk_reselect_delta_delay_ratio
si_xtalk_reselect_min_mode_slack
```

All four variables are ignored if the variable **si\_xtalk\_reselect\_critical\_path** is true.

To determine the current value of this variable, type **printvar** si\_xtalk\_reselect\_max\_mode\_slack.

```
si_xtalk_reselect_delta_delay(3)
si_xtalk_reselect_delta_delay_ratio(3)
si_xtalk_reselect_min_mode_slack(3)
```

# si xtalk reselect min mode slack

Specifies the min mode pin slack threshold, below which IC-Compiler reselects a net for subsequent delay calculations.

#### **TYPE**

float

### **DEFAULT**

0

### **DESCRIPTION**

This variable specifies the pin slack threshold in the min mode. Nets that have at least one pin with a min mode slack below this threshold are selected for the next iteration of SI delay calculations. Min-mode pin slack is the slack of the worst min-mode (hold) path through the pin. The units are the time units of the main library of the design.

This variable is one of a set of four variables that determine net reselection criteria. The other three variables are as follows:

```
si_xtalk_reselect_delta_delay
si_xtalk_reselect_delta_delay_ratio
si_xtalk_reselect_max_mode_slack
```

All four variables are ignored if the variable **si\_xtalk\_reselect\_critical\_path** is true.

To determine the current value of this variable, type **printvar** si\_xtalk\_reselect\_min\_mode\_slack.

```
si_xtalk_reselect_delta_delay(3)
si_xtalk_reselect_delta_delay_ratio(3)
si_xtalk_reselect_max_mode_slack(3)
```

# single\_group\_per\_sheet

Specifies to the tool to put only one logic group on a sheet.

## **TYPE**

Boolean

# **DEFAULT**

false

## **GROUP**

schematic\_variables

## **DESCRIPTION**

Specifies to the tool to put only one logic group on a sheet. Using this partitioning option set to true eliminates the possibility of more than one offsheet connector with the same name being on a single sheet. The default value is false.

To determine the current value of this variable, type **printvar single\_group\_per\_sheet**. For a list of all **schematic** variables and their current values, type **print\_variable\_group schematic**.

# **SEE ALSO**

schematic\_variables(3)

# site\_info\_file

Contains the path to the site information file for licensing.

# **TYPE**

string

# **DEFAULT**

" "

# **DESCRIPTION**

Contains the path to the site information file for licensing. The default is the empty string.

# site\_row\_attributes

Contains attributes related to site row.

## **DESCRIPTION**

Contains attributes related to site row.

You can use **get\_attribute** to determine value of an attribute, and use **report\_attribute** to get a report of all attributes on specified site row. Specified with **list\_attribute -class site\_row -application**, the definition of attributes can be listed.

# **Site Row Attributes**

```
cell id
         Specifies Milkyway design ID in which a site row object is located.
         This attribute is read-only.
name
         Specifies name of a site row object.
         This attribute is read-only.
object class
         Specifies object class name of a site row object, which is site_row.
         This attribute is read-only.
object_id
         Specifies object ID in Milkyway design file.
         This attribute is read-only.
hhox
         Specifies the bbox of a site row object.
         This attribute is read-only.
bbox 11
         Specifies the lower-left of a site row object.
         This attribute is read-only.
bbox 11x
         Specifies x coordinate of the lower_left of the bbox a site row object.
         This attribute is read-only.
bbox 11y
         Specifies y coordinate of the lower_left of the bbox a site row object.
         This attribute is read-only.
bbox_ur
         Specifies the upper-right of the bbox of a site row object.
         This attribute is read-only.
bbox_urx
         Specifies x coordinate of the upper-right of the bbox a site row object.
```

This attribute is read-only.

#### bbox\_ury

Specifies y coordinate of the upper-right of the bbox a site row object. This attribute is read-only.

#### site\_type

Specifies the type of site being defined. This attribute is read-only.

#### orientation

Specifies the orientation of the sites. The value can be N, W, S, E, FN, FW, FS, FE. This attribute is read-only.

#### direction

Specifies the direction of the row. The value can be v, h, vertical and horizontal.

This attribute is read-only.

#### site\_count

Specifies the number of the sites in the row. This attribute is read-only.

#### site\_space

Specifies the space for each site, from the lower left corner of the site to the lower left corner of the next site. The value is specified in microns. This attribute is read-only.

#### origin

Specifies the lower left corner of the row, regardless of orientation. This attribute is read-only.

## allowable\_pattern

Specifies the restricted orientations of placed cells on a specified row, which are based on what direction of row is, whether row is flipped and what direction of unit tile is.

This attribute is read-only.

#### row\_type

It is just a positive integer associated with site rows. Later on set\_cell\_row\_type can be used to associate one particular cell with some particular rows of corresponding row\_type.

This attribute can be read, set and removed.

#### is ignored

TRUE: ignore specified site row FALSE: The specified site row is not ignored The attribute can be read and set.

```
get_attribute(2),
list_attribute(2),
report_attribute(2).
```

# skew\_opt\_skip\_clock\_balancing

Controls whether the **skew\_opt** tcl solution file applies **set\_inter\_clock\_delay\_options** commands when sourced.

#### **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

skew\_opt\_variables

## **DESCRIPTION**

The **skew\_opt** command makes relative changes in clock network latencies (skews) to increase timing slack in a design. The changes are written to an output file, also referred to as the "solution file", which contains three types of settings:

Each type of command is grouped together and is applied only when the associated controlling variable is either *false* or undefined. Note that the controlling variables only affect which pieces of the solution file are active, not any behavior of the **skew\_opt** command itself.

To determine the current value of the **skew\_opt** variables, type **printvar skew\_opt\***.

## **SEE ALSO**

skew\_opt(2)

# skew\_opt\_skip\_ideal\_clocks

Controls whether the **skew\_opt** tcl solution file applies **set\_clock\_latency** commands when sourced.

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

skew\_opt\_variables

## **DESCRIPTION**

The **skew\_opt** command makes relative changes in clock network latencies (skews) to increase timing slack in a design. The changes are written to an output file, also referred to as the "solution file", which contains three types of settings:

Each type of command is grouped together and is applied only when the associated controlling variable is either *false* or undefined. Note that the controlling variables only affect which pieces of the solution file are active, not any behavior of the **skew\_opt** command itself.

To determine the current value of the **skew\_opt** variables, type **printvar skew\_opt\***.

## **SEE ALSO**

skew\_opt(2)

# skew\_opt\_skip\_propagated\_clocks

Controls whether the **skew\_opt** tcl solution file applies **set\_clock\_tree\_exceptions** commands when sourced.

### **TYPE**

Boolean

# **DEFAULT**

false

# **GROUP**

skew\_opt\_variables

## **DESCRIPTION**

The **skew\_opt** command makes relative changes in clock network latencies (skews) to increase timing slack in a design. The changes are written to an output file, also referred to as the "solution file", which contains three types of settings:

Each type of command is grouped together and is applied only when the associated controlling variable is either *false* or undefined. Note that the controlling variables only affect which pieces of the solution file are active, not any behavior of the **skew\_opt** command itself.

To determine the current value of the skew\_opt variables, type printvar skew\_opt\*.

## **SEE ALSO**

skew\_opt(2)

# sort\_outputs

Sorts output ports on the schematic by port name.

# **TYPE**

string

# **DEFAULT**

false

# **GROUP**

schematic\_variables

# **DESCRIPTION**

Sorts output ports on the schematic by port name.

To determine the current value of this variable, use **printvar sort\_outputs**. For a list of all **schematic** variables and their current values, use the **print\_variable\_group schematic** command.

# suffix\_variables

Variables that define the standard suffixes for files used by the design and dft compilers.

## **SYNTAX**

## **DESCRIPTION**

These variables define the standard suffixes for files used by the Synopsys design and dft compilers. File names with these suffixes are used by the Synopsys commands and **read** and **write** menus of the Design Analyzer viewer. Defaults are listed above, under Syntax.

For a list of these variables and their current values, type print\_variable\_group suffix. To view this manual page online, type help suffix\_variables. To view an individual variable description, type help var, where var is the variable name.

```
view_analyze_file_suffix
```

A list of file extensions that specifies the files that are shown in the File/Analyze dialog.

```
view_execute_script_suffix
```

Used by the "Execute Script" option of the Setup menu and displays only files with these suffixes from directories you select in the option window.

```
view_read_file_suffix
```

Used by the "Read" option of the Design Analyzer File menu and displays only files with these suffixes from directories selected in the option window.

```
view_write_file_suffix
```

Used by the "Save As" option of the File menu and displays only files with these suffixes from directories selected in the option window.

## **SEE ALSO**

```
design_analyzer (1).
```

# suppress\_errors

Specifies a list of error codes for which messages are to be suppressed during the current Design Analyzer/dc\_shell session.

## **TYPE**

list

## **DEFAULT**

PWR-18 OPT-932 OPT-317 RCCALC-010 RCCALC-011

## **GROUP**

system\_variables

## **DESCRIPTION**

Specifies a list of error codes for which messages are to be suppressed during the current Design Analyzer/dc\_shell session. Default is set to no error message being suppressed.

To determine the current value of this variable, use **printvar suppress\_errors**. For a list of all **system** variables and their current values, use the **print\_variable\_group system** command.

# symbol\_library

Specifies the symbol libraries to use during schematic generation.

# **TYPE**

string

# **DEFAULT**

your\_library.sdb

## **GROUP**

schematic\_variables

# **DESCRIPTION**

Specifies the symbol libraries to use during schematic generation. This variable is a list of symbol library names.

To determine the current value of this variable, use **printvar symbol\_library**. For a list of all **schematic** variables and their current values, use the **print\_variable\_group schematic** command.

# synlib\_variables

## **SYNTAX**

```
string cache_dir_chmod_octal = "777"
string cache_file_chmod_octal = "666"
list cache_read = {"/remote/release/v3.1/libraries/syn","~"}
Boolean cache_read_info = "false"
string cache_write = "~"
Boolean cache_write_info = "false"
Boolean mgi_scratch_directory "designware_generator"
Boolean synlib_disable_limited_licenses = "true"
list synlib_dont_get_license = {}
Boolean synlib_evaluation_mode = "false"
string synlib_model_map_effort = "low"
Boolean synlib_optimize_non_cache_elements = "true"
Boolean synlib_prefer_ultra_license = "false"
string synlib_sequential_module = "default"
list synlib_wait_for_design_license = {}
list synthetic_library = {}
Boolean synlib_dwgen_smart_generation = "true"
Boolean compile_report_dp = "false"
```

## **DESCRIPTION**

Cache files are created with their mode bits set to the value of cache\_file\_chmod\_octal. These variables directly affect the cache\_1s command.

For a list of these variables and their current values, type **print\_variable\_group synlib**. To view this manual page online, type **help synlib\_variables**. To view an individual variable description, type **help var**, where var is the variable name.

## cache\_dir\_chmod\_octal

A string that is translated to an octal number and sets the mode for the cache directory. There are separate variables for directories and files to allow the sticky bit to be set.

### cache\_file\_chmod\_octal

A string that is translated to an octal number and sets the mode for the cache file.

### cache\_read

A list of directories. Each directory can contain a cache that will be read from whenever a cache entry is needed.

#### cache read info

When true, an informational message will be printed each time a cache element is read. The default is false.

### cache\_write

The name of the directory where optimized and unoptimized synlib parts are written, if they are not already in the cache.

### cache\_write\_info

When true, an informational message will be printed each time a cache element is written. The default is false.

## mgi\_scratch\_directory

Specifies a directory in which to store the intermediate files created by external generator(s). The default is designware\_generator in the current directory.

## synlib\_disable\_limited\_licenses

When true (the default), limited licenses for synthetic library parts are not considered. No limited licenses will be checked out automatically. Limited licenses will not enable synthetic library parts.

### synlib\_dont\_get\_license

Specifies a list of synthetic library part licenses that are not automatically checked out. By default, all synthetic library part licenses are automatically checked out if there is a possibility that they will be used

### synlib\_evaluation\_mode

When no Designware-Basic or Designware-FPGA-Basic keys are available, you can still evaluate synthetic library parts by setting this variable to "true". When this variable is set, you will be authorized for almost the same capabilities that Designware-Basic would provide. The only difference is that all DesignWare parts and the level of hierarchy that contains them will automatically be given a limited license. This means that it will be impossible to write out any DesignWare part (including standard parts) or any design that contains a DesignWare part. You will still be able to print reports that show the timing (report\_timing) and the implementation selections made (report\_resource).

### synlib\_model\_map\_effort

Determines the **map\_effort** used during the modeling of synthetic library parts. Allowed values are *low* (the default value), *medium*, and *high*.

#### synlib optimize non cache elements

When true (the default value), creates and optimizes part descriptions of non-cached models (that is, models that cannot be retrieved from the cache). When false, the non-cached part description is created and used in an unoptimized form.

# synlib\_sequential\_module

Controls the amount of processing to be done during resource sharing and implementation selection by **compile** on synthetic library modules that have implementations with sequential elements. Allowed values are *default* (the default), *iis\_processing*, *one\_implementation\_choice*, and *multiple\_implementation\_choices*. These values are described in the **synlib\_sequential\_module** manual page.

## synlib\_prefer\_ultra\_license

When true, any use of Foundation library parts sets the Design Compiler ultra optimization mode and checks out the DesignWare-Foundation-Ultra license instead of the DesignWare-Foundation license. When false (the default), the DesignWare-Foundation license is used when Design Compiler is not in the

ultra optimization mode.

### synlib\_wait\_for\_design\_licenses

Specifies a list of authorized synthetic library part licenses to be waited for. By default, Design Compiler terminates the command when none of the required design licenses are available. When this variable is true, Design Compiler waits for the licenses on the list to become avaiable and continues with the process instead of terminating the command.

## synlib\_dwgen\_smart\_generation

When true, DesignWare arithmetic generators try to use a *smart* strategy to build implementations of arithmetic parts or datapath blocks. The exact strategy used depends on the variable **synlib\_dwgen\_smart\_generation\_options**. When false, a simple strategy is used.

## synlib\_dwgen\_smart\_generation\_options

The value of this variable controls the different *smart* generation strategies in the DesignWare arithmetic generators. Specific values are described in the **synlib\_dwgen\_smart\_generation\_options.3** manual page.

### synthetic\_library

A list of synthetic libraries to use when compiling.

### compile\_report\_dp

Generates a detailed datapath extraction report during compile. This feature is available only in DC Ultra flow.

### **SEE ALSO**

 $cache_ls$  (2).

# syntax\_check\_status

Reports whether the syntax\_check mode is enabled.

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

system\_variables

### DESCRIPTION

Reports whether the **syntax\_check** mode is enabled. This is a read-only variable and the user cannot set it. This variable is one of a pair of status variables, **syntax\_check\_status** and **context\_check\_status**, whose values are set by the syntax checker and not by the user. You examine these variables to determine the status of the **syntax\_check** or **context\_check** mode of the syntax checker.

A value of *true* indicates that the mode is enabled. A value of *false* (the default) indicates that the mode is disabled. For example, a value of **syntax\_check\_status** = **true** indicates that the **syntax\_check** mode is enabled. The two modes cannot be enabled simultaneously. These two status variables, **syntax\_check\_status** and **context\_check\_status**, allow you to determine whether one mode is enabled before you attempt to enable the other mode.

You enable or disable the **syntax\_check** and **context\_check** modes by executing the commands **syntax\_check** or **context\_check**. Alternatively, you can invoke **dc\_shell**, **design\_compiler**, and **dp\_shell** in either the **context\_check** or **syntax\_check** mode by using the **-syntax\_check** or **-context\_check** options when you invoke the tool. For more information, refer to the manual pages of these commands or to the *Design Compiler Reference Manual*.

To determine the value of this variable, type **printvar syntax\_check\_status** or **echo syntax\_check\_status**. For a list of **system** variables and their current values, type **print variable group system**.

### **SEE ALSO**

dc\_shell(1)
design\_analyzer(1)
dp\_shell(1)
syntax\_check(2)
context\_check\_status(3)
system\_variables(3)

# synthetic\_library

Specifies a list of synthetic libraries to use when compiling.

### **TYPE**

list.

### **DEFAULT**

11 11

## **GROUP**

system\_variables, synlib\_variables

### DESCRIPTION

Specifies a list of synthetic libraries to use when compiling. Default is {}.

The **synthetic\_library** variable works much like the **target\_library** variable does for technology libraries. This variable can be set to be a list of zero or more sldb files that you wish to use in the **compile** or **replace\_synthetic** commands. When synthetic operators or modules are processed in compile, the operators, bindings, modules, and implementations of the specified library or libraries are used. Synthetic libraries are processed in order. So, if two modules in different libraries have the same name, the module in the first listed library is used.

As with target technology libraries, it is sometimes necessary to include your synthetic library as part of the link\_library set. This is especially important when you instantiate synthetic modules.

Because HDL files automatically insert synthetic operators in a netlist, it is important to have a synthetic library defined that supports these operators. For this reason the standard Synopsys library **standard.sldb** is automatically inserted as the first entry in the **synthetic\_library** variable list. Then if a synthetic library is specified to be an empty list, the insertion of **standard.sldb** provides default definitions.

There is no way to disable the standard synthetic library, but you can disable individual modules or implementations by using the **dont\_use** command. To replace a particular implementation, disable it with **dont\_use**, and use a replacement from your own synthetic library.

To determine the current value of this variable, use **printvar synthetic\_library**. To see a list of all **system** variables and their current values, use the **print\_variable\_group system** command.

## **SEE ALSO**

target\_library(3)

# system\_variables

# **SYNTAX**

```
Boolean auto_link_disable = "false"
string auto_link_options = "-all"
Boolean change_names_dont_change_bus_members = "false"
string command_log_file = "./command.log"
string company = ""
string compatibility_version = ""
Boolean context_check_status = true/false
string current_design = "<<undefined>>"
string current_instance = "<<undefined>>"
(any type) dc_shell_status = 1
string default_name_rules = ""
string designer = ""
Boolean echo_include_commands = "true"
Boolean enable_page_mode = "true"
string exit_delete_filename_log_file = "true"
string filename_log_file = "filenames.log"
Boolean find_converts_name_lists = "false"
string link_force_case = "check_reference"
list link_library = {your_library.db}
list search_path = {. synopsys_root + "/libraries"}
list suppress_errors = {}
Boolean syntax_check_status = true/false
list synthetic_library = {}
list target_library = {your_library.db}
string uniquify_naming_style = "%s_%d"
Boolean verbose_messages = "false"
```

### DESCRIPTION

These variables directly affect Synopsys Design Compiler and DFT Compiler commands.

For a list of these variables and their current values, type print\_variable\_group system. To view this manual page online, type help system\_variables. To view an individual variable description, type help var, where var is the variable name.

### auto\_link\_disable

when true, disables automatic linking of the design. Several Design Compiler and DFT Compiler commands (including create\_schematic and compile) issue the link command automatically. During the execution of scripts containing thousands of set\_load and set\_resistance commands, the overhead of automatic linking can be significant. This variable can be used in this situation to speed up the execution of such scripts. The default is false.

# auto\_link\_options

Specifies the **link** command options to be used when **link** is invoked automatically by various Design Compiler and DFT Compiler commands (for example, **create\_schematic** and compile). The default is **-all**. To find the available options, refer to the **link** command manual page.

### change\_names\_dont\_change\_bus\_members

This variable is for the **change\_names** command. It affects bus members only of bussed ports or nets. When *false* (the default), **change\_names** gives bus members the base name from their owning bus. For example, if BUS A has range 0 to 1 with the first element NET1 and the second element NET2, **change\_names** changes NET1 to A[0] and NET2 to A[1]. When this variable is set to *true*, **change\_names** does not change the names of bus members, so that NET1 and NET2 remain unchanged.

### command\_log\_file

Names the file to which a log of the initial values of variables and commands executed is to be written. If the value is an empty string, a command log file is not created.

#### company

Names the company where Synopsys software is installed. The company name is displayed on the schematics.

### compatibility\_version

The name of the Synopsys software version to which the default behavior of the system should be set. This provides compatibility for script command files written in previous software versions. The scripts actually are run on the current version of the software, so results are usually better. However, the script performs the same default actions as it did on the specified software version.

#### context\_check\_status

One of a pair of status variables, **syntax\_check\_status** and **context\_check\_status**, whose values are set by the Syntax Checker and not by the user. A value of *true* indicates that the context\_check mode is currently enabled; a value of *false* indicates that the mode is disabled.

### current\_design

The name of the design to be worked on. This variable is used by most of the Synopsys commands. Until a design is read into the system as the **current\_design**, the value of **current\_design** is "<<undefined>>". When one or more designs are read into the system, any of them can be made current by assigning the design name to this variable.

### current\_instance

The name of the instance to be worked on. Until a design is read into the system as the **current\_design**, the value of the **current\_instance** is "<<undervalved>>". When a design is read into the system at the top hierarchical level, the value of **current\_instance** is the top design name followed by a slash.

#### dc\_shell\_status

Contains the return value of the previously executed command. Therefore, the variable can be of any type. Most commands return the integer 0 to indicate failure or 1 to indicate successful execution. This variable is most often used as the conditional expression of an **if** or **while** command.

### default\_name\_rules

Contains the name of a name\_rules file to be used as a default by **change\_names** if a name\_rules file is not specified using the **-rules** name\_rules option.

change\_names changes the names of ports, cells, and nets to conform to the
rules contained in the file specified by default\_name\_rules. For information
on the format and creation of a name\_rules file, refer to the change\_names
manual page.

#### designer

The name of the current user. This name is displayed on the schematics.

### echo include commands

When true (the default value), the **include** command prints the contents of files that it executes. When false, contents are not printed.

#### enable page mode

When true (the default value), long reports are displayed one page at a time (similar to the UNIX more command). Commands affected by this variable include the list, help, and report commands.

### exit\_delete\_filename\_log\_file

When *true* (the default value), causes the file specified by the variable **filename\_log\_file** to be deleted after **design\_analyzer** or **dc\_shell** exits normally. Set **exit\_delete\_filename\_log\_file** to *false* if you want the file to be retained.

## filename\_log\_file

Specifies the name of the filename log file to be used in case a fatal error occurs during the execution of <code>design\_analyzer</code> or <code>dc\_shell</code>. The file specified by <code>filename\_log\_file</code> will contain all the filenames read in by <code>design\_analyzer</code> or <code>dc\_shell</code>, including db, script, verilog, vhdl or include files for one invocation of the program. If there is a fatal error, you can easily identify the data files needed to reproduce the fatal error. If this variable is not specified, the default filename <code>files.log</code> will be used. This file will be deleted if the program exits normally, unless <code>exit\_delete\_filename\_log\_file</code> is set to <code>false</code>.

### find converts name lists

When true, directs the **find** command to convert the name\_list string to a list of strings before searching for design objects. In addition, when this variable is true, all commands that use the implicit **find** will convert appropriate strings to lists of strings before searching for objects. When the variable is false (the default value), strings are not converted to lists of strings.

## link\_force\_case

Controls the case-sensitive or case-insensitive behaviour of the **link** command. Values are *case\_sensitive*, *case\_insensitive*, or *check\_reference*. The default is *check\_reference*, which causes **link** to check and enforce the case sensitivity of the input format that created the reference.

# link\_library

Specifies the list of design files and libraries used during linking. The link command looks at those files and tries to resolve references in the order of specified files. If file names do not include directory names, files are searched for in the directories in search\_path. The default is {your\_library.db}. You should change this to reflect your library name.

#### search\_path

Specifies directories searched by the Design Compiler and DFT Compiler for files specified without directory names. This includes looking for technology and symbol libraries, design files, and so forth. This variable is a list of directory names and is usually set to a central library directory.

#### suppress\_errors

Specifies a list of error codes for which messages are to be suppressed during the current Design Analyzer/ $dc\_shell$  session. The default is set to no error message being suppressed.

### syntax\_check\_status

One of a pair of status variables, **syntax\_check\_status** and **context\_check\_status**, whose values are set by the Syntax Checker and not by the user. A value of *true* indicates that the syntax\_check mode is currently enabled; a value of *false* indicates that the mode is disabled.

### synthetic\_library

Specifies a list of synthetic libraries to use when compiling. The default is {}.

### target\_library

Specifies the list of technology libraries of components used when compiling a design. The default is {your\_library.db}. You should change this to reflect your library name.

## uniquify\_naming\_style

Specifies the naming convention used by **uniquify**. The variable string must contain only one %s (percent s) and %d (percent d) character sequence. To use a percent sign in the design name, two are needed in the string (%%).

## verbose\_messages

When true, causes more explicit system messages to be displayed during the current Design Analyzer/ $dc_shell$  session. The default is false.

# **SEE ALSO**

dc\_shell (1), change\_names (2), compile (2), context\_check (2), create\_schematic
(2), current\_instance (2), current\_design (2), find (2), help (2), if (2), include
(2), link (2), list (2), report (2), syntax\_check (2), uniquify (2), while (2).

# systemcout\_debug\_mode

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

scc\_variables

# **DESCRIPTION**

This variable is to be used only when the **systemcout\_levelize** variable is set to *true*, to generate debug information.

When **systemcout\_debug\_mode** is *true*, and if **systemcout\_levelize** is also *true*, Behavioral Compiler, when generating levelized RTL SystemC code for simulation, inserts additional code to write out debugging information during the RTL simulation run. When **systemcout\_debug\_mode** is *false* (the default), Behavioral Compiler does not insert this additional code.

The debugging information written out during simulation includes the following:

- 1. A SystemC process tracing the execution of the state machine in the RTL design. This process contains variables that can be monitored within the debugger/simulator, to obtain the following information:
  - o The current state of the state machine
  - o Which loop in the behavior is currently being executed
  - o The number of clock cycles used so far in the current loop
- 2. Assertion warnings about registers that are being set to unknown values.
- 3. Assertion warnings about multiplexers whose control inputs have invalid values.
- 4. A trace of all memory reads and writes, which includes the address and data being read or written. For memory locations being set to unknown values, a warning is issued.
- 5. A trace of all I/O operations, which includes the design name, the port name, the scheduled control step, the value read or written, and the simulation cycle.
- 6. When an input port has had automatic register allocation disabled using the **bc\_dont\_register\_input\_port** command, a value on that port is supposed to remain constant. Therefore, if the value on such a port changes, a warning message is issued.

**Note:** To enable features 5 and 6, you must set this variable to *true* before invoking the **schedule** command.

## **EXAMPLES**

The following example shows a section of the process tracing the state machine execution.

```
// Calculate the state of the FSM
 state bits[5] = n219;
state\_bits[4] = n220 ;
state\_bits[3] = n221;
 state_bits[2] =
                  n222 ;
 state_bits[1] =
                  n223 ;
 state\_bits[0] = n224;
 if ( state_bits == "100000" ) {
  state = "s_0_0";
 }
 } else {
   cout << "FSM 'entry_ctl_state' is in an unknown state"\</pre>
  << " at simulation time : " << sc_time_stamp() << endl;</pre>
  state = "UNKNOWN";
```

Use *state* to monitor the current state of the state machine, *current\_loop* to monitor the current loop being executed, and the variable named after the current loop (for example, **reset\_loop**) to monitor the clock cycles used in the loop.

The following example shows an assertion warning about a register being set to an unknown value.

```
Register 'out_value1_reg_Q' has been set to X's
```

The following example shows a warning about invalid multiplexer settings.

Control lines of selector s\_out\_valid\_reg\_controls have non 0/1 values

The following example shows a report of a memory write.

```
r1_Q is writing to memory RAM_A[seq_cell_5_ADDR]
seq_cell_5_ADDR = 0
```

```
RAM_A[seq\_cell_5\_ADDR] = 506 rl_Q = 506 at simulation time: 190
```

The following is an example of I/O tracing.

```
if1: (cycle: 75) READin_valid@cstep0x11
if1: (cycle: 76) READin_value2@cstep0x356
if1: (cycle: 76) READcontrol_in@cstep0x31
if1: (cycle: 77) WRITEout_value1@cstep0x428
if1: (cycle: 77) WRITEout_valid@cstep0x40
```

The following is an example of the warning on the value change on port in\_value1, for which automatic register allocation has been disabled using the **bc\_dont\_register\_input\_port** command.

Warning: The value on port in\_value1 (w/ bc\_dont\_register\_input\_port set) has changed.

# **SEE ALSO**

systemcout\_levelize(3)

# systemcout\_levelize

Levelizes and flattens the netlist and replaces standard DesignWare operations with simulatable SystemC, before writing out the netlist, during **write -f systemc** command activity.

## **TYPE**

string

## **DEFAULT**

true

## **GROUP**

scc\_variables

## DESCRIPTION

Levelizes and flattens the netlist (when true) and replaces standard DesignWare operations with simulatable SystemC, before writing out the netlist, during **write -f systemc** command activity.

In a levelized netlist, combinational gates are written before any combinational gates that they feed. Thus the netlist can be written out as SC\_METHOD processes sensitive to the clock, generating fewer simulation events to be processed by the simulator. Because the processing of simulation events is very time-consuming, reducing the number of these events results in faster simulation time. Note that the hierarchical levels in the design are removed.

The command write -f systemc does not produce a synthesizable (nonlevelized) output written in the SystemC language. To generate synthesizable RTL level output, use the write -f verilog or write -f vhdl commands.

NOTE: Setting this variable to true has no effect if the design has not been run through SystemC/Behavioral Compiler, or if the design has been mapped. Also, designs that contain combinational feedback cannot be levelized.

To determine the current value of this variable, type printvar systemcout\_levelize.

# **SEE ALSO**

write(2)
systemcout\_debug\_mode(3)

# target\_library

Specifies the list of technology libraries of components to be used when compiling a design.

## **TYPE**

list

# **DEFAULT**

your\_library.db

## **GROUP**

system\_variables

## **DESCRIPTION**

Specifies the list of technology libraries of components to be used when compiling a design. The default is {your\_library.db}. Change this value to reflect your library name.

To determine the current value of this variable, use **printvar target\_library**. For a list of all **system** variables and their current values, use the **print\_variable\_group system** command.

# **SEE ALSO**

system\_variables(3)

# template naming style

Generates automatically a unique name when a module is built.

### **TYPE**

string

### **DEFAULT**

### **GROUP**

hdl\_variables

# **DESCRIPTION**

Generates automatically a unique name when a module is built. This variable is one of three string variables that determine the naming conventions for parameterized modules (templates) built into a design through the **elaborate** command or automatically instantiated from an HDL file. The unique name automatically generated uses the module name, parameter names, and parameter values.

The template\_naming\_style variable determines what character or characters appear between the design name and the parameter name. The string value must contain %s, which stands for the name of the original design, and %p, which stands for the name and value of the parameter or parameters. You can optionally include any ASCII character or characters, or none, between %s and %p. For example, for a design named <code>DesignName</code> that has a parameter <code>parm1</code>, the default %s\_%p causes the name <code>DesignName\_parm1</code> to be generated.

Further, %s\$%p, %s\_\*\_%p, and %s%p would generate respectively the names DesignName\$parm1, DesignName\_\*\_parm1, and DesignNameparm1.

If a design has a noninteger parameter (or if **template\_naming\_style = ""**), the following definitions are locked down for these variables:

```
template_naming_style = %s_%p
template_parameter_style = %d
template_separator_style = _
```

To determine the current value of this variable, type **printvar template\_naming\_style**. For a list of all **hdl** variables and their current values, type **print\_variable\_group hdl**.

# **SEE ALSO**

```
hdl_variables(3)
template_parameter_style(3)
template_separator_style(3)
```

# template\_parameter\_style

Generates automatically a unique name when a module is built.

## **TYPE**

string

## **DEFAULT**

## **GROUP**

hdl\_variables

# **DESCRIPTION**

Generates automatically a unique name when a module is built. This variable is one of three string variables that determine the naming conventions for parameterized modules (templates) built into a design through the **elaborate** command or automatically instantiated from an HDL file. The unique name automatically generated uses the module name, parameter names, and parameter values.

The **template\_parameter\_style** variable determines what character or characters appear between the parameter name and its value.

The string must contain %s, which stands for the name of the parameter, and %d, which stands for the value of the parameter. You can optionally include any ASCII character or characters, or none, between %s and %d. For example, for a parameter named parm that has a value of 1, the default %s%d causes the name parm1 to be generated.

Other examples:

If a design has a noninteger parameter (or if **template\_naming\_style = ""**), the following definitions are locked down for these variables:

```
template_naming_style = %s_%p
template_parameter_style = %d
template_separator_style = _
```

To determine the current value of this variable, type printvar template\_parameter\_style. For a list of all hdl variables and their current values, type print\_variable\_group hdl.

# **SEE ALSO**

hdl\_variables(3)
template\_naming\_style(3)
template\_separator\_style(3)

# template\_separator\_style

Generates automatically a unique name when a module is built.

### **TYPE**

string

### **DEFAULT**

\_

## **GROUP**

hdl\_variables

### DESCRIPTION

Generates automatically a unique name when a module is built. This variable is one of three string variables that determine the naming conventions for parameterized modules (templates) built into a design through the **elaborate** command or automatically instantiated from an HDL file. The unique name automatically generated uses the module name, parameter names, and parameter values.

The **template\_separator\_style** variable determines what character or characters appear between parameter names for templates that have more than one parameter. You can designate any ASCII character or characters, or none. The default value is an underscore (\_).

For example, for a design called <code>DesignName</code> that has parameters named <code>parm1</code>, <code>parm2</code>, and <code>parm3</code>, if <code>template\_naming\_style = "%s\_%p"</code> (the default value), and <code>template\_separator\_style = "\_"</code>, the name <code>DesignName\_parm1\_parm2\_parm3</code> is generated.

Other examples:

```
template_naming_style = "%s$%p"
template_separator_style = "_" results in DesignName$parm1_parm2_parm3
template_naming_style = "%s#%p"
template_separator_style = "/" results in DesignName#parm1/parm2/parm3
```

If a design has a noninteger parameter (or if **template\_naming\_style = ""**), the following definitions are locked down for these variables:

```
template_naming_style = %s_%p
template_parameter_style = %d
template_separator_style = _
```

To determine the current value of this variable, type printvar template\_separator\_style.

For a list of all **hdl** variables and their current values, type **print\_variable\_group hdl**.

# **SEE ALSO**

hdl\_variables(3)
template\_naming\_style(3)
template\_parameter\_style(3)

# terminal\_attributes

Contains attributes related to terminal.

## **DESCRIPTION**

Contains attributes related to terminal.

You can use **get\_attribute** to determine value of an attribute, and use **report\_attribute** to get a report of all attributes on specified object. Specified with **list\_attribute -class terminal -application**, the definition of attributes can be listed.

# **Terminal Attributes**

```
access_direction
```

Specifies allowable access directions for a terminal object. The data type of **access\_direction** is string. Its valid values are:

- right
- · left
- up
- down
- unknown

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

bbox

Specifies the bounding-box of a terminal. The  ${\bf bbox}$  is represented by a  ${\bf rectangle}$ .

The format of a rectangle specification is {{llx lly} {urx ury}}, which specifies the lower-left and upper-right corners of the rectangle. The data type of **bbox** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

### bbox\_11

Specifies the lower-left corner of the bounding-box of a terminal. The  $bbox_1l$  is represented by a point. The format of a point specification is  $\{x, y\}$ .

You can get the **attr\_name** of a terminal, by accessing the first element of its **bbox**.

The data type of bbox\_11 is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### bbox 11x

Specifies x coordinate of the lower-left corner of the bounding-box of a terminal.

The data type of  $bbox_{lx}$  is double.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### bbox\_11y

Specifies y coordinate of the lower-left corner of the bounding-box of a terminal.

The data type of **bbox\_lly** is double.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

### bbox\_ur

Specifies the upper-right corner of the bounding-box of a terminal.

The fbbox\_ur is represented by a **point**. The format of a *point* specification is  $\{x, y\}$ .

You can get the **bbox\_ur** of a terminal, by accessing the second element of its **bbox**.

The data type of **bbox\_ur** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### bbox\_urx

Specifies x coordinate of the upper-right corner of the bounding-box of a terminal.

The data type of **bbox\_urx** is double.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

### bbox\_ury

Specifies y coordinate of the upper-right corner of the bounding-box of a terminal.

The data type of **bbox\_ury** is double.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

### cell\_id

Specifies Milkyway design ID in which a terminal object is located.

The data type of cell\_id is integer.

This attribute is read-only.

## constrained status

Specifies constrained status of a terminal object.

The data type of constrained status is string.

Its valid values are:

· manual created • side · location order unknown This attribute is writable. You can use **set\_attribute** to modify its value on a specified object. direction Specifies direction of a terminal object. The data type of **direction** is string. Its valid values are: • in • out • inout tristate • unknown • input output This attribute is writable. You can use **set\_attribute** to modify its value on a specified object. eeq\_class Specifies electrically equivalent class of a terminal object. The data type of **eeq\_class** is integer.

This attribute is writable. You can use **set\_attribute** to modify its value on

a specified object.

### is\_fixed

Specifies whether a terminal object is marked as fixed.

The data type of is\_fixed is boolean.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### layer

Specifies layer name of a terminal object.

The data type of layer is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

### must\_join\_class

Specifies must-join class of a terminal.

The data type of must join class is integer.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### name

Specifies name of a terminal object.

The data type of name is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

### number\_of\_points

Specifies the number of points to illustrate the boundary of a terminal object.

The data type of number\_of\_points is integer.

You can refer to the attribute **points**. The list length of **points** is the value of **number of points**.

This attribute is read-only.

### object\_class

Specifies object class name of a terminal, which is terminal.

The data type of **object class** is string.

This attribute is read-only.

### object\_id

Specifies object ID in Milkyway design file.

The data type of **object\_id** is integer.

This attribute is read-only.

# owner

Specifies Milkyway design file name in which a terminal is located.

The data type of owner is string.

This attribute is read-only.

### owner\_port

Specifies port name which a terminal object is associated with.

The data type of **owner\_port** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

# points

Specifies points of the boundary of a terminal. A terminal can be a rectangle,

a rectilinear polygon, or multiple rectangles.

When a terminal is either a rectangle or a rectilinear polygon, its **points** is represented by a list of points. The last element of the list is the same as the first element.

When a terminal consists of multiple rectangles, its **points** is represented by a list of points of rectangles. Every five points represent one rectangle. The data type of **points** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

### side\_status

Specifies constrained side name.
The data type of **side\_status** is string.
Its valid values are:

- left
- · right
- bottom
- top
- unknown

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### status

Specifes PR status of a terminal object. The data type of **status** is string. Its valid values are:

- fixed
- · placed
- cover
- · unplaced

This attribute is writable. You can use set\_attribute to modify its value on

a specified object.

# **SEE ALSO**

```
get_attribute(2),
list_attribute(2),
report_attribute(2),
set_attribute(2).
```

# test\_variables

## **SYNTAX**

```
string test_allow_clock_reconvergence = "true"
string test_capture_clock_skew = "small_skew"
Boolean test_check_port_changes_in_capture = true
float test_default_bidir_delay = 5.000000
float test_default_delay = 5.000000
float test_default_period = 100.000000
string test_default_scan_style = "multiplexed_flip_flop"
float test_default_strobe = 95.000000
float test default strobe width = 0.000000
string test_infer_slave_clock_pulse_after_capture = "infer"
Boolean test_mbc_memory_driven_spec = "false"
string test_protocol_add_cycle = true
Boolean test_setup_additional_clock_pulse = "false"
Boolean test_dft_drc_ungate_clocks = "false"
Boolean test_stil_multiclock_capture_procedures = "false"
string test_stil_netlist_format = "db"
Boolean test_write_four_cycle_stil_protocol "false"
```

### **DESCRIPTION**

These variables directly affect the **set\_test\_methodology**, **read\_test\_protocol**, **check\_test**, **create\_test\_patterns**, **insert\_dft**, and **write\_test** commands.

For a list of these variables and their current values, type **print\_variable\_group test**. To view this manual page online, type **help test\_variables**. To view an individual variable description, type **help var**, where var is the name of the variable.

## test\_allow\_clock\_reconvergence

When *true* (the default), **check\_test** allows reconvergent nets that originate from the same top-level clock port; that is, it does not generate an X when multiple edges reconverge at a net, unless the edges actually conflict. When false, **check\_test** automatically assigns an X (unknown) whenever multiple edges meet at a gate or net.

### test\_capture\_clock\_skew

Allows the user to specify a qualitative measure of clock skew. Values are **no\_skew**, **small\_skew** (the default), or **large\_skew**. For definitions of these values, refer to the **test\_capture\_clock\_skew** manual page.

Because **check\_test** does not take into account the delays through capture paths or the skew between clocks, DFT Compiler may inadvertently merge capture groups that should remain disjointed, resulting in bad generated patterns. The variable **test\_capture\_clock\_skew** provides coarse control over the inference process by letting the user specify the amount of clock skew to be assumed.

## test\_check\_port\_changes\_in\_capture

When *true* (the default), **check\_test** checks for changes in values applied to bidirectional ports in the parallel measure cycle, which can cause an

ureliable capture in sequential cells. When false, these checks are disabled.

#### test default bidir delay

A positive real number in nanoseconds, which defines the default switching time of bidirectional ports in a tester cycle. This variable is used by both ATPG and TestSim. For ATPG, test\_default\_bidir\_delay defines for the design under test the default time at which values are applied (driven) to the bidirectional ports in input mode during parallel measure cycle, and the time at which bidirectional ports are released (undriven) during capture cycle. The value of test\_default\_bidir\_delay must be less than the output strobe time, and greater than the capture clock active edge value. For TestSim, test\_default\_bidir\_delay defines the default input delay for bidirectional ports in input mode. You should set this variable to the value that was actually used to generate the vectors being input to TestSim; however, the value of this variable must be less than the test clock period.

### test\_default\_delay

A positive real number in nanoseconds, which defines the default time in a tester cycle to apply values to input ports. This variable is used by both ATPG and TestSim. For ATPG, **test\_default\_delay** defines for the design under test the default time at which values are applied (driven) to the primary inputs. The value of **test\_default\_delay** must be less than the output strobe time, and less than the capture clock edge value. For TestSim,

test\_default\_delay defines the default input delay for primary inputs. You should set this variable to the value that was actually used to generate the vectors being input to TestSim; however, the value of this variable must be less than the clock period.

#### test default period

A nonzero value, in nanoseconds, that defines the default length of a test vector cycle. This value translates directly to the speed of application of the test vectors on ATE.

## test\_default\_scan\_style

Defines the default **insert\_dft** scan style, to use if a scan style is not specified using **set\_scan\_style**. The variable must identify a supported scan style; currently one of multiplexed\_flip\_flop, clocked\_scan, lssd, aux\_clock\_lssd, combinational, or none. The default is multiplexed\_flip\_flop.

## test default strobe

A positive real number in nanoseconds, which defines the default strobe time in a tester cycle for output and bidirectional ports in output mode. This variable is used by both ATPG and TestSim. For ATPG, test\_default\_delay defines for the design under test the default time at which values are strobed on the primary outputs and bidirectional ports in output mode. The value of this variable must be less than or equal to the clock period value. For TestSim, test\_default\_strobe defines the default output strobe time for primary outputs and bidirectional ports acting as outputs. The value of this variable must be less than the clock period.

### test default strobe width

A nonzero value, in nanoseconds, that defines the default strobe pulse width; that is, the default time that specifies how long the strobe pulse needs to be held active after invocation. The sum of this value and the strobe time

value must be less than or equal to the clock period value.

### test\_infer\_slave\_clock\_pulse\_after\_capture

When set to *infer* (the default value), **check\_test** protocol inference will be based on an analysis of the scan cell states instead of the scan style as it was previously done (1997.01 and earlier releases). The other values are *pulse* and *no\_pulse*. If you set the variable to *pulse*, all slave clocks are pulsed after capture. If you set it to *no\_pulse*, no slave clocks are pulsed after capture.

### test\_mbc\_memory\_driven\_spec

When set to true, memory-driven spec mode is enabled for MBIST Tech2. This takes the synthesized test specification away from the user and puts it in the hands of the memory model provider.

### test\_protocol\_add\_cycle

When true (the default), if you specify design bidirectional ports as inputs during the scan shift, **check\_test** adds an extra cycle after the shift cycle in the test protocol. In the extra cycle, all bidirectional ports are set to output mode. If you do not want **check\_test** to add the extra cycle, set this variable to **false**.

## test\_setup\_additional\_clock\_pulse

When this variable is set to true, an extra clock cycle is added to all clocks in the design in the initialization procedure during execution of the **create\_test\_protocol** command. The extra cycle ensures that all clock gating latches are at a known state at the end of the initialization procedure.

#### test stil multiclock capture procedures

When true, the write\_test\_protocol -format stil command creates capture procedures in the STIL protocol with multiple clocks active in each procedure. The groups of clocks (capture clock groups) are determined by check\_test. When false (the default), write\_test\_protocol places only one clock pulse in each capture clock procedure.

### test\_stil\_netlist\_format

Specifies the netlist format to be used by the **write\_test\_protocol** command when writing out STIL protocol files. Allowed values are db (the default), verilog, or vhdl.

### test\_write\_four\_cycle\_stil\_protocol

When true, the write\_test\_protocol -format stil command inserts in the output STIL protocol file a dummy cycle between all measure and capture cycles in the STIL protocol. When false (the default), no additional cycle is inserted.

## **SEE ALSO**

check\_test (2), create\_test\_patterns (2), insert\_dft (2), read\_test\_protocol (2),
set\_min\_fault\_coverage (2), set\_test\_methodology (2), write\_test (2).

# text\_attributes

Contains attributes related to text.

## **DESCRIPTION**

Contains attributes related to text.

You can use **get\_attribute** to determine value of an attribute, and use **report\_attribute** to get a report of all attributes on specified object. Specified with **list\_attribute -class text -application**, the definition of attributes can be listed.

# **Text Attributes**

anchor

Specifies the anchor position for text from its **origin**. The data type of **anchor** is string. Its valid values are:

- 1b Left Bottom
- cb Center Bottom
- rb Right Bottom
- 1c Left Center
- c Center Center
- rc Right Center
- 1t Left Top
- ct Center Top
- rt Right Top

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### bbox

Specifies the bounding-box of a text. The **bbox** is represented by a **rectangle**. The format of a *rectangle* specification is {{llx lly} {urx ury}}, which specifies the lower-left and upper-right corners of the rectangle. The data type of **bbox** is string. This attribute is read-only.

### bbox 11

Specifies the lower-left corner of the bounding-box of a text.

The **bbox\_11** is represented by a **point**. The format of a *point* specification is  $\{x, y\}$ .

You can get the **attr\_name** of a text, by accessing the first element of its **bbox**.

The data type of **bbox\_11** is string. This attribute is read-only.

### bbox 11x

Specifies x coordinate of the lower-left corner of the bounding-box of a text. The data type of  $bbox_llx$  is double.

This attribute is read-only.

#### bbox\_11y

Specifies y coordinate of the lower-left corner of the bounding-box of a text. The data type of  ${\bf bbox\_lly}$  is double.

This attribute is read-only.

#### bbox\_ur

Specifies the upper-right corner of the bounding-box of a text.

The fbbox\_ur is represented by a **point**. The format of a *point* specification is  $\{x, y\}$ .

You can get the **bbox\_ur** of a text, by accessing the second element of its **bbox**.

The data type of **bbox\_ur** is string.

This attribute is read-only.

### bbox\_urx

Specifies x coordinate of the upper-right corner of the bounding-box of a text.

The data type of **bbox\_urx** is double.

This attribute is read-only.

## bbox\_ury

Specifies y coordinate of the upper-right corner of the bounding-box of a text.

The data type of **bbox\_ury** is double.

This attribute is read-only.

### cell\_id

Specifies Milkyway design ID in which a text object is located. The data type of **cell\_id** is integer.

This attribute is read-only.

#### height

Specifies height of a text object. The data type of **height** is float.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### layer

Specifies layer name of a text object.

The data type of layer is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### name

Specifies name of a text object. The data type of **name** is string. This attribute is read-only.

#### object\_class

Specifies object class name of a text, which is **text**. The data type of **object\_class** is string. This attribute is read-only.

#### object\_id

Specifies object ID in Milkyway design file. The data type of **object\_id** is integer. This attribute is read-only.

#### orientation

Specifies orientation of a text object. The data type of **orientation** is string. Its valid values are:

- N
- E
- S
- W
- FN
- FE
- FS
- FW

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### origin

Specifies origin of a text object.

The **origin** is represented by a **point**. The format of a *point* specification is  $\{x,y\}$ .

The data type of **origin** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

text

Specifies the text string to create and display.

The data type of **text** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

### **SEE ALSO**

```
get_attribute(2),
list_attribute(2),
report_attribute(2),
set_attribute(2).
```

# timing\_ccs\_load\_on\_demand

Enables or disables incremental loading of Composite Current Source (CCS) libraries.

#### **TYPE**

Boolean

#### **DEFAULT**

true

#### **GROUP**

timing\_variables

#### DESCRIPTION

This variable enables incremental (or on-demand) loading of CCS data for libraries. Because of the requirement to frequently load many libraries, cell libraries that contain CCS timing data can quickly consume all available memory. At read time, the library is analyzed so that the timer can later load CCS data for only the library cells that require it. There is a small upfront cost in runtime at the library loading phase in exchange for a significant saving of memory.

You must have some temporary disk space available in either /tmp or the directory pointed to by the TMPDIR environment variable. It is recommended that you have at least as much free space as the size of the original library files for the libraries that are to be read. All temporary files created for this purpose are deleted at program exit time. For best performance, temporary directories should be located on a disk that is mounted as a local filesystem.

Note that commands like **report\_lib** and **write\_lib**, which require CCS information for all library cells, will still operate correctly. However, while these commands are running, they might negate memory savings obtained by using the **timing ccs load on demand** variable for the library they are analyzing.

### **SEE ALSO**

# timing\_check\_defaults

define the default check list in check\_timing command.

#### **TYPE**

string

#### **DEFAULT**

generated\_clock loops no\_input\_delay unconstrained\_endpoints pulse\_clock\_cell\_type
no\_driving\_cell partial\_input\_delay

#### DESCRIPTION

This variable defines the default checks to be performed when the check\_timing command is executed without any options. The default check list defined by this variable can be overriden by redefining it. The check list modified by using the -override\_defaults/-include/-exclude option in check\_timing is just valid in one command. Note this variable will not check if the value is correct or not, the check will be done by check\_timing command. Each element in check list can be one of the following strings: loops, no\_input\_delay, unconstrained\_endpoints, generated\_clock, pulse\_clock\_cell\_type, clock\_crossing, data\_check\_multiple\_clock, data\_check\_no\_clock, multiple\_clock, generic, gated\_clock, ideal\_timing, retain, clock\_no\_period.

## **EXAMPLE**

The following example defines the value of timing\_check\_defaults variable:

prompt> set timing\_check\_defaults {clock\_crossing loops}

#### **SEE ALSO**

check timing(2)

# timing\_clock\_gating\_propagate\_enable

Allow the gating enable signal delay to propagate through the gating cell.

#### **TYPE**

Boolean

## **DEFAULT**

false

#### **DESCRIPTION**

When true, the tool allows the delay and slew from the data line of the gating check to propagate. When false, the tool blocks the delay and slew from the data line of the gating check from propagating; only the delay and slew from the clock line is propagated.

If the output goes to a clock pin of a latch, setting this variable to false produces the most desirable behavior.

If the output goes to a data pin, setting this variable to *true* produces the most desirable behavior.

To determine the current value of this variable, type **printvar** timing\_clock\_gating\_propagate\_enable or echo \$timing\_clock\_gating\_propagate\_enable.

#### **SEE ALSO**

# timing\_crpr\_remove\_clock\_to\_data\_crp

Allows the removal of Clock Reconvergence Pessimism (CRP) from paths that fan out directly from clock source to the data pins of sequential devices.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **DESCRIPTION**

When this variable is set to *true* then CRP will be removed for all paths that fan out directly from clock source pins to the data pins of sequential devices.

It should be noted that when this variable is set to *true* all sequential devices that reside in the fanout of clock source pins must be handled seperately in the subsequent timing update. This may cause a severe performance degradation to the timing update.

#### **SEE ALSO**

timing\_remove\_clock\_reconvergence\_pessimism(3)

# timing\_crpr\_threshold\_ps

Specifies amount of pessimism that clock reconvergence pessimism removal (CRPR) is allowed to leave in the report.

#### **TYPE**

float

#### **DEFAULT**

20

#### DESCRIPTION

Specifies amount of pessimism that clock reconvergence pessimism removal (CRPR) is allowed to leave in the report. The unit is in pico seconds (ps), regardless of the units of the main library.

The threshold is per reported slack: setting the this variable to the TH1 value means that reported slack is no worse than S - TH1, where S is the reported slack when  $timing\_crpr\_threshold\_ps$  is set close to zero (the minimum allowed value is 2e-5 picosecond).

The variable has no effect if CRPR is not active

(timing\_remove\_clock\_reconvergence\_pessimism is false). The larger the value of timing\_crpr\_threshold\_ps, the faster the runtime when CRPR is active. The recommended setting is about half stage (gate plus net) delay of a typical gate in the clock network. It provides a reasonable trade-off between accuracy and runtime in most cases. You may want to use different settings throughout the design cycle: larger during the design phase, smaller for sign-off. You might have to experiment and set a different value when moving to a different technology.

#### **SEE ALSO**

timing\_remove\_clock\_reconvergence\_pessimism(3)

# timing\_disable\_cond\_default\_arcs

Disable the default, non-conditional timing arc between pins that do have conditional arcs.

#### **TYPE**

**Boolean** 

#### **DEFAULT**

false

### **DESCRIPTION**

When true, disables nonconditional timing arcs between any pair of pins that have at least one conditional arc. When false (the default), these nonconditional timing arcs are not disabled. This variable is primarily intended to deal with the situation between two pins that have conditional arcs, where there is always a default timing arc with no condition.

Set this variable to true when the specified conditions cover all possible state-dependent delays, so that the default arc is useless. For example, consider a 2-input XOR gate with inputs as A and B and with output as Z. If the delays between A and Z are specified with 2 arcs with respective conditions 'B' and 'B~", the default arc between A and Z is useless and should be disabled.

To determine the current value of this variable, type **printvar** timing\_disable\_cond\_default\_arcs or echo \$timing\_disable\_cond\_default\_arcs.

## **SEE ALSO**

report\_disable\_timing(2)

# timing\_edge\_specific\_source\_latency

Controls whether the generated clock source latency computation will consider edge relationship or not.

#### **TYPE**

Boolean

#### **DEFAULT**

false

## **DESCRIPTION**

When this variable is set to *true*, only the paths with the same sense relationship derived from generated clock definition will be considered. When false, all paths fanout to generated clock source pin will be considered and the worst path will be selected for generated clock source latency computation.

For the current value of this variable, type printvar timing\_edge\_specific\_source\_latency.

## **SEE ALSO**

create\_generated\_clock(2)

# timing\_enable\_multiple\_clocks\_per\_reg

Enables or disables analysis of multiple clocks that reach a single register.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **GROUP**

timing\_variables

#### DESCRIPTION

This variable enables or disables analysis of multiple clocks that reach a register clock pin. When true, all clocks reaching the register are costed simultaneously. Since some of the clock interactions might not be present in actual operation, you should use the **set\_false\_path** command to remove false interactions between mutually exclusive clocks. If there are four or more clocks per register and the design contains level sensitive registers, high impact on runtime might occur. To avoid this, it is recommended that you use the **set\_false\_path** command to disable false interactions between mutually exclusive clocks or to disable multiple clocks per register.

When false (the default), only one of the clocks reaching the register pin is used.

For the current value of this variable, type the following:

printvar timing\_enable\_multiple\_clocks\_per\_reg.

#### **SEE ALSO**

check\_timing(2)
create\_clock(2)
create\_generated\_clock(2)
printvar(2)
set\_false\_path(2)

# timing\_enable\_non\_sequential\_checks

Enables or disables library non\_sequential checks in the design.

#### **TYPE**

Boolean

## **DEFAULT**

false

#### **DESCRIPTION**

This variable enables or disables analysis of library non\_sequential checks in the design. The non\_sequential arcs defined in library will not be used for constraint checking unless this variable is set to true. This variable does not affect the data checks defined by set\_data\_check command. Enabling the non\_sequential checks may cause big delays if the signals reaching the related pin and constrained pin do not belong to the same clock domain. You can use set\_multicycle\_path command to put appropriate constraints on such paths.

#### **SEE ALSO**

set\_data\_check(2)
set\_multicycle\_path(2)
printvar(2)

# timing\_gclock\_source\_network\_num\_master\_registers

The maximum number of register clock pins clocked by the master clock allowed in generated clock source latency paths.

#### **TYPE**

int

#### **DEFAULT**

1

#### **DESCRIPTION**

This variable allows the user to control the maximum number of register clock pins clocked by the master clock allowed in generated clock source latency paths. The variable does not effect the number of register traversed in a single path that do not have a clock assigned or are clocked by another generated clock that has the same primary master as the generated clock in question.

Register clock pins or transparent-D pins of registers clocked by unrelated clocks are not traversed in determining generated clock source latency paths. An unrelated clock is any clock that primary master clock differs from the generated clock who source latency paths are being computed.

To determine the current value of this variable, type **printvar** timing\_gclock\_source\_network\_num\_master\_registers or echo \$timing\_gclock\_source\_network\_num\_master\_registers.

## **SEE ALSO**

# timing\_input\_port\_default\_clock

Determines whether a default clock is assumed at input ports for which you have not defined a clock-specific input external delay.

#### **TYPE**

Boolean

#### **DEFAULT**

true

### **GROUP**

timing\_variables

#### **DESCRIPTION**

This Boolean variable affects the behavior of the synthesis timing engine when timing a path from an input port with no clocked input external delay. When *true* (the default value), all such input ports are given one imaginary clock so that the inputs are constrained. This also causes the clocks along the paths driven by these input ports to become related. When *false*, no such imaginary clock is assumed.

To determine the current value of this variable use **printvar** timing\_input\_port\_default\_clock.

## **SEE ALSO**

report\_timing(2)

# timing\_remove\_clock\_reconvergence\_pessimism

Enables or disables clock reconvergence pessimism removal.

#### **TYPE**

Boolean

### **DEFAULT**

false

#### **DESCRIPTION**

When this variable is set to true, the synthesis timing engine removes clock reconvergence pessimism from slack calculation and minimum pulse width checks.

Clock reconvergence pessimism (CRP) is a difference in delay along the common part of the launching and capturing clock paths. The most common causes of CRP are reconvergent paths in the clock network, and different minimum and maximum delay of cells in the clock network.

Any effective change in the value of the timing\_remove\_clock\_reconvergence\_pessimism variable causes full update\_timing. You cannot perform one report\_timing operation that considers CRP and one that does not without full update\_timing in between.

To run compile with CRP removal, the clock network must be dont\_touched.

prompt> set timing\_remove\_clock\_reconvergence\_pessimism true
true

prompt> report\_timing

#### **SEE ALSO**

report\_timing(2)
timing\_crpr\_threshold\_ps(3)

# timing\_report\_attributes

Specifies the list of attributes to be reported with the **report\_timing -attributes** command.

**Note:** This variable will be obsolete in the next release. Please adjust your scripts accordingly.

### **TYPE**

list

#### **DEFAULT**

{dont\_touch dont\_use map\_only size\_only ideal\_net}

#### **GROUP**

timing\_variables

#### DESCRIPTION

Specifies the list of attributes to be reported with the **report\_timing -attributes** command. Attributes currently supported are **dont\_touch**, **dont\_use**, **map\_only**, **size\_only**, and **ideal\_net**.

The default value for this attribute is set in the system .synopsys\_dc.setup file.

To determine the current value of this variable, type **printvar timing\_report\_attributes**. For a list of all timing variables and their current values, type **print\_variable\_group timing**.

#### **SEE ALSO**

compile(2)
report\_timing(2)
timing\_variables(3)

# timing\_self\_loops\_no\_skew

Affects the behavior, runtime, and CPU usage of report\_timing and compile.

**Note:** This variable will be obsolete in the next release. Please adjust your scripts accordingly.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **GROUP**

timing\_variables

## **DESCRIPTION**

Affects the behavior, runtime, and CPU usage of **report\_timing** and **compile**. When set to *true*, clock skew is eliminated for a path that starts and ends at the same register. When set to *false* (the default value), clock skew is not eliminated. Thus, the timing for such paths is pessimistic. To obtain the more accurate behavior of no clock skew (uncertainty) for such paths, set this variable to *true*. However, note that runtime and memory usage might increase significantly.

To determine the current value of this variable, type **printvar timing\_self\_loops\_no\_skew**. For a list of all **timing** variables and their current values, type **print\_variable\_group timing**.

#### **SEE ALSO**

report\_timing(2)
timing\_variables(3)

# timing\_separate\_clock\_gating\_group

Specifies if a separate cost group is used for clock gating checks in timing analysis, reports, and optimization.

#### **TYPE**

Boolean

#### **DEFAULT**

false

#### **GROUP**

timing

#### **DESCRIPTION**

When set to true, a separate cost group named "\*\*clock\_gating\_default\*\*" is created for all the clock gating checks; when false, the clock gating check is applied to the cost group of the clock being gated. The default value is false. If multiple scenarios exist, a cost group is created for clock gating checks for each scenario when this variable is true.

You can change the weight and critical\_range settings for this cost group by using the group\_path command with -name "\*\*clock\_gating\_default\*\*".

#### **SEE ALSO**

get\_path\_groups(2)
group\_path(2)
report\_clock\_gating(2)
report\_clock\_gating\_check(2)
report\_constraint(2)
report\_path\_group(2)
report\_qor(2)
report\_timing(2)

# timing\_use\_clock\_specific\_transition

Propagate the transition from the specific clock path for latency calculation

#### **TYPE**

Boolean

#### **DEFAULT**

true

#### **DESCRIPTION**

When set to true (the default value), ICC only propagates the transition of the clock path, for the purpose of clock latency calculation. If there are multi input gates on the clock network, the transition of non-clock inputs are ignored during clock latency calculation.

For generated clocks defined on an output of a gate, ICC propagates the transition from the path connected to its master clock, and uses that transition value for the purpose of calculation clock latency for the generated clock.

When set to false, ICC will allow transition from the non-clock input of multi-input gates along the clock path to be used for clock latency calculation

In addition, when set to false, generated clock defined at the output of a gate will use zero transition at the generated clock source.

To determine the current value of this variable, type printvar timing\_use\_clock\_specific\_transition or echo \$timing\_use\_clock\_specific\_transition.

### **SEE ALSO**

# timing\_use\_driver\_arc\_transition\_at\_clock\_source

Uses the backward cell arc to compute a realistic driver model at the driver pin for primary clock sources and also generated clock that can not trace back to its master clock

#### **TYPE**

Boolean

#### **DEFAULT**

true

#### **DESCRIPTION**

When set to true (the default value), ICC use the backward cell arcs, when at least one does exist, to compute a worst-case driver model. This behavioral applies to the primary clock sources, which are defined by create\_clock, and generated clock sources (defined by create\_generated\_clock) that can not trace back to its master clock.

When set to false, ICC asserts a zero-transition, ideal ramp model at the driver pin.

To determine the current value of this variable, type **printvar** timing\_use\_driver\_arc\_transition\_at\_clock\_source or echo \$timing\_use\_driver\_arc\_transition\_at\_clock\_source.

#### **SEE ALSO**

# timing\_use\_enhanced\_capacitance\_modeling

Specifies the use of the following attributes found on a library pin: rise\_capacitance\_range(low, high), fall\_capacitance\_range(low, high), rise\_capacitance, and fall\_capacitance.

## **TYPE**

Boolean

#### **DEFAULT**

false

#### **DESCRIPTION**

When this environment variable is set to true, different capacitance values for rise and fall will be used in delay calculation, if such values are specified in the library. If no such attributes are found, it will use the default capacitance attribute.

With the bc/wc analysis type, the (low, high) values from the worst condition will be used for the setup analysis, and the (low, high) value from the best condition will be used for the hold analysis.

If the analysis type is on\_chip\_variation, the high value from the max condition will be used in computing the late arrivals, and at the same time the low value from the min condition will be used in the early arrivals.

#### **SEE ALSO**

set\_operating\_conditions(2)

# timing\_variables

Variables that affect timing.

#### **SYNTAX**

```
Boolean create_clock_no_input_delay = false
Boolean disable_library_transition_degradation = false
Boolean disable_auto_time_borrow = false
Boolean timing_self_loops_no_skew = false
int true_delay_prove_false_backtrack_limit = 1000
int true_delay_prove_true_backtrack_limit = 1000
list timing_report_attributes = {"dont_touch" "dont_use" "map_only" "size_only"}
Boolean disable_case_analysis = false
Boolean case_analysis_with_logic_constants = false
String case_analysis_log_file = ""
Boolean enable_slew_degradation = "false"
Boolean high_fanout_net_threshold = "1000"
```

#### DESCRIPTION

These variables directly affect timing aspects in **dc\_shell**. Defaults are shown under Syntax.

For a list of timing\_variables, type **print\_variable\_group timing**. To view this manual page online, type **help timing\_variables**. To view an individual variable description, type **help var**, where var is the name of the variable.

#### create\_clock\_no\_input\_delay

Affects delay propagation characteristics of clock sources created using create\_clock. When create\_clock\_no\_input\_delay is false (the default value), clock sources used in the data path are established as timing startpoints. The clock sources in the design will propagate rising delays on every rising clock edge, and will propagate falling delays on every falling clock edge. You can disable this behavior by setting create\_clock\_no\_input\_delay to true.

#### disable\_auto\_time\_borrow

Affects automatic time borrowing. When **disable\_auto\_time\_borrow** is *false* (the default value), automatic time borrowing balances the slack along back-to-back latch paths to reduce the overall delay cost. When *true*, no slack balancing will occur during time borrowing.

#### disable\_library\_transition\_degradation

When false (the default), **report\_timing** and other commands that use timing in dc\_shell use the transition degradation table in the library to determine the net transition time. When *true*, the timing commands behave as though there were no transition degradation across the net.

## disable\_library\_transition\_degradation

When false (the default), **report\_timing** and other commands that use timing in dc\_shell try to balance the slack between paths. When true, the cycle time is portioned such that the first path attempts to make timing and the second path only gets the remainder of the delay.

#### timing\_self\_loops\_no\_skew

This Boolean variable affects the behavior, runtime, and cpu usage of **report\_timing** and **compile**. When *true*, register. When *false* (the default value), clock skew is not eliminated; thus, the timing for such paths is pessimistic. To obtain the more accurate behavior of no clock skew (uncertainty) for such paths, set the variable to *true*, but note that runtime and memory usage may increase significantly.

#### true\_delay\_prove\_false\_backtrack\_limit

An integer variable that specifies the number of backtracks to be used by **report\_timing -true** in searching for false paths; **-1** specifies unlimited backtracking. The default is 1000. One of a pair of variables that includes **true delay prove true backtrack limit**.

#### true\_delay\_prove\_true\_backtrack\_limit

An integer variable that specifies the number of backtracks to be used by **report\_timing -true** in searching for true paths; **-1** specifies unlimited backtracking. The default is 1000. One of a pair of variables that includes **true\_delay\_prove\_false\_backtrack\_limit**.

#### timing\_report\_attributes

Specifies the list of attributes to be reported with **report\_timing - attributes**. The current list of attributes supported are dont\_touch, dont\_use, map\_only, and size\_only.

#### disable case analysis

Determines whether constant propagation is performed in the design from pins either that are tied to a logic constant value, or for which a **case\_analysis** command is specified. By default, constant propagation happens if the **set\_case\_analysis** is specified or if the variable case\_analysis\_with\_logic\_constants is set to true, unless the variable

#### case\_analysis\_with\_logic\_constants

disable\_case\_analysis is set to false.

Determines whether constant propagation will be preformed if there are only logic constants in the circuit and there is no set\_case\_analysis command used. By default, logic constants are not propagated in the absense of set\_case\_analysis commands or case\_analysis\_with\_logic\_constants being set to true.

#### case\_analysis\_log\_file

Specifies the name of a log file to be generated during propagation of constant values from case analysis or from nets tied to logic zero or to logic one. The log file contains the list of all ports and pins that propagate constants.

#### enable\_slew\_degradation

When false (the default setting), optimization with physical information does not consider transition degradation across a net and only tries to fix transition violations on a per net basiss. Setting this variable to true will cause optimization with physical information to consider transition degradation across a net and try to fix transition violations on a per cell basis.

#### high\_fanout\_net\_threshold

Specifies the minimum number of loads for a net to be classified as a high-fanout net, the default is 1000. The delays and loads of high-fanout are computed using a simplified model assuming a fixed fanout number. The rationale behind this is that delays of high-fanout nets are expensive to compute but such nets are often unconstrained (as in the case of global reset nets, scan enable nets, and so on). So detailed delay calculations on such nets are expensive and usually unnecessary.

#### timing\_disable\_internal\_inout\_net\_arcs

This variable is used to disable bidirectional feedback paths that involve more than one cell. No path segmentation is required. By default this variable is true. If the variable is set false, then bidirectional feedback loop would be enabled.

#### timing\_disable\_internal\_inout\_cell\_paths

This variable is used to disable bidirectional feedback paths that are present within a cell. By default, the variable is true. If the variable is set false, then bidirectional feedback path would be present.

#### **SEE ALSO**

compile (2), create\_clock(2), report\_timing (2); create\_clock\_no\_input\_delay(3),
disable\_library\_transition\_degradation(3), timing\_self\_loops\_no\_skew(3),
true\_delay\_prove\_false\_backtrack\_limit(3), true\_delay\_prove\_true\_backtrack\_limit(3),
timing\_report\_attributes(3), disable\_case\_analysis(3),
case\_analysis\_with\_logic\_constants(3), case\_analysis\_log\_file(3),
enable\_slew\_degradation(3), high\_fanout\_net\_threshold(3).

# trackAssign\_XTalkParam

# **DESCRIPTION**

The **trackAssign\_XTalkParam** variable defines the cost for crosstalk prevention. Use this variable when is enabled.

## **SYNTAX**

set trackAssign\_XTalkParam value
The valid values of this variable range between 1 and 4. The default is 1.

# **EXAMPLE**

To define the cost for crosstalk prevention, enter

set trackAssign\_XTalkParam 3

# trackAssign\_densityDriven

## **DESCRIPTION**

The **trackAssign\_densityDriven** variable specifies the mode of density driven for track assignment.

### **SYNTAX**

```
set trackAssign_densityDriven value
Value
Description
-1
Tries to spread wires looking at one extra track if timing or crosstalk is enabled
(the default)
Does not perform spreading
1
Tries to spread wires looking at one extra track
2
Should only be set when design is lower than 60% utilization because this will use
more CPU. Misusing this when design is not sparse can cause negative impact.
```

```
'|0's
(331'|
(TWu(ul's0 &
'|
(40u'
'|
(41u'

f2.a+
.mk 32
```

```
'|0's
(331'
(TWu(ul's0
                                                      &
(40u′
' |
(41u′
'|0's
(331'
(TWu(ul's0
                                                      &
' |
(40u′
'|
(41u′
'|0's
(331'
(TWu(ul's0
'
(40u′
(41u′
'|0's
(331'
(TWu(ul's0
                                                      &
′
(40u′
' |
(41u′
```

f2.b+
.mk 32

# **EXAMPLE**

To spread wires looking at one extra track, enter set trackAssign\_densityDriven 1

# $track Assign\_even Space Adjustment\\$

## **DESCRIPTION**

The **trackAssign\_evenSpaceAdjustment** variable specifies the mode of cost calculation for wire spreading.

### **SYNTAX**

(40u′

```
set trackAssign_evenSpaceAdjustment value
Value
Description
1
Tries every track sequentially.
2
Tries every other track first (the default)
3
Tries every third track first
'|0's
(331'|
(TWu(ul's0 &
′ |
(40u'
(41u'
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'|
(TWu(ul's0
```

```
' |
(41u′
'|0's
(331'
(TWu(ul's0
                                                        &
' |
(40u′
' |
(41u′
'|0's
(331'|
(TWu(ul's0
                                                        &
′ |
(40u′
(41u′
```

# **EXAMPLE**

To try every third track first, enter set trackAssign\_evenSpaceAdjustment 3

# trackAssign\_minimizeJog

## **DESCRIPTION**

The trackAssign\_minimizeJog variable specifies the mode to minimize jogs.

## **SYNTAX**

```
set trackAssign_minimizeJog value
Value
Description
0
Normal operation (the default).
1
Minimizes jogs near nonstandard-cell pins.
'|0's
(331'|
(TWu(ul's0 &
′ |
(40u′
(41u'
                                        f2.a+
                                        .mk 32
                                         f2.b+
                                        .mk 32
'|0's
(331'|
(TWu(ul's0
(40u'
′
(41u′
'|0's
(331'|
```

```
(TWu(ul's0 & (40u' ' | (41u'
```

# **EXAMPLE**

To minimize jogs near the nonstandard-cell pins, enter set trackAssign\_minimizeJog 1

# trackAssign\_noOffGridRouting

## **DESCRIPTION**

The **trackAssign\_noOffGridRouting** variable specifies the switch for off-grid routing on macro pins.

## **SYNTAX**

```
set trackAssign_noOffGridRouting value
Value
Description
0
Automatically uses off grid for macro pins (the default)
1
Puts all the wires on grid
'|0's
(331'
(TWu(ul's0 &
(40u'
(41u'
                                        f2.a+
                                        .mk 32
                                        f2.b+
                                        .mk 32
'|0's
(331'
(TWu(ul's0
                                                    &
(40u'
′ |
(41u′
' | 0's
```

```
(331'|
(TWu(ul's0 & &
'|
(40u'
'|
(41u'
```

# **EXAMPLE**

To put all the wires on grid, enter set trackAssign\_noOffGridRouting 1

# trackAssign\_noiseThreshold

## **DESCRIPTION**

The **trackAssign\_noiseThreshold** variable specifies the noise threshold for track assignment.

#### **SYNTAX**

set trackAssign\_noiseThreshold value The valid values of this variable range between 0.000 and 1.000. The default is 0.450.

## **EXAMPLE**

To specify the noise threshold for track assignment as 0.350, enter set trackAssign\_noiseThreshold 0.350

# trackAssign\_parallelLimit

## **DESCRIPTION**

The trackAssign\_parallelLimit variable is used to specify parallel lengths limit. Use this variable when is enabled.

## **SYNTAX**

set trackAssign\_parallelLimit value
The valid values of this variable range between 0 and 10000000. The default is 0.

# **EXAMPLE**

To specify parallel length limit as 500, enter

set trackAssign\_parallelLimit 500

# trackAssign\_parallelLimitMode

## **DESCRIPTION**

The **trackAssign\_parallelLimitMode** variable is set to break long wire mode on or off. When it is on, track assignment breaks the long wire if it exceeds the parallel length or the capacitance limit.

## **SYNTAX**

```
set trackAssign_parallelLimitMode value
Value
Description
0
Does not check parallel lengths (the default).
1
Limits the parallel length of any two wires to 'n' user unit.
'|0's
(331'
(TWu(ul's0 &
(40u'
(41u'
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'|
(TWu(ul's0
                                                   &
'
(40u'
(41u′
```

```
'|0's
(331'|
(TWu(ul's0 &
'|
(40u'
'|
(41u'
```

# **EXAMPLE**

To ignore breaking long wires even when parallel length or capacitance limit is exceeded, enter

set trackAssign\_parallelLimitMode 0

# trackAssign\_runTimingMode

## **DESCRIPTION**

The **trackAssign\_runTimingMode** variable turns enables or disables the timing-driven track assignment. A value set to timing cost decides the importance of timing relative to wire length during track assignment. By default timing-driven track assignment is disabled.

## **SYNTAX**

```
set trackAssign_runTimingMode value
Value
Description
0
Does not perform timing-driven track assignment (the default)
1
Performs timing-driven track assignment
'|0's
(331'
(TWu(ul's0 &
' |
(40u'
(41u'
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'
(TWu(ul's0
                                                    &
′
(40u'
(41u'
```

# **EXAMPLE**

To perform timing-driven track assignment, enter set trackAssign\_runTimingMode 1

# trackAssign\_runXTalkIter

## **DESCRIPTION**

The trackAssign\_runXTalkIter variable allows you to specify the number of extra iterations for crosstalk during track assignment. The default number of iterations are determined automatically. Use this variable when is enabled.

## **SYNTAX**

set trackAssign\_runXTalkIter value
The valid values of this variable range between -1 and 5. The default is -1.

## **EXAMPLE**

To specify the number of extra iterations for crosstalk in track assignment, enter axSetIntParam "trackAssign" "trackAssign\_runXTalkIter" 4

# trackAssign\_runXTalkMode

## **DESCRIPTION**

The **trackAssign\_runXTalkMode** variable is used to enable or disable the crosstalk mode during track assignment.

## **SYNTAX**

```
set trackAssign_runXTalkMode value
Value
Description
0
Does not try to minimize crosstalk (the default).
1
Minimizes crosstalk-induced delay and noise.
'|0's
(331'
(TWu(ul's0 &
(40u'
(41u'
                                        f2.a+
                                        .mk 32
                                        f2.b+
                                        .mk 32
'|0's
(331'
(TWu(ul's0
                                                    &
(40u'
′ |
(41u′
' | 0's
```

```
(331'|
(TWu(ul's0 &
'|
(40u'
'|
(41u'
```

# **EXAMPLE**

To minimize crosstalk-induced delay and noise, enter set trackAssign\_runXTalkMode 1

# trackAssign\_timingCost

## **DESCRIPTION**

The **trackAssign\_timingCost** variable sets the weight given to timing relative to the wire length during track assignment. This variable is effective only when is set to 1, which runs track assignment in timing-driven mode.

## **SYNTAX**

set trackAssign\_timingCost value
The valid values of this variable range between 1 and 10. The default is 1.

## **EXAMPLE**

To specify the cost for timing optimization, enter

set trackAssign\_timingCost 6

# $track Assign\_try Global Layer First$

## **DESCRIPTION**

The trackAssign\_tryGlobalLayerFirst variable specifies the mode to use global layer first.

## **SYNTAX**

```
set trackAssign_tryGlobalLayerFirst value
Value
Description
0
Do not try to use global layer.
1
Try to use global layer in the first iteration (the default).
'|0's
(331'
(TWu(ul's0 &
(40u'
(41u'
                                        f2.a+
                                        .mk 32
                                        f2.b+
                                        .mk 32
'|0's
(331'
(TWu(ul's0
                                                    &
(40u'
′ |
(41u′
' | 0's
```

```
(331'|
(TWu(ul's0 & &
'|
(40u'
'|
(41u'
```

# **EXAMPLE**

```
To ignore using global layer, enter set trackAssign_tryGlobalLayerFirst 0
```

# trackAssign\_tryGlobalLayerOnly

## **DESCRIPTION**

The trackAssign\_tryGlobalLayerOnly variable specifies the mode to use only global layer during track assignment.

## **SYNTAX**

```
set trackAssign_tryGlobalLayerOnly value
Value
Description
-1
Try the global layers only if timing or crosstalk is enabled (the default)
0
Allow to try layers other than global layers in second phase.
1
Try only the global layers.
'|0's
(331'|
(TWu(ul's0 &
′ |
(40u'
(41u'
                                        f2.a+
                                       .mk 32
                                        f2.b+
                                       .mk 32
'|0's
(331'|
(TWu(ul's0
′
(40u′
```

```
'|
(41u'
'|0's
(331'|
(TWu(ul's0
                                                     &
′
(40u′
′
(41u′
'|0's
(331'|
(TWu(ul's0
                                                     &
'|
(40u′
(41u′
```

# **EXAMPLE**

# $track Assign\_variable Width Adjustment$

## **DESCRIPTION**

The **trackAssign\_variableWidthAdjustment** variable specifies the width adjustment for fat wire tracks. The calculation of number of tracks for a fat wire will occupy is sometime too conservative, that is, track assignment will reserve too many tracks for each fat wire. The **trackAssign\_variableWidthAdjustment** variable can help reduce the demand and pack the fat wires more tightly.

## **SYNTAX**

```
set trackAssign variableWidthAdjustment value
Value
Description
0
Uses the track count from detail route(the default).
1
Uses the track count from detail route -1
2.
Uses the track count from detail route -2
3
Uses the track count from detail route -3
Uses the track count from detail route -4
5
```

```
Uses the track count from detail route -5
```

```
'|0's
(331'
(TWu(ul's0 &
' |
(40u′
' |
(41u′
                                          f2.a+
                                         .mk 32
                                          f2.b+
                                         .mk 32
'|0's
(331'|
(TWu(ul's0
                                                       &
(40u′
′
(41u′
'|0's
(331'|
(TWu(ul's0
                                                       &
′ |
(40u′
' |
(41u′
'|0's
(331'
(TWu(ul's0
                                                       &
' |
(40u′
' |
(41u′
'|0's
(331'|
(TWu(ul's0
                                                       &
(40u'
'
(41u′
```

```
'|0's
(331'|
(TWu(ul's0 & &
'|
(40u'
'|
(41u'

'|0's
(331'|
(TWu(ul's0 & &
'|
(40u'
'|
(41u'
```

# **EXAMPLE**

To specify the width adjustment for fat wire tracks, enter set trackAssign\_variableWidthAdjustment 2

# track\_attributes

Contains attributes related to track.

## **DESCRIPTION**

Contains attributes related to track.

You can use **get\_attribute** to determine value of an attribute, and use **report\_attribute** to get a report of all attributes on specified track. Specified with **list\_attribute -class track -application**, the definition of attributes can be listed.

## **Track Attributes**

bbox

Specifies the bounding-box of a track. The **bbox** is represented by a **rectangle**. The format of a *rectangle* specification is {{llx lly} {urx ury}}, which specifies the lower-left and upper-right corners of the rectangle. The *bbox* of a track is calculated by the **origin** and **orientation** of its cell and the actual **bbox** of its corresponding terminal from the child MW design. This attribute is read-only.

bbox 11

Specifies the lower-left corner of the bounding-box of a track. The  $bbox_11$  is represented by a point. The format of a point specification is  $\{x\ y\}$ .

You can get the **bbox\_11** of a track by accessing the first element of its **bbox**. This attribute is read-only.

bbox\_llx

Specifies x coordinate of the lower-left corner of the bounding-box of a track.

The data type of **bbox\_llx** is double.

This attribute is read-only.

bbox\_11y

Specifies y coordinate of the lower-left corner of the bounding-box of a track.

The data type of **bbox\_lly** is double.

This attribute is read-only.

bbox\_ur

Specifies the upper-right corner of the bounding-box of a track.

The **bbox\_ur** is represented by a **point**. The format of a *point* specification is  $\{x, y\}$ .

You can get the **bbox\_ur** of a track by accessing the second element of its **bbox**.

This attribute is read-only.

bbox\_urx

Specifies x coordinate of the upper-right corner of the bounding-box of a track.

```
The data type of bbox_urx is double.
         This attribute is read-only.
bbox ury
         Specifies y coordinate of the upper-right corner of the bounding-box of a
         The data type of bbox_ury is double.
         This attribute is read-only.
cell_id
         Specifies Milkyway design ID in which a track object is located.
         This attribute is read-only.
count
         Specifies the number of grid of a track.
         The data type of count is integer.
         This attribute is read-only.
direction
         Specifies the routing direction of a track.
         The valid values can be: X, Y.
         This attribute is read-only.
layer
         Specifies the layer name where a track object is located on.
         This attribute is read-only.
name
         Specifies the object name of a track.
         This attribute is read-only.
object_class
         Specifies object class name of a track, which is track.
         This attribute is read-only.
object_id
         Specifies object ID in Milkyway design file.
         This attribute is read-only.
         Specifies track step of a track.
```

space

The data type of space is integer. This attribute is read-only.

start

Specifies start position of a track. The data type of **start** is coordinate point. This attribute is read-only.

stop

Specifies end position of a track. The data type of **stop** is coordinate point. This attribute is read-only.

# **SEE ALSO**

get\_attribute(2),
list\_attribute(2),
report\_attribute(2).

# ungroup\_keep\_original\_design

Controls ungroup and compile command to keep the original design when a design is ungrouped in XG mode.

### **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

none

## **DESCRIPTION**

By default, **ungroup** and **compile** in XG, will delete the original design if all the instances of a design has be ungrouped and there are no other references to the design from anywhere else.

When set to true, the original design is preserved.

For example, if are two instances of design mid named mid1 and mid2 and **ungroup** - **flatten** -all is issued, after ungroup collapses the hierarchies, the design called mid is deleted from memory if there are no other references to the design from elsewhere. This variable is used to change the behaviour. When this variable is set to true explicitly, the ungrouped design will be preserved.

## **SEE ALSO**

ungroup(2)
set\_ungroup(2)

# uniquify\_keep\_original\_design

Controls uniquify command to keep the original design when a multiply instantiated design is uniqufied in XG mode.

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

none

## **DESCRIPTION**

By default, **uniquify** in XG, will delete the original design if all the instances of a design has been uniquiiied and there are no other references to the design from anywhere else.

When set to true, the original design is preserved.

For example, if are two instances of design mid, uniquify creates two new designs mid\_1 and mid\_2. By default the original design "mid" is deleted in XG. This variable is used to change the behaviour.

## **SEE ALSO**

uniquify(2)

# uniquify\_naming\_style

Specifies the naming convention to be used by the uniquify command.

## **TYPE**

string

## **DEFAULT**

## **GROUP**

system\_variables

## **DESCRIPTION**

Specifies the naming convention to be used by the **uniquify** command. The variable string must contain only one %s (percent s) and one %d (percent d) character sequence. To use a percent sign in the design name, two are needed in the string (%%).

To determine the current value of this variable, type **printvar** uniquify\_naming\_style. For a list of all system variables and their current values, use the **print\_variable\_group system** command.

## **SEE ALSO**

uniquify(2)
system\_variables(3)

# upf\_extension

Sets the variable to false to disable writing of UPF extension commands in save\_upf.

## **TYPE**

Boolean

## **DEFAULT**

true

## **GROUP**

mν

## **DESCRIPTION**

This variable controls whether the **save\_upf** command writes UPF extension commands such as **set\_related\_supply\_net** into UPF files. By default, UPF extension commands are written by **save\_upf** in the following format:

```
if {[info exists upf_extension] && upf_extension} {
<upf_extension_command>
}
```

If **upf\_extension** is set to false, these lines are not written by **save\_upf**. The UPF extension command itself continues to be written by **write\_script**, and continues to be readable by the **source** and **load\_upf** commands.

All tools, including third party tools, that need to support the UPF extension commands must predefine the **upf\_extension** Tcl variable as true.

## **SEE ALSO**

set\_related\_supply\_net(2)

# use\_port\_name\_for\_oscs

Specifies that when off-sheet connectors for nets also have ports on them, they are given the name of the port.

### **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

schematic\_variables

## **DESCRIPTION**

Specifies that when off-sheet connectors for nets also have ports on them, they are given the name of the port. The value of *true* is the default for this partitioning option. When the value is set to *false*, the connectors are given the name of the net.

To determine the current value of this variable, type **printvar use\_port\_name\_for\_oscs**. For a list of all **schematic** variables and their current values, use the **print\_variable\_group schematic** command.

## **SEE ALSO**

schematic\_variables(3)

# verbose\_messages

Causes more explicit system messages to be displayed during the current Design Analyzer dc\_shell session.

## **TYPE**

Boolean

## **DEFAULT**

true

## **GROUP**

system\_variables

## **DESCRIPTION**

Causes more explicit system messages to be displayed during the current Design Analyzer dc\_shell session. The default is true.

To determine the current value of this variable, type **printvar verbose\_messages**. For a list of all **system** variables and their current values, type **print\_variable\_group system**.

# **SEE ALSO**

system\_variables(3)

# verilogout\_equation

Writes Verilog "assign" statements (Boolean equations) for combinational gates, rather than gate instantiations.

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

hdl\_variables

## **DESCRIPTION**

Writes Verilog "assign" statements (Boolean equations) for combinational gates, rather than gate instantiations. The default value is false.

To determine the current value of this variable, use **printvar verilogout\_equation**. For a list of all **hdl** variables and their current values, use the **print\_variable\_group hdl** command.

## **SEE ALSO**

# verilogout\_higher\_designs\_first

Writes Verilog "modules" so that the higher level designs come before lower level designs, as defined by the design hierarchy.

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

hdl\_variables

## **DESCRIPTION**

Writes Verilog "modules" so that higher level designs come before lower level designs, as defined by the design hierarchy. The default is to write lower level designs first.

To determine the current value of this variable, use **printvar verilogout\_higher\_designs\_first**. For a list of all **hdl** variables and their current values, use the **print\_variable\_group hdl** command.

## **SEE ALSO**

# verilogout\_ignore\_case

Instructs the compiler not to consider case when comparing identifiers to Verilog reserved words.

### **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

hdl\_variables

## **DESCRIPTION**

Instructs the compiler not to consider case when comparing identifiers to Verilog reserved words.

When an identifier is equal to a reserved word, the identifier is "escaped" by putting a backslash ('\') in front of it. When this variable is set to *false*, case is considered. When set to *true*, case is ignored in the comparison.

Therefore, if **verilogout\_ignore\_case** is set to *true*, the default allows an identifier BUF to pass unchanged, BUF becoming \BUF.

To determine the current value of this variable, type **printvar verilogout\_ignore\_case**. For a list of all **hdl** variables and their current values, type **print\_variable\_group hdl**.

## **SEE ALSO**

# verilogout\_include\_files

Specifies to the write -f verilog command to write an include statement that will have the name of the value you set for this variable.

## **TYPE**

list

## **DEFAULT**

11 11

## **GROUP**

hdl\_variables

## **DESCRIPTION**

Specifies to the **write -f verilog** command to write an include statement that will have the name of the value you set for this variable. For example, when **verilogout\_include\_files**={"my\_header.v"}, you see an include "my\_header.v" in your Verilog output.

To determine the current value of this variable, type **printvar verilogout\_include\_files**. For a list of all **hdl** variables and their current values, type **print\_variable\_group hdl**.

## **SEE ALSO**

write(2)
hdl\_variables(3)

# verilogout\_no\_tri

Declares three-state nets as Verilog "wire" instead of "tri." This variable is useful in eliminating "assign" primitives and "tran" gates in the Verilog output.

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

hdl\_variables

## **DESCRIPTION**

Declares three-state nets as Verilog "wire" instead of "tri." This variable is useful in eliminating "assign" primitives and "tran" gates in the Verilog output.

To determine the current value of this variable, use **printvar verilogout\_no\_tri**. For a list of all **hdl** variables and their current values, use the **print\_variable\_group hdl** command.

## **SEE ALSO**

# verilogout\_show\_unconnected\_pins

Instructs the Verilog writer in dc\_shell to write out all of the unconnected instance pins, when connecting module ports by name. For example, modb b1 (.A(in),.Q(out),.Qn()).

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

hdl\_variables

## **DESCRIPTION**

Instructs the Verilog writer in dc\_shell to write out all of the unconnected instance pins, when connecting module ports by name. For example, modb b1 (.A(in),.Q(out),.Qn()).

When this variable is set to false (the default), the Verilog writer does not write out any unconnected pins. For example, modb b1 (.A(in),.Q(out)).

To determine the current value of this variable, use **printvar verilogout\_show\_unconnected\_pins**. For a list of all **hdl** variables and their current values, use the **print\_variable\_group hdl** command.

## **SEE ALSO**

# verilogout\_single\_bit

Instructs the compiler not to output vectored ports in the Verilog output. All vectors are written as single bits.

## **TYPE**

Boolean

## **DEFAULT**

false

## **GROUP**

hdl\_variables

## **DESCRIPTION**

Instructs the compiler not to output vectored ports in the Verilog output. All vectors are written as single bits.

To determine the current value of this variable, use **printvar verilogout\_single\_bit**. For a list of all **hdl** variables and their current values, use the **print\_variable\_group hdl** command.

## **SEE ALSO**

# verilogout\_unconnected\_prefix

Instructs the Verilog writer in dc\_shell to use the name SYNOPSYS\_UNCONNECTED\_ to create unconnected wire names. The general form of the name is SYNOPSYS\_UNCONNECTED\_%d.

### **TYPE**

string

### **DEFAULT**

SYNOPSYS\_UNCONNECTED\_

## **GROUP**

hdl\_variables

## **DESCRIPTION**

Instructs the Verilog writer in dc\_shell to use the name (SYNOPSYS\_UNCONNECTED\_) to create unconnected wire names. The general form of the name is SYNOPSYS\_UNCONNECTED\_%d.

The purpose of this variable is to avoid conflict with the name already used in the design.

To determine the current value of this variable, use **printvar verilogout\_unconnected\_prefix**. For a list of all **hdl** variables and their current values, use the **print\_variable\_group hdl** command.

## **SEE ALSO**

# vhdlio\_variables

### **SYNTAX**

```
string vhdllib_architecture = "VITAL"
Boolean vhdllib_glitch_handle = "true"
Boolean vhdllib_logic_system = "ieee-1164"
Boolean vhdllib_logical_name = ""
Boolean vhdllib_negative_constraint = "false"
string vhdllib_pulse_handle =
                                "use vhdllib_glitch_handle"
Boolean vhdllib_sdf_edge = "false"
Boolean vhdllib_tb_compare = "0"
Boolean vhdllib tb x eq dontcare = "false"
Boolean vhdllib_timing_checks = "true"
Boolean vhdllib_timing_mesg = "true"
Boolean vhdllib_timing_xgen = "false"
Boolean vhdllib_vital_99 = "false"
string vhdlout_architecture_name = "SYN_%a_%u"
string vhdlout_bit_type = "std_logic"
Boolean vhdlout_bit_type_resolved =
string vhdlout_bit_vector_type = "std_logic_vector"
list vhdlout_conversion_functions = {}
Boolean vhdlout_dont_create_dummy_nets = "false"
Boolean vhdlout_dont_write_types = "FALSE"
Boolean vhdlout_equations = "FALSE"
Boolean vhdlout_follow_vector_directions = "true"
Boolean vhdlout_lower_design_vector = "TRUE"
string vhdlout_one_name = "'1'"
string vhdlout_package_naming_style = "CONV_PACK_%d"
string vhdlout_preserve_hierarchical_types = "VECTOR"
Boolean vhdlout_separate_scan_in =
                                     "FALSE"
string vhdlout_single_bit = "USER"
Boolean vhdlout_synthesis_off = "TRUE"
string vhdlout_target_simulator = ""
string vhdlout_three_state_name = "'Z'"
string vhdlout_three_state_res_func = ""
float vhdlout_time_scale =
string vhdlout_top_configuration_arch_name = "A"
string vhdlout_top_configuration_entity_name = "E"
string vhdlout_top_configuration_name = "CFG_TB_E"
string vhdlout_unknown_name = "'X'"
list vhdlout_use_packages = "IEEE.std_logic_1164"
string vhdlout_wired_and_res_func = ""
string vhdlout_wired_or_res_func = ""
Boolean vhdlout_write_architecture = "TRUE"
Boolean vhdlout_write_components = "TRUE"
Boolean vhdlout_write_entity = "TRUE"
Boolean vhdlout_write_top_configuration = "FALSE"
string vhdlout_zero_name = "'0'"
string write_test_vhdlout = "textio"
```

## **DESCRIPTION**

Variables that directly affect the **write**, **write\_lib**, and **write\_test** commands for VHDL format.

The VHDL library variables (**vhdllib**) determine the timing violation behavior (for example, hazards and forbidden timing events) of the generated VHDL library. For more information on VHDL library variables, refer to the *Library Compiler Reference Manual: VHDL Libraries*.

The VHDL output variables (**vhdlout**) determine the format of the VHDL design output file. For more information on VHDL output variables, refer to the VHDL Compiler Reference Manual: VHDL Libraries and the **hdl\_variables** and **io\_variables** manual pages.

To view this manual page online, type man vhdlio\_variables. To view an individual variable description, type man var\_name.

#### vhdllib\_architecture

Determines the VHDL model types for the **write\_lib** command to generate. **VITAL** selects VITAL models.

## vhdllib\_glitch\_handle

When true (the default value), timing hazards have glitch-forced (glitch on detect) Xs. When false, Xs are spike-forced (glitch on event).

#### vhdllib\_logic\_system

Selects the logic system in which to create the VHDL libraries. The default value (ieee-1164) is the only valid choice available. It represents the IEEE Std 1164.1 logic system. Do not change the value of this variable to anything other than ieee-1164.

### vhdllib\_logical\_name

Defines the logical name to be used by the VHD libraries.

### vhdllib\_negative\_constraint

When **true**, all cells in the generated VITAL library can handle negative timing constraints, ignoring the cell attribute **handle\_negative\_constraint** value set in the technology library. When **false** (the default), only cells in the generated VITAL library whose cell attribute **handle\_negative\_constraint** is **true** can handle negative timing constraints.

#### vhdllib\_pulse\_handle

Specifies whether timing hazards are to have glitch\_forced (glitch on detect) or spike\_forced (glitch on event) Xs. Default value is **true**.

## vhdllib\_sdf\_edge

Determines whether edge information is to be added to delay generics in VITAL libraries. The default value is **false**.

#### vhdllib\_tb\_compare

Controls library testbench generation. No testbenches are created if this variable is set to **0** (the default). Otherwise, **vhdllib\_tb\_compare** specifies the default value for the testbench's **Cmp\_Algorithm** generic integer flag. The greater the number from 1 to 5, the more rigorous the verification.

### vhdllib\_tb\_x\_eq\_dontcare

Specifies the default value for the  $X_{Eq}$  DontCare generic Boolean flag of the testbenches. If  $X_{Eq}$  DontCare is true, X states are ignored during output comparisons. The default is false.

### vhdllib\_timing\_checks

Determines the default value of the cell **TimingChecksOn** generic Boolean flag in VITAL model. The default value is **true**.

### vhdllib\_timing\_mesg

Determines the value of GlitchMode parameter for VitalPropagatePathDelay procedure in VITAL model. The default is true.

#### vhdllib\_timing\_xgen

Determines the default value for the **XGenerationOn** generic Boolean flag in the VITAL model. The default is false.

#### vhdllib vital 99

Determines whether VITAL libraries are to incorporate changes for VITAL 99. The default is **false**.

#### vhdlout\_architecture\_name

Determines the name that will be used for the architecture the **write -f vhdl** command writes out.

### vhdlout\_bit\_type

Sets the basic bit type in a design written to VHDL. This is useful when your design methodology is based on a logic value system that is not std\_logic. The default is std logic.

#### vhdlout\_bit\_type\_resolved

When **true** (the default value), prevents **VHDLout** from creating new bus resolution functions when writing wired logic. When **false**, **vhdlout** creates bus resolution functions for signals with more than one driver. Set this variable to **true** if the **vhdlout\_bit\_type** is a resolved type.

#### vhdlout bit vector type

Sets the basic bit\_vector type in a design written to VHDL. This is useful when your design methodology is based on a logic value system that is not std\_logic.

## vhdlout\_conversion\_functions

Overrides conversion functions that are written out. The value of this variable is a list of lists. Each lower level list is a list of three strings representing the "from type," the "to type," and the function used for the conversion.

#### vhdlout\_dont\_create\_dummy\_nets

When true, the vhdl writer does not create any dummy nets for connecting unused pins or ports.

#### vhdlout dont write types

When true, and if **vhdlout\_single\_bit** is false (the default value), type declarations for any types that are declared in the original VHDL are not written. Only special types needed by **vhdlout** are declared, and are given

unique names. Other types should be declared in a user-defined package using **vhdlout use packages**.

#### vhdlout\_equations

When *true*, combinational logic is written as technology-independent Boolean equations, and sequential logic is written as technology-independent wait statements. When *false* (the default value), all logic is written as technology-specific netlists.

### vhdlout\_follow\_vector\_direction

When **true** (the default value), the VHDL writer writes out correct array range direction. For example, 10 down to 0, if the original is 10 down to 0.

#### vhdlout\_lower\_design\_vector

Determines the way in which the **write -f vhdl** command writes out ports on lower-level designs. The default value is **true**.

#### vhdlout\_one\_name

Determines the literal name for constant bit value '1' in a design written to VHDL. This is useful when your design methodology is based on a more general logic value than "BIT". This variable is used with **vhdlout\_bit\_type**.

#### vhdlout\_package\_naming\_style

Determines the name used for the type conversion packages written out by vhdlout.

### vhdlout\_preserve\_hierarchical\_types

Affects how ports on lower-level designs are written out with **write -f vhdl**. A lower-level design is instantiated by any of the designs being written out. In contrast, ports on top-level designs are controlled by **vhdlout\_single\_bit**. Allowed values are *USER*, *VECTOR* (the default), and *BIT*. For definitions of the allowed values, refer to the **vhdlout\_preserve\_hierarchical\_types** manual page.

### vhdlout separate scan in

Affects how the scan chain is written out in VHDL. When **true**, the scan chain is written out as a separate file from the design; when *false* (the default value), the scan chain is written out in the same file as the design.

### vhdlout\_single\_bit

Affects how ports on the top-level design are written out. Lower level design ports are controlled by **vhdlout\_preserve\_hierarchical\_types**. A design is considered lower level if it is instantiated by any of the designs being written out.

#### vhdlout synthesis off

This variable has an effect only if **vhdlout\_write\_top\_configuration** is **true**. When **vhdlout\_synthesis\_off** is **true** (the default), if

vhdlout\_write\_top\_configuration is also true, write -format vhdl writes out
"synthesis\_off" and "synthesis\_on" at the beginning and at the end of the
configuration statement. When vhdlout\_synthesis\_off is false, write -format
vhdl does not write out these strings.

### vhdlout\_target\_simulator

Names the target simulator to which the VHDL file is written. Currently, the

only valid value is xp.

#### vhdlout\_three\_state\_name

Names the high impedance bit value used for three-state device values. The default is Z.

#### vhdlout\_three\_state\_res\_func

Names a user-supplied three-state resolution function, which must be in one of the packages specified by **vhdlout\_use\_packages**. If this variable is set to an empty string, a default three-state resolution function is written out, if needed. The default three-state resolution function drives a signal to "unknown" if the signal is driven more than once by logic zero or logic one.

#### vhdlout\_time\_scale

Specifies the scaling of the delays the tool writes to timing files, in Synopsys VHDL format. The **write\_timing** command writes delays from the tool to timing files.

#### vhdlout\_top\_configuration\_arch\_name

Determines the name of the outside architecture. Depending on the setting of **vhdlout\_write\_top\_configuration**, a configuration statement is written out by vhdlout.

### vhdlout\_top\_configuration\_entity\_name

Determines the name of the outside entity. Depending on the setting of **vhdlout\_write\_top\_configuration**, a configuration statement is written by vhdlout.

#### vhdlout top configuration name

Determines the name of the configuration that is written out under control of **vhdlout\_write\_top\_configuration**.

### vhdlout\_top\_design\_vector

Affects the way in which the **write -f vhdl** command writes out ports on the top-level design.

#### vhdlout unconnected pin prefix

Affects the way in which the  $\mathbf{write}$  -f  $\mathbf{vhdl}$  command writes out unconnected pin names.

### vhdlout\_unknown\_name

Specifies the value used to drive a signal to the unknown state. The default for this variable is X.

### vhdlout\_use\_packages

A list of package names. A "use" clause is written into the VHDL file for each of these packages for all entities. If this variable is not set, or is set to an empty list ({}), it has no effect on the **write** command.

## vhdlout\_wired\_and\_res\_func

Specifies the name of a wired AND resolution function. This user-supplied function must be in one of the packages specified by **vhdlout\_use\_packages**. If this variable is set to an empty string, a default wired AND resolution function is written out, if needed.

#### vhdlout\_wired\_or\_res\_func

Specifies the name of a wired OR resolution function. This user-supplied function must be in one of the packages specified by **vhdlout\_use\_packages**. If this variable is set to an empty string, a default wired OR resolution function is written out, if needed.

#### vhdlout write architecture

When **true** (the default value), **vhdlout** writes architecture declarations. When false, no architecture declarations are written. This variable may be used with **vhdlout\_write\_entity** and **vhdlout\_write\_top\_configuration** to control what information will be written out by the **write -format vhdl** command.

### vhdlout\_write\_components

When **true** (the default value), **vhdlout** writes component declarations for cells mapped to a technology library. When *false*, no component declarations are written. Component declarations are required by VHDL. If you set this variable to *false*, make sure that **vhdlout\_use\_packages** includes a package containing the necessary component declarations.

### vhdlout\_write\_entity

When **true** (the default value), **vhdlout** writes entity declarations. When false, no entity declarations are written. This variable may be used with **vhdlout\_write\_architecture** and **vhdlout\_write\_top\_configuration** to control the information that will be written out by the **write -format vhdl** command.

### vhdlout\_write\_top\_configuration

When **true**, **vhdlout** writes a configuration statement, if necessary. It is necessary when ports on the topmost design are written as vectors instead of user types. When *false*, no configuration statement is written.

#### vhdlout\_zero\_name

Determines the literal name for constant bit value '0' in a design written to VHDL. This is useful when your design methodology is based on a more general logic value than BIT. Used with  ${\bf vhdlout\_bit\_type}$ . The default is 0.

### write\_test\_vhdlout

Determines whether the **write\_test -format vhdl** command generates a VHDL test program in TEXTIO format.

## **SEE ALSO**

write(2)
write\_lib(2)
write\_test(2)
hdl\_variables(3)
io variables(3)

# vhdlout\_local\_attributes

This variable is obsolete.

**SYNTAX** 

**GROUP** 

**DESCRIPTION** 

# via attributes

Contains attributes related to via.

### **DESCRIPTION**

Contains attributes related to via.

You can use **get\_attribute** to determine value of an attribute, and use **report\_attribute** to get a report of all attributes on specified object. Specified with **list\_attribute -class via -application**, the definition of attributes can be listed.

## **Via Attributes**

```
array_size
```

Specifies array size of a via object. Its format is {col row}. The data type of array\_size is string. This attribute is read-only.

bbox

Specifies the bounding-box of a via. The **bbox** is represented by a **rectangle**. The format of a *rectangle* specification is {{llx lly} {urx ury}}, which specifies the lower-left and upper-right corners of the rectangle. The data type of **bbox** is string.

This attribute is read-only.

#### bbox\_11

Specifies the lower-left corner of the bounding-box of a via. The **bbox\_11** is represented by a **point**. The format of a *point* specification is  $\{x, y\}$ .

You can get the **bbox\_11** of a via, by accessing the first element of its **bbox**. The data type of **bbox\_11** is string.

This attribute is read-only.

#### bbox 11x

Specifies x coordinate of the lower-left corner of the bounding-box of a via. The data type of  $bbox_1lx$  is integer. This attribute is read-only.

### bbox\_11y

Specifies y coordinate of the lower-left corner of the bounding-box of a via. The data type of **bbox\_lly** is integer. This attribute is read-only.

#### bbox\_ur

Specifies the upper-right corner of the bounding-box of a via. The **bbox\_ur** is represented by a **point**. The format of a *point* specification is {x y}.

You can get the **bbox\_ur** of a via, by accessing the second element of its **bbox**. The data type of **bbox\_ur** is string.

This attribute is read-only.

#### bbox\_urx

Specifies x coordinate of the upper-right corner of the bounding-box of a via. The data type of **bbox\_urx** is integer.

This attribute is read-only.

#### bbox\_ury

Specifies y coordinate of the upper-right corner of the bounding-box of a via. The data type of **bbox\_ury** is integer. This attribute is read-only.

#### cell id

Specifies Milkyway design ID in which a via object is located. The data type of **cell\_id** is integer. This attribute is read-only.

#### center

Specifies the center position of a via object. The data type of **center** is string. This attribute is read-only.

#### col

Specifies number of horizontal columns of a via object. The data type of **col** is integer. This attribute is read-only.

#### layer

Specifies layer name list with which a via object is associated. Its format is {via\_layer lower\_layer upper\_layer}.

The data type of layer is string.

This attribute is read-only.

### lower\_layer

Specifies lower layer name. The data type of **lower\_layer** is string. This attribute is read-only.

#### name

Specifies name of a via object. The data type of **name** is string. This attribute is read-only.

### net\_id

Specifies object ID of the net associated with a via object. The data type of **net\_id** is integer. This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### net\_type

Specifies type of net associated with a via object. The data type of **net\_type** is string. This attribute is read-only.

#### object\_class

Specifies object class name of a via object, which is **via**. The data type of **object\_class** is string.

This attribute is read-only.

#### object\_id

Specifies object ID in Milkyway design file. The data type of **object\_id** is integer. This attribute is read-only.

#### object\_type

Specifies object type name, which can be **via**, **via\_array** or **via\_cell**. The data type of **object\_type** is string.

This attribute is read-only.

#### orientation

Specifies orientation of a via object. The data type of **orientation** is string. Its valid values are:

- N
- E
- S
- W
- FN
- FE
- FS
- FW

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object. However when object type is via\_cell, you can't change its **orientation**.

#### owner

Specifies Milkyway design file name in which a via is located. The data type of **owner** is string. This attribute is read-only.

## owner\_net

Specifies net name which a via is connected to. The data type of **owner\_net** is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### route\_type

Specifies route type of a via.
The data type of **route\_type** is string.
Its valid values are:

- User Enter or user\_enter
- Signal Route or signal\_route
- Signal Route (Global) or signal\_route\_global
- P/G Ring or pg\_ring
- Clk Ring or clk\_ring
- P/G Strap or pg\_strap
- Clk Strap or clk\_strap
- P/G Macro/IO Pin Conn or pg\_macro\_io\_pin\_conn
- P/G Std. Cell Pin Conn or pg\_std\_cell\_pin\_conn
- Zero-Skew Route or clk\_zero\_skew\_route
- Bus or bus
- Shield (fix) or shield
- Shield (dynamic) or shield\_dynamic
- Fill Track or clk\_fill\_track
- Unknown or unknown

It is determined by Tcl variable mw\_attr\_value\_no\_space whether **get\_attribute** or **report\_attribute** returns route\_type containing spaces or underscores. This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

row

Specifies number of vertical rows in a via object.

The data type of row is integer.

This attribute is read-only.

#### upper\_layer

Specifies upper layer name.

The data type of upper\_layer is string.

This attribute is read-only.

### via\_layer

Specifies via layer name.

The data type of via\_layer is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### via\_master

Specifies the via master, Äôs name defined in the library, Äôs technology file; for via\_cell, it is the library cell's name.

The data type of via\_master is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### x pitch

Specifies the center-to-center spacing of a via object in the horizontal direction.

The data type of **x\_pitch** is float.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### y\_pitch

Specifies the center-to-center spacing of a via object in the vertical direction.

The data type of **y\_pitch** is float.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

### **SEE ALSO**

```
get_attribute(2),
list_attribute(2),
mw_attr_value_no_space(3),
report_attribute(2),
set_attribute(2).
```

# view\_arch\_types

Sets the contents of the architecture option menu. Contains a list of host machine architectures you can use for background jobs from the Design Analyzer viewer.

### **TYPE**

list

# **DEFAULT**

sparcOS5 hpux10 rs6000 sgimips

# **GROUP**

view\_variables

### **DESCRIPTION**

Sets the contents of the architecture option menu. Contains a list of host machine architectures you can use for background jobs from the Design Analyzer viewer.

To determine the current value of this variable, use **printvar view\_arch\_types**. For a list of all **view** variables and their current values, use the **print\_variable\_group view** command.

### **SEE ALSO**

# view\_background

Specifies the background color of the Design Analyzer viewer.

# **TYPE**

string

# **DEFAULT**

black

### **GROUP**

view\_variables

# **DESCRIPTION**

Specifies the background color of the Design Analyzer viewer. Valid settings are white (the default) and black.

To determine the current value of this variable, type **printvar view\_background**. For a list of all **view** variables and their current values, type **print\_variable\_group view**.

# **SEE ALSO**

# view\_command\_log\_file

Names a file and its location that is to contain all text written to the Design Analyzer Command window.

# **TYPE**

string

# **DEFAULT**

"./view\_command.log"

### **GROUP**

view\_variables

### **DESCRIPTION**

Names a file and its location that is to contain all text written to the Design Analyzer Command window. The default is to set this variable.

To determine the current value of this variable, use **printvar view\_command\_log\_file**. For a list of all **view** variables and their current values, type **print\_variable\_group view**.

# **SEE ALSO**

command\_log\_file(3)
view\_log\_file(3)

# view\_execute\_script\_suffix

Displays only files with the stated suffixes, from directories you select in the Execute Script option window of the Setup menu of Design Analyzer.

### **TYPE**

list

### **DEFAULT**

".script .scr .dcs .dcv .dc .con .tcl"

# **GROUP**

suffix\_variables

### **DESCRIPTION**

Displays only files with the stated suffixes, from directories you select in the Execute Script option window of the Setup menu of Design Analyzer.

To determine the current value of this variable, type **printvar view\_execute\_script\_suffix**. For a list of all **suffix** variables and their current values, type **print\_variable\_group suffix**.

### **SEE ALSO**

suffix\_variables(3)

# view\_read\_file\_suffix

Displays only files with the stated suffixes, from directories you select with the Read option of the File menu of Design Analyzer.

### **TYPE**

list

# **DEFAULT**

db gdb sdb edif eqn fnc lsi mif NET pla st tdl v vhd vhdl xnf

### **GROUP**

suffix\_variables

### **DESCRIPTION**

Displays only files with the stated suffixes, from directories you select with the Read option of the File menu of Design Analyzer.

To determine the current value of this variable, type **printvar view\_read\_file\_suffix**. For a list of all **suffix** variables and their current values, type **print\_variable\_group suffix**.

### **SEE ALSO**

suffix\_variables(3)

# view\_report\_append

Specifies to the tool to append to the specified file the reports the Design Vision menus generate.

### **TYPE**

Boolean

### **DEFAULT**

true

### **GROUP**

view\_variables

### **DESCRIPTION**

Specifies to the tool to append to the specified file the reports the Design Vision menus generate. To achieve this result, set the value of this variable to *true* (the default).

For a list of all **view** variables and their current values, type **print\_variable\_group view**.

To determine the current value of this variable, enter one of the following commands, depending on which mode you are using:

### **SEE ALSO**

# view\_report\_interactive

Specifies to the tool to send to the command line view the reports generated by Design Vision menus.

### **TYPE**

Boolean

### **DEFAULT**

true

### **GROUP**

view\_variables

### **DESCRIPTION**

Specifies to the tool to send to the command line view the reports generated by Design Vision menus. To achieve this result, set the value of this variable to true.

For a list of all **view** variables and their current values, type **print\_variable\_group view**.

To determine the current value of this variable, type one of the following commands, depending on which mode you are using:

### **SEE ALSO**

# view\_report\_output2file

Specifies to the tool to send to the specified file the reports generated by Design Vision menus.

### **TYPE**

Boolean

### **DEFAULT**

false

### **GROUP**

view\_variables

### **DESCRIPTION**

Specifies to the tool to send to the specified file the reports generated by Design Vision menus.

To achieve this result, set the value of this variable to true. The default is false.

For a list of all **view** variables and their current values, type **print\_variable\_group view**.

To determine the current value of this variable, type one of the following commands, depending on which mode you are using:

```
prompt> printvar view_report_output2file
or
     dc_shell-t> printvar view_report_output2file
```

# **SEE ALSO**

# view\_variables

Directly affect the graphic display used by the Design Analyzer viewer.

### **SYNTAX**

```
string default_schematic_options = "-size infinite"
string test_design_analyzer_uses_insert_scan = "true"
string text_editor_command = "xterm -fn 8x13 -e vi %s &"
string text_print_command = "lpr -Plw"
string view_analyze_file_suffix = {"v", "vhd", "vhdl"}
list view_arch_types = {"apollo", "decmips", "hp700", "mips", "necmips", "rs6000",
                             "sgimips", "sonymips", "sparc"}
string view_background = "black"
string view_cache_images = "true"
string view_command_log_file = "./view_command.log"
integer view_command_win_max_lines = 1000
Boolean view_dialogs_modal = true
Boolean view_disable_cursor_warping = "true"
Boolean view_disable_error_windows = "false"
Boolean view_disable_output = "false"
integer view_error_window_count = 6
list view_execute_script_suffix = {".script", ".scr", ".dcs", ".dcsh", ".dc",
                                        ".con", ".wscr", ".rscr"}
string view_info_search_cmd = "/remote/src/syn/ice/cbu.slot3/infosearch/scripts/
InfoSearch"
string view_log_file = ""
string view_on_line_doc_cmd = ""
list view_read_file_suffix = {"db", "sdb", "edif", "eqn", "fnc", "lsi", "mif",
                                   "NET", "pla", "st", "tdl", "v", "vhd", "vhdl"}
string view_script_submenu_items = {"DA to SGE Transfer", "write_sge"}
list view_tools_menu_items =
                              {}
string view_use_small_cursor = ""
string view_use_x_routines = "true"
list view_write_file_suffix = {"db", "sdb", "do", "edif", "eqn", "fnc", "lsi",
                              "NET", "neted", "pla", "st", "tdl", "v", "vhd", "vhdl
", "xnf"}
string x11_set_cursor_background = ""
string x11_set_cursor_foreground = ""
integer x11_set_cursor_number = "-1"
Boolean view_report_interactive = "true"
Boolean view_report_output2file = "false"
Boolean view_report_append = "false"
```

### **DESCRIPTION**

Directly affect the graphic display used by the Design Analyzer viewer. Defaults are shown above, under "Syntax."

For a list of **view** variables and their current values, type **print\_variable\_group view**. To view this manual page online, type **help view\_variables**. To view an individual variable description, type **help var**, where var is the name of the

#### variable.

#### default\_schematic\_options

Specifies options to use when schematics are generated. When set to "-size infinite" (default), the schematic for a design is displayed on a single page. Used by the Design Analyzer.

#### test\_design\_analyzer\_uses\_insert\_scan

When true (the default), design\_analyzer executes insert\_scan when the Tools/ Test Synthesis.../Insert Internal Scan Circuitry... menu is selected in the Design Analyzer text window and the OK button is pushed. When false, design\_analyzer executes insert\_dft instead of insert\_scan.

# text\_editor\_command

Specifies the command that executes when the **Edit/File** menu is selected in the Design Analyzer text window.

#### text\_print\_command

Specifies the command that executes when the **File/Print** menu is selected in the Design Analyzer text window.

#### view\_analyze\_file\_suffix

This variable is a list of file extensions that specifies the files that are shown in the File/Analyze dialog. Its default value is "{.vhd, .v, .vhdl}".

#### view arch types

List of host machine architectures that can be used for background jobs from the Design Analyzer viewer. This variable is used to set the contents of the architecture option menu.

#### view\_background

Specifies the background color of the Design Analyzer viewer. The valid settings are "black" (default) and "white".

#### view cache images

Specifies whether bit maps are to be cached for fast schematic drawing. Default value is true.

#### view\_command\_log\_file

When set, all text written to the Design Analyzer Command Window is written to the specified file.

### view\_command\_win\_max\_lines

The maximum number of lines to be saved in the Design Analyzer command window. When a larger number of lines of output are added to the command window, the older lines at the top of the list are removed.

#### view\_dialogs\_modal

When true, the question and error dialogs in Design Analyzer require a confirmation before you can continue to enter commands. The default is true.

#### view disable cursor warping

When false, the cursor is automatically "warped" (or moved) to dialogs when they are posted. Default is true.

#### view\_disable\_error\_windows

When true, error windows are not posted when errors occur. Default is false.

#### view\_disable\_output

This variable specifies whether output to the Design Analyzer Command Window is to be disabled. This is useful when running the Design Analyzer over slow networks, like telephone lines. The default value is *false*.

### view\_error\_window\_count

Maximum number of errors that Design Analyzer reports for a command. If more than the specified number of errors occurs, you are informed that additional errors can be seen in the command window. The error window is suppressed until the end of the command. Default is 6.

#### view\_execute\_script\_suffix

Used by the "Execute Script" option of the Setup menu, it displays only files with these suffixes from directories selected in the option window.

#### view\_info\_search\_cmd

If this variable is set, the optional menu item "On-Line Information" allows you to invoke the online information viewer. The value of this variable should be set to the UNIX pathname to the online information viewer.

#### view log file

Specifies the file where events that occur in the viewer are stored. This file is useful for error reporting and can be executed with the "Execute Script" option of the Setup menu, or inserted with the **include** command in the Design Analyzer.

#### view on line doc cmd

If this variable is set, the optional menu item, called "On-Line Documentation," allows you to invoke the on-line documentation viewer. The value of this variable should be set to the UNIX command to invoke the on-line documentation view.

#### view read file suffix

Used by the "Read" option of the Design Analyzer File menu. Displays only files with these suffixes from directories that you select in the option window.

#### view\_script\_submenu\_items

A .synopsys\_dc.setup file variable that permits partial configuration of the Setup pulldown menu to add a new menu item for invoking user scripts.

#### view\_tools\_menu\_items

A .synopsys\_dc.setup file variable that permits partial configuration of the Tools pulldown menu to add a new menu item for invoking user scripts. Contains a list of strings, grouped into pairs. The first member of the pair is the text that will appear in the submenu. The second member is the string that is sent to the dc\_shell command line for execution.

#### view\_use\_small\_cursor

Is true if the X-display supports only 16-bit (small) cursors.

#### view\_use\_x\_routines

When false, internal arc-drawing routines (instead of X routines) are used. If there is a math co-processor chip on the same machine that the X server is on, X arc-drawing routines are faster. Otherwise, internal arc-drawing routines are faster. Default is true.

#### view\_write\_file\_suffix

Used by the "Save As" option of the File menu. Displays only files with these suffixes from directories selected in the option window.

#### x11\_set\_cursor\_background

Specifies background color of the cursor in the Design Analyzer menus and viewer. This variable can be set in the .synopsys\_dc.setup initialization file. Any color in /usr/lib/X11/rgb.txt is valid.

### x11\_set\_cursor\_foreground

Specifies foreground color of the cursor in the Design Analyzer menus and viewer. This variable can be set in the .synopsys\_dc.setup initialization file. Any color in /usr/lib/X11/rgb.txt is valid.

#### x11\_set\_cursor\_number

Specifies the cursor from the standard X cursor font used by the Design Analyzer menus and viewer. If this variable is not set, or is set to "-1", the cursor used by the X background is also used for all windows and menus. This variable can be set in the .synopsys\_dc.setup initialization file.

#### view\_report\_interavtive

When set to true, reports generated via Design Vision's menus are sent to the command line view.

#### view\_report\_output2file

When set to true, reports generated via Design Vision's menus are sent to the file specified via the report dialog box.

#### view report append

view\_report\_append: When set to true, reports generated via Design Vision's menus are appended to the file specified via the report dialog box.

### **SEE ALSO**

design\_analyzer (1); create\_schematic (2).

# view\_write\_file\_suffix

Displays only files with the stated suffixes, from directories you select with the Save As option of the File menu of Design Analyzer.

### **TYPE**

list

# **DEFAULT**

gdb db sdb do edif eqn fnc lsi NET neted pla st tdl v vhd vhdl xnf

### **GROUP**

suffix\_variables

### **DESCRIPTION**

Displays only files with the stated suffixes, from directories you select with the Save As option of the File menu of Design Analyzer.

To determine the current value of this variable, type **printvar view\_write\_file\_suffix**. For a list of all **suffix** variables and their current values, type **print\_variable\_group suffix**.

### **SEE ALSO**

suffix\_variables(3)

# voltage\_area\_attributes

Contains attributes related to voltage area.

#### DESCRIPTION

Contains attributes related to voltage area.

You can use **get\_attribute** to determine value of an attribute, and use **report\_attribute** to get a report of all attributes on specified object. Specified with **list\_attribute -class voltage\_area -application**, the definition of attributes can be listed.

### **Voltage Area Attributes**

bbox

Specifies the bounding-box of a voltage area. The **bbox** is represented by a **rectangle**.

The format of a rectangle specification is {{llx lly} {urx ury}}, which specifies the lower-left and upper-right corners of the rectangle. The data type of **bbox** is string.

This attribute is read-only.

bbox 11

Specifies the lower-left corner of the bounding-box of a voltage area. The **bbox\_11** is represented by a **point**. The format of a *point* specification is  $\{x, y\}$ .

You can get the **attr\_name** of a voltage area, by accessing the first element of its **bbox**.

The data type of **bbox\_11** is string.

This attribute is read-only.

bbox 11x

Specifies x coordinate of the lower-left corner of the bounding-box of a voltage area.

The data type of **bbox\_llx** is double.

This attribute is read-only.

bbox\_11y

Specifies y coordinate of the lower-left corner of the bounding-box of a voltage area.

The data type of **bbox 11y** is double.

This attribute is read-only.

bbox\_ur

Specifies the upper-right corner of the bounding-box of a voltage area. The fbbox\_ur is represented by a **point**. The format of a *point* specification is  $\{x,y\}$ .

You can get the **bbox\_ur** of a voltage area, by accessing the second element of its **bbox**.

The data type of **bbox\_ur** is string.

This attribute is read-only.

#### bbox\_urx

Specifies x coordinate of the upper-right corner of the bounding-box of a voltage area.

The data type of **bbox\_urx** is double.

This attribute is read-only.

#### bbox ury

Specifies y coordinate of the upper-right corner of the bounding-box of a voltage area.

The data type of **bbox\_ury** is double.

This attribute is read-only.

#### cell id

Specifies Milkyway design ID in which a voltage area object is located.

The data type of **cell\_id** is integer.

This attribute is read-only.

#### color

Specifies the color for a voltage area and its leaf cells.

The data type of color is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### guardband

Specifies the guardband of a voltage area.

Its format is {guardband x guardband y}.

Guardband is the spacing along the boundary of a voltage area where cells cannot be placed because of the lack of power supply rails.

The data type of guardband is string.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### guardband\_x

Specifies the guardband width in the horizontal direction.

The data type of **guardband** x is integer.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### guardband\_y

Specifies the guardband width in the vertical direction.

The data type of **guardband\_y** is integer.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### is\_fixed

Specifies whether a voltage area is in a fixed location, and the shaping will ignore it.

The data type of is\_fixed is boolean.

This attribute is writable. You can use **set\_attribute** to modify its value on a specified object.

#### modules

Specifies collection of the top node cells inside a voltage area.

The data type of modules is collection.

This attribute is read-only.

```
name
         Specifies name of a voltage area object.
         The data type of name is string.
        This attribute is read-only.
object_class
         Specifies object class name of a voltage area, which is voltage_area.
         The data type of object_class is string.
        This attribute is read-only.
object_id
         Specifies object ID in Milkyway design file.
         The data type of object_id is integer.
        This attribute is read-only.
points
         Specifies point list of a voltage area's boundary.
        The data type of points is string.
         This attribute is read-only.
utilization
         Specifies utilization of a voltage area.
         The data type of utilization is float.
        This attribute is read-only.
```

### **SEE ALSO**

```
get_attribute(2),
list_attribute(2),
report_attribute(2),
set_attribute(2).
```

# wildcards

Describes supported wildcard characters and ways to escape them.

### **DESCRIPTION**

Design Compiler supports following characters as wildcards.

Asterisks (\*) substitute for a string of characters of any length. Question marks (?) substitute for a single character.

Following commands support wildcards.

```
find
get_cells
get_clocks
get designs
get_lib_cells
get_lib_pins
get_libs
get_multibits
get_nets
get_pins
get ports
get_references
list_designs
list_instances
list libs
trace_nets
untrace_nets
```

In addition to these, commands that perform an implicit find also support wildcarding feature.

# Escaping Wildcards

Wildcard characters must be escaped using double backslashes (\\) to remove their special regular expression meaning. Refer to EXAMPLES section of this manual page for more information.

# Escaping Escape Character (\\)

This is similar to that of escaping wildcard characters, but needs one escape character each to escape the escape character. Refer to EXAMPLES section of this manual page for more information.

# **EXAMPLES**

# Using Wildcards

The following example finds all nets in the current design which are prefixed by in and followed by any two characters.

```
dc_shell> find(net, in??)
{"in11", "in21"}
```

The equivalent command in Tcl-based dc\_shell is:

```
dc_shell-t> get_nets in??
{"in11", "in21"}
```

The following example finds all cells in the current design which are prefixed by U and followed by a string of characters of any length.

```
dc_shell> find(cell, "U*")
{"U1", "U2", "U3", "U4"}
```

The equivalent command in Tcl-based dc\_shell is:

```
dc_shell-t> get_cells U*
{"U1", "U2", "U3", "U4"}
```

# **Escaping Wildcards**

The following example finds design test?1 in the system.

```
dc_shell> find(design, "test\\?1")
{"test?1"}
```

The equivalent command in Tcl-based dc shell is:

```
dc_shell-t> get_designs {test\\?1}
{"test?1"}
```

The same above example can be used in Tcl-based dc\_shell using the Tcl list command.

```
dc_shell-t> get_designs [list {test\?1}]
{"test?1"}
```

If neither curly braces nor **list** is used in Tcl-based dc\_shell, then the syntax is as below:

```
dc_shell-t> get_designs test\\\?1
{"test?1"}
```

# Escaping Escape Character (\\)

The following example finds design test\1 in the system.

```
dc_shell> find(design, "test\\\1")
{"test\1"}
```

The equivalent command in Tcl-based dc\_shell is:

```
dc_shell-t> get_designs {test\\\1}
{"test\1"}
```

The same above example can be used in Tcl-based dc\_shell using the Tcl list command.

```
dc_shell-t> get_designs [list {test\\1}]
{"test\1"}
```

If neither curly braces nor **list** is used in Tcl-based dc\_shell, then the syntax is as below:

```
dc_shell-t> get_designs test\\\\\\\1
{"test\1"}
```

# write\_name\_nets\_same\_as\_ports

Specifies to the tool that nets are to receive the same names as the ports the nets are connected to.

#### **TYPE**

Boolean

### **DEFAULT**

false

## **GROUP**

edif\_variables, io\_variables

### **DESCRIPTION**

Specifies to the tool that nets are to receive the same names as the ports the nets are connected to. To achieve this result, set the value of this variable to true. This variable affects nets in design descriptions written in EDIF, LSI, or TDL format. (Other nets might be renamed to avoid creating shorts.) The default value of this variable is false.

Note: In the EDIF format, even if the edifout\_power\_and\_ground\_representation variable is set to port, the power and ground nets will not be named the same as the power and ground ports that are written in the interface construct of each cell construct.

Net names in the design database are unchanged; that is, only the file being written out is affected and not the original design data.

To determine the current value of this variable, type **printvar** write\_name\_nets\_same\_as\_ports. For a list of all **edif** or **io** variables and their current values, type **print\_variable\_group edif** or **print\_variable\_group io**.

## **SEE ALSO**

edif\_variables(3)
io\_variables(3)

# write\_sdc\_output\_lumped\_net\_capacitance

Determines whether or not the write\_sdc command outputs net loads.

### **TYPE**

Boolean

# **DEFAULT**

true

# **DESCRIPTION**

When true, the write\_sdc command outputs net loads. When false, write\_sdc does not output net loads. The net loads are output thru set\_load statements during write\_sdc.

The default value of the variable is true. That is, by default all net loads will be output during write\_sdc execution.

# **SEE ALSO**

set\_load(2)
write\_sdc(2)

# write\_sdc\_output\_net\_resistance

Determines whether or not the write\_sdc command outputs net resistance.

### **TYPE**

Boolean

# **DEFAULT**

true

# **DESCRIPTION**

When true, the write\_sdc command outputs net resistance. When false, write\_sdc does not output net resistance. The net resistance are output thru set\_resistance statements during write\_sdc.

The default value of the variable is true. That is, by default all net resistance will be output during write\_sdc execution.

# **SEE ALSO**

set\_resistance(2)
write\_sdc(2)

# write test variables

### **SYNTAX**

```
list write_test_formats = {"synopsys", "tssi_ascii", "tds", "verilog", "vhdl", "wgl
"}
string write_test_include_scan_cell_info = "true"
string write_test_input_dont_care_value = "X"
int write_test_max_cycles = 0
int write_test_max_scan_patterns = 0
string write_test_pattern_set_naming_style = "TC_Syn_%d"
string write_test_round_timing_values = "true"
string write_test_scan_check_file_naming_style = "%s_schk.%s"
string write_test_vector_file_naming_style = "%s_%d.%s"
string write_test_vhdlout = "textio"
string write_test_new_translation_engine = "false"
```

### DESCRIPTION

These variables directly affect the write test command.

To view this manual page online, type man write\_test\_variables. To view an individual variable description, type man var, where var is the variable name.

write test formats

Specifies the test vector formats recognized and created by the **write\_test** command.

write test include scan cell info

Provides a mechanism to specify that the scan-chain/cell/inversion information should not be included in vector files. By default, this variable is set TRUE.

write\_test\_input\_dont\_care\_value

Controls the logic value output by the **write\_test** command when you have an input with a "don't-care" condition.

write\_test\_max\_cycles

Allows the user to control the automatic partitioning of long test sets across multiple files by specifying the maximum number of tester cycles to be contained in any one vector file.

write\_test\_max\_scan\_patterns

Allows the user to control the automatic partitioning of long test sets across multiple files by specifying the maximum number of scan-test patterns to be contained in any one vector file.

write\_test\_pattern\_set\_naming\_style

Specifies how pattern sets are named when long test sets are partitioned across multiple files.

write\_test\_round\_timing\_values

When true (the default), write\_test rounds all timing values (for example,

input delay, output strobe time, bidir delay, clock period and clock edge times) to the nearest integer. If you do not want the timing values to be rounded to the nearest integer, set the value of this variable to false.

### write\_test\_scan\_check\_file\_naming\_style

Specifies how to name the file containing the vectors which test the scan chain logic.

### write\_test\_vector\_file\_naming\_style

Specifies how scan vector file names are derived, especially when long test sets must be split across multiple files.

#### write test vhdlout

Determines whether or not **write\_test -format vhdl** generates a VHDL test program in TEXTIO format. When this variable has the value of *textio*, the VHDL test program is written in TEXTIO format. When the variable has the value *inline* (the default), TEXTIO format is not used.

# write\_test\_verilogout

Determines whether or not write\_test -format verilog or write\_test -format verilog -parallel generates an LSI Logic- specific serial or parallel Verilog vector format. When this variable has the value lsi, the generated Verilog format will be specific to LSI Logic's test protocol. When the variable is unset (the default) or is set to any other value, the generated Verilog format will conform to the currently loaded test protocol.

#### write\_test\_wglout

Determines whether or not **write\_test -format wgl** generates LSI Logic-specific WGL vector format. When this variable has the value lsi, the generated WGL vector format will be specific to LSI Logic's test protocol. When the variable is unset (the default) or is set to any other value, the generated WGL format will conform to the currently loaded test protocol.

### write\_test\_new\_translation\_engine

Choose to use the new translation engine or the old one to do test program format translation. By default, this variable is set FALSE.

#### **SEE ALSO**

write\_test(2)