



# DW\_ram\_2r\_2w\_s\_dff

Sync. Write, Async. Read, 4-port (2rd/2wr) RAM (FF-Based)

Version, STAR, and myDesignWare Subscriptions: IP Directory

#### **Features and Benefits**

### **Revision History**

- Parameter controlled data width
- Parameter controlled address width (controls memory size)
- Synchronous static memory
- Parameter controlled reset mode (synchronous or asynchronous)

## Description

DW\_ram\_2r\_2w\_s\_dff implements a 4-port synchronous write, asynchronous read flip-flop based RAM with two write ports and two read ports. If both write ports attempt to write to the same RAM address at the same time, write port 1 is written and the data from write port 2 is ignored.

The inputs en\_w1\_n and en\_w2\_n are used to control when data is to be written to the RAM array. When en\_w1\_n is low (logic zero) at the rising edge of clk, the data on data\_w1 is written to RAM location addr\_w1. When en\_w2\_n is low (logic zero) at the rising edge of clk and addr\_w2 not equal to addr\_w1, the data on data\_w2 is written to RAM location addr\_w2. This implies that wire port 1 has priority over write port 2 when both write port attempt to write to the same address in the same clock cycle (if addr\_w1 = addr\_w2 and both en\_w1\_n and addr\_w1 are low, the memory location will be written with data\_w1 while data\_w2 will be ignored)

The inputs en\_r1\_n and en\_r2\_n are used to enable the read ports 1 and 2. When en\_r1\_n is inactive (logic one), data\_r1 is driven to all zeros. When en\_w1\_n is active (logic zero) data\_r1 is selected to contain the data in location addr\_r1 of the RAM. When en\_r2\_n is inactive (logic one), data\_r2 is driven to all zeros. When en\_w2\_n is active (logic zero) data\_r2 is selected to contain the data in location addr\_r2 of the RAM.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock
rst_n	1 bit	Input	Reset, active low
en_w1_n	1 bit	Input	Write port 1 enable, active low
addr_w1	addr_width	Input	Write port 1 address
data_w1	width	Input	Write port 1 data in
en_w2_n	1 bit	Input	Write port 2 enable, active low

Table 1-1 Pin Description (Continued)

Pin Name	Width	Direction	Function
addr_w2	addr_width	Input	Write port 2 address
data_w2	width	Input	Write port 2 data in
en_r1_n	1 bit	Input	Read port 1 enable, active low
addr_r1	addr_width	Input	Read port 1 address
data_r1	width	Output	Read port 1 data out
en_r2_n	1 bit	Input	Read port 2 enable, active low
addr_r2	addr_width	Input	Read port 2 address
data_r2	width	Output	Read port 2 data out

#### **Table 1-2** Parameter Description

Parameter	Values	Description	
width	1 to 8192 Default: 8	Data width	
addr_width	1 to 12 Default: 3	Address bus width - which controls memory depth.	
rst_mode	0 or 1 Default: 0	Determines the reset methodology:  0: rst_n asynchronously initializes the RAM  1: rst_n synchronously initializes the RAM	

#### Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl	Synthesis model	DesignWare

### **Suppressing Warning Messages During Verilog Simulation**

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW\_SUPPRESS\_WARN macro in either of the following ways:

Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_SUPPRESS_WARN
```

• Or, include a command line option to the simulator, such as:

```
+define+DW SUPPRESS WARN (which is used for the Synopsys VCS simulator)
```

The warning messages for this model include the following:

■ If values other than 1 or 0 are present on a clock port, the following message is displayed:

```
WARNING: <instance_path>.<clock_name>_monitor:
    at time = <timestamp>, Detected unknown value, x, on <clock_name> input.
```

To suppress only this warning message for all DWBB components, use the following macro:

- □ Define the DW\_DISABLE\_CLK\_MONITOR macro. You can define this macro in the following ways:
  - Specify the Verilog preprocessing macro in Verilog code:

```
`define DW DISABLE CLK MONITOR
```

Or, include a command line option to the simulator, such as:

```
+define+DW DISABLE CLK MONITOR (which is used for the Synopsys VCS simulator)
```

This message is also suppressed using the DW\_SUPPRESS\_WARN macro explained earlier.

## **Related Topics**

- Memory Synchronous RAMs Listing
- DesignWare Building Block IP User Guide

## **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, WORK, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
entity DW ram 2r 2w s dff inst is
      generic (
        width : INTEGER := 8;
        addr width : INTEGER := 3;
        rst mode : INTEGER := 0
        );
      port (
        clk: in std logic;
        rst n : in std logic;
        en w1 n : in std logic;
        addr w1: in std logic vector(addr width-1 downto 0);
        data w1 : in std logic vector(width-1 downto 0);
        en w2 n : in std logic;
        addr w2 : in std logic vector(addr width-1 downto 0);
        data w2 : in std logic vector(width-1 downto 0);
        en r1 n : in std logic;
        addr r1 : in std logic vector(addr width-1 downto 0);
        data r1 : out std logic vector(width-1 downto 0);
        en r2 n : in std logic;
        addr r2 : in std logic vector(addr width-1 downto 0);
        data_r2 : out std_logic_vector(width-1 downto 0)
        );
    end DW ram 2r 2w s dff inst;
architecture inst of DW ram 2r 2w s dff inst is
    component DW ram 2r 2w s dff
      generic (
        width : INTEGER := 8;
        addr width : INTEGER := 3;
        rst mode : INTEGER := 0
        );
      port (
        clk: in std logic;
        rst n : in std logic;
        en w1 n : in std logic;
        addr w1: in std logic vector(addr width-1 downto 0);
        data w1 : in std logic vector(width-1 downto 0);
        en w2 n : in std logic;
        addr w2 : in std logic vector(addr width-1 downto 0);
```

```
data_w2 : in std_logic_vector(width-1 downto 0);
        en r1 n : in std logic;
        addr r1 : in std logic vector(addr width-1 downto 0);
        data r1 : out std logic vector(width-1 downto 0);
        en_r2_n : in std_logic;
        addr r2 : in std logic vector(addr width-1 downto 0);
        data r2 : out std logic vector(width-1 downto 0)
        );
    end component;
begin
    -- Instance of DW ram 2r 2w s dff
    U1 : DW ram 2r 2w s dff
    generic map ( width => width,
                 addr width => addr width,
                 rst mode => rst mode )
    port map ( clk => clk, rst_n => rst_n,
               en w1 n \Rightarrow en w1 n, addr w1 \Rightarrow addr w1, data w1 \Rightarrow data w1,
               en_w2_n => en_w2_n, addr_w2 => addr_w2, data_w2 => data_w2,
               en r1 n => en r1 n, addr r1 => addr r1, data r1 => data r1,
               en_r2_n => en_r2_n, addr_r2 => addr_r2, data_r2 => data_r2 );
end inst;
```

## **HDL Usage Through Component Instantiation - Verilog**

```
module DW_ram_2r_2w_s_dff_inst(
          clk, rst n,
          en w1 n, addr w1, data w1,
          en w2 n, addr w2, data w2,
          en r1 n, addr r1, data r1,
          en r2 n, addr r2, data r2);
parameter width = 8;
parameter addr width = 3;
parameter rst mode = 0;
input clk;
input rst n;
input en_w1_n;
input [addr width-1: 0] addr w1;
input [width-1 : 0] data w1;
input en w2 n;
input [addr width-1: 0] addr w2;
input [width-1 : 0] data w2;
input en r1 n;
input [addr width-1 : 0] addr_r1;
output [width-1 : 0] data r1;
input en r2 n;
input [addr width-1: 0] addr r2;
output [width-1 : 0] data_r2;
    // Instance of DW ram 2r 2w s dff
    DW ram 2r 2w s dff #(width, addr width, rst mode)
      U1 (
         .clk(clk), .rst n(rst n),
         .en w1 n(en w1 n), .addr w1(addr w1), .data w1(data w1),
         .en w2 n(en w2 n), .addr w2(addr w2), .data w2(data w2),
         .en rl n(en rl n), .addr rl(addr rl), .data rl(data rl),
         .en r2 n(en r2 n), .addr r2(addr r2), .data r2(data r2)
         );
```

endmodule

## **Revision History**

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates	
July 2020	DWBB_201912.5	<ul> <li>Adjusted content and title of "Suppressing Warning Messages During Verilog Simulation" on page 3 and added the DW_SUPPRESS_WARN macro</li> </ul>	
October 2019	DWBB_201903.5	<ul> <li>Added the "Disabling Clock Monitor Messages" section</li> <li>Added this Revision History table and the document links on this page</li> </ul>	

### **Copyright Notice and Proprietary Information**

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

#### Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

#### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com