



DW_fp_recip_DG


Floating-Point Reciprocal with Datapath Gating

Version, STAR, and myDesignWare Subscriptions: IP Directory

Features and Benefits

Revision History

- Has the same functionality as DW_fp_recip when the component is in normal operation
- Consumes less dynamic power than DW_fp_recip when disabled (inputs are active, but the output is not being used)
- The precision format is parameterizable for either IEEE single, double precision, or a user-defined custom format
- Hardware for denormal numbers of IEEE 754 standard is selectively provided.
- Both IEEE 754 standard rounding modes and the faithful rounding with 1 ulp error are supported.
- Accuracy conforms to IEEE 754 Floating-point standard



Description

DW_fp_recip_DG is a floating-point reciprocal unit that calculates z = 1/a where a is a floating-point value. A control input (DG_ctrl) can disable the component to reduce dynamic power consumption when the component is not in use and inputs are still active. DW_fp_recip_DG supports the IEEE 754 compatible rounding modes as well as the faithful rounding that admits maximum 1 ulp error. The input rnd is valid only when the parameter faithful_round = 0. The output status is an 8-bit vector of status flags.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
а	(sig_width + exp_width + 1) bits	Input	Divisor
rnd	3 bits	Input	Rounding mode; supports all rounding modes described in the <i>Datapath Floating-Point Overview</i> ; The rnd port takes effect only when <i>faithful_round</i> = 0.
Z	(sig_width + exp_width + 1) bits	Output	Quotient of 1/a
DG_ctrl	1 bit	Input	Datapath gating control O: Component is disabled 1: Normal component operation See also "Datapath Gating Control with DG_ctrl" on page 3.

Table 1-1 Pin Description (Continued)

Pin Name	Width	Direction	Function
status	8 bits	Output	Status flags for the result ${\bf z}$ For details, see STATUS Flags in the Datapath Floating-Point Overview.

Table 1-2 Parameter Description

Parameter	Values	Description
sig_width	2 to 253 bits Default: 23	Word length of fraction field of floating-point numbers $\mathtt{a},$ and \mathtt{z}
exp_width	3 to 31 bits Default: 8	Word length of biased exponent of floating-point numbers $\mathtt{a},$ and \mathtt{z}
ieee_compliance	0 or 1	Level of support for IEEE 754:
	Default: 0	 0: No support for IEEE 754 NaNs and denormals; NaNs are considered infinities and denormals are considered zeros
		 1: Fully compliant with the IEEE 754 standard, including support for NaNs and denormals
		For more, see IEEE 754 Compatibility in the Datapath Floating-Point Overview.
faithful_round	0 or 1 Default: 0	Choose either a specific rounding mode (set by ${\tt rnd}$) or a general rounding mode that allows maximum 1 ulp error
		■ 0: Rounding mode is specific, as set by the rnd port; this choice increases the size of the resulting implementation.
		1: Rounding mode is general and, for sig_width ≤ 28, allows a maximum of 1 ulp error; this choice decreases the size of the resulting implementation ^a .
		 When faithful_round = 1, note the following: The inexact status flag in the output is not meaningful. The other status flags will match one of the possible outputs for the calculation when faithful_round = 0.

a. When faithful_round = 1 and sig_width > 28, the result can exceed 1 ulp for some corner cases. Configurations tested for this parameter range do not show errors larger than 2 ulps.

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl	Datapath gating close to the main inputs	DesignWare (P-2019.03 and later)DesignWare-LP (before P-2019.03)
rtl2 ^a	Datapath gating to allow late arrival time of DG_ctrl signal	DesignWare (P-2019.03 and later)DesignWare-LP (before P-2019.03)

a. By default, the rtl2 implementation is used for synthesis (see "Datapath Gating Control with DG_ctrl" on page 3).

Table 1-4 Simulation Models

Model	Function
DW02.DW_FP_RECIP_DG_CFG_SIM	Design unit name for VHDL simulation
dw/dw02/src/DW_fp_recip_DG_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_fp_recip_DG.v	Verilog simulation model source code

Datapath Gating Control with DG_ctrl

For DW_fp_recip_DG and other combinational components that have the datapath gating feature, the DG_ctrl port is provided to control datapath gating.

When DG ctrl = 1, the component behaves as expected according to activity on the input ports.

When DG ctrl = 0:

- The component is disabled and internal gates are totally or partially isolated to block propagation of switching activity inside the component. This makes the component less sensitive to switching activity on the main ports and reduces dynamic power consumption.
- Values at the output ports are not defined.
- Simulation models set 'X' values at the output ports.

The implementations for DW_fp_recip_DG (see Table 1-3 on page 2) perform datapath gating differently:

- The rtl implementation places datapath gating as close as possible to the input ports to maximize dynamic power savings when DG_ctrl = 0. However, if the DG_ctrl signal arrives later than the data inputs, timing is degraded and area is increased to recover timing, which can increase power.
- The rtl2 implementation places datapath gating near the middle of the component. This approach is less sensitive to the arrival time of DG_ctlr and has a better chance of meeting timing and still providing dynamic power savings.

By default, the synthesis tool uses the rtl2 implementation, but you can override that. If timing constraints are loose or you know that the signal driving the DG_ctrl port arrives at the same time as other input signals, greater power savings can be attained by using the rtl implementation. You can make the override on a global level or on a case-by-case basis, as explained next.

To use the rtl implementation globally, you can disable the rtl2 implementation as follows:

■ Design Compiler (before version P-2019.03):

```
set_dont_use {dw_minpower.sldb/DW_fp_div_DG/rtl2}
```

■ Design Compiler (P-2019.03 and later)

```
set dont use {dw foundation.sldb/DW fp div DG/rtl2}
```

■ Fusion Compiler:

```
set synlib dont use {dw foundation/DW fp div DG/rtl2}
```

To use the rtl implementation for specific instantiated components, use the set_implementation command:

```
set_implementation U1 rtl
```

Suppressing Warning Messages During Verilog Simulation

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW_SUPPRESS_WARN macro in either of the following ways:

Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_SUPPRESS_WARN
```

• Or, include a command line option to the simulator, such as:

```
+define+DW SUPPRESS WARN (which is used for the Synopsys VCS simulator)
```

The warning messages for this model include the following:

■ If an invalid rounding mode has been detected on rnd, the following message is displayed:

```
WARNING: <instance_path>:
    at time = <timestamp>: Illegal rounding mode.
```

To suppress this message, use the DW_SUPPRESS_WARN macro explained earlier.

Related Topics

- Datapath Floating-Point Overview
- DesignWare Building Blocks User Guide

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW Foundation comp.all;
entity DW fp recip DG inst is
      generic (
        inst sig width : POSITIVE := 23;
        inst exp width : POSITIVE := 8;
        inst ieee compliance : INTEGER := 0;
        inst faithful round : INTEGER := 0
        );
      port (
        inst a : in std logic vector(inst sig width+inst exp width downto 0);
        inst rnd : in std logic vector(2 downto 0);
        inst DG ctrl : in std logic;
        z inst : out std logic vector(inst sig width+inst exp width downto 0);
        status inst : out std logic vector(7 downto 0)
    end DW fp recip DG inst;
architecture inst of DW fp recip DG inst is
begin
    -- Instance of DW fp recip DG
   U1 : DW fp recip DG
    generic map ( sig width => inst sig width, exp width => inst exp width,
ieee compliance => inst ieee compliance, faithful round => inst faithful round )
    port map ( a => inst_a, rnd => inst_rnd, DG_ctrl => inst DG ctrl, z => z inst,
status => status_inst );
end inst;
-- pragma translate off
configuration DW fp recip DG inst cfg inst of DW fp recip DG inst is
for inst
end for; -- inst
end DW fp recip DG inst cfg inst;
-- pragma translate on
```

HDL Usage Through Component Instantiation - Verilog

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
July 2020	DWBB_201912.5	 Adjusted the description of the <i>ieee_compliance</i> parameter in Table 1-2 on page 2 Added "Suppressing Warning Messages During Verilog Simulation" on page 4
April 2020	DWBB_201912.3	 Updated the value range for sig_width in Table 1-2 on page 2 Added default values for sig_width and exp_width in Table 1-2 on page 2 Updated the description of rnd in Table 1-1 on page 1 and faithful_round in Table 1-2 on page 2 For STAR 3124623, added note to Table 1-2 on page 2 to update the error range when faithful_round = 1. This update is based on a limitation found during the investigation of STAR 3124623. Also, Table 1-5, "Error Ranges (ε = z - 1/a)" was removed.
March 2019	DWBB_201903.0	 Added "Datapath Gating Control with DG_ctrl" on page 3 Clarified some information about minPower Added this Revision History table and the document links on this page

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com