

# DW\_fp\_dp2


## 2-Term Floating-Point Dot-product

Version, STAR, and myDesignWare Subscriptions: IP Directory

### **Features and Benefits**

- The precision is controlled by parameters, and covers formats in the IEEE standard
- Exponents can range from 3 to 31 bits
- Fractional part of the floating-point number can range from 2 to 253 bits
- A parameter controls the use of denormal values
- More accurate than using a combination of basic FP operators.
- Provides a variety of rounding modes.
- DesignWare datapath generator is employed for reduced delay and area.

# Revision History



## **Description**

DW\_fp\_dp2 is a floating-point component that computes the dot-product of four floating-point inputs a, b, c and d, to produce a floating-point result z = a \* b + c \* d, where the symbols (\*) and (+) represent floating-point multiplication and floating-point addition, respectively. Note that the accuracy of this component is better than the accuracy of an implementation using two DW\_fp\_mult components and one DW\_fp\_add component.

Component pins are described in Table 1-1 and configuration parameters are described in Table 1-2.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
а	(sig_width +exp_width +1) bits	Input	FP input data
b	(sig_width +exp_width +1) bits	Input	FP input data
С	(sig_width +exp_width +1) bits	Input	FP input data
d	(sig_width +exp_width +1) bits	Input	FP input data
rnd	3 bits	Input	Rounding mode; supports all rounding modes described in the <i>Datapath Floating-Point Overview</i>
z	(sig_width +exp_width +1) bits	Output	a*b +c*d
status	8 bits	Output	Status flags corresponding to z; for details, see STATUS Flags in the Datapath Floating-Point Overview

**Table 1-2** Parameter Description

Parameter	Values	Description	
sig_width	2 to 253 bits Default: 23	Word length of fraction field of floating-point numbers a, b, c, d, and z	
exp_width	3 to 31 bits Default: 8	Word length of biased exponent of floating-point numbers a, b, c, d, and z	
ieee_compliance	0 or 1 Default: 0	<ul> <li>Level of support for IEEE 754:</li> <li>■ 0: No support for IEEE 754 NaNs and denormals; NaNs are considered infinities and denormals are considered zeros</li> <li>■ 1: Fully compliant with the IEEE 754 standard, including support for NaNs and denormals</li> <li>For more, see IEEE 754 Compatibility in the Datapath Floating-Point Overview.</li> </ul>	
arch_type	0 or 1 Default: 0	Controls the use of an alternative architecture.  Default value is 0 (previous architecture).	

#### Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl	Synthesis model	DesignWare

#### Table 1-4 Simulation Models

Model	Function
DW02.DW_FP_DP2_CFG_SIM	Design unit name for VHDL simulation
dw/dw02/src/DW_fp_dp2_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_fp_dp2.v	Verilog simulation model source code

#### **Table 1-5** Functional Description

а	b	С	d	status	z <sup>a</sup>
a (FP)	b (FP)	c (FP)	d (FP)	*	a*b + c*d (FP)

a. The actual value of the result is defined by the rounding mode.

The parameters *ieee\_compliance* and *arch\_type* control the functionality of this component. Different values of *arch\_type* result in slightly different numeric behaviors, but the component is more accurate than the implementation of the same function using basic floating-point multipliers and adders.

When *arch\_type* = 0, the component calculates the dot-product function as if the operation was done using infinite precision followed by a single rounding step at the end to generate the final result.

When  $arch\_type = 1$ , a special architecture is used to reduce hardware and the component behaves similar to a network of independent FP operators (network of two multipliers and one adder), without intermediate rounding. Only one rounding step is performed to compute the output value. In this case, the component produces logic that is not as accurate when  $arch\_type = 0$  but it is still more accurate than the network of multipliers and adder. For single precision or larger FP formats, when  $arch\_type = 1$ , the logic created by the component is smaller and faster than the when  $arch\_type = 0$ . The designer should experiment with this parameter for the particular FP format required in the application.

## **Suppressing Warning Messages During Verilog Simulation**

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW\_SUPPRESS\_WARN macro in either of the following ways:

Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_SUPPRESS_WARN
```

• Or, include a command line option to the simulator, such as:

```
+define+DW_SUPPRESS_WARN (which is used for the Synopsys VCS simulator)
```

The warning messages for this model include the following:

If an invalid rounding mode has been detected on rnd, the following message is displayed:

```
WARNING: <instance_path>:
    at time = <timestamp>: Illegal rounding mode.
```

To suppress this message, use the DW\_SUPPRESS\_WARN macro explained earlier.

# **Related Topics**

- Datapath Floating-Point Overview
- DesignWare Building Block IP User Guide

# **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DW Foundation comp arith.all;
entity DW fp dp2 inst is
      generic (
      inst sig width : POSITIVE := 23;
      inst exp width : POSITIVE := 8;
      inst ieee compliance : INTEGER := 0;
      inst arch type : INTEGER := 0
      );
      port (
      inst a : in std logic vector(inst sig width+inst exp width downto 0);
      inst b : in std logic vector(inst sig width+inst exp width downto 0);
      inst c : in std logic vector(inst sig width+inst exp width downto 0);
      inst d : in std logic vector(inst sig width+inst exp width downto 0);
      inst rnd : in std logic vector(2 downto 0);
      z inst : out std logic vector(inst sig width+inst exp width downto 0);
      status inst : out std logic vector(7 downto 0)
      );
    end DW fp dp2 inst;
architecture inst of DW fp dp2 inst is
begin
    -- Instance of DW fp dp2
    U1: DW fp dp2
    generic map (
          sig width => inst sig width,
          exp width => inst exp width,
          ieee compliance => inst ieee compliance,
          arch type => inst arch type
    port map (
          a => inst a,
          b => inst b,
          c => inst c,
          d => inst d,
          rnd => inst rnd,
          z \Rightarrow z inst,
          status => status inst
          );
end inst;
```

```
-- pragma translate_off
configuration DW_fp_dp2_inst_cfg_inst of DW_fp_dp2_inst is
for inst
end for; -- inst
end DW_fp_dp2_inst_cfg_inst;
-- pragma translate_on
```

# **HDL Usage Through Component Instantiation - Verilog**

```
module DW fp dp2 inst( inst a, inst b, inst c, inst d, inst rnd,
          z inst, status inst );
parameter inst sig width = 23;
parameter inst exp width = 8;
parameter inst ieee compliance = 0;
parameter inst arch type = 0;
input [inst sig width+inst exp width : 0] inst a;
input [inst sig width+inst exp width : 0] inst b;
input [inst sig width+inst exp width : 0] inst c;
input [inst sig width+inst exp width : 0] inst d;
input [2 : 0] inst rnd;
output [inst sig width+inst exp width : 0] z inst;
output [7 : 0] status_inst;
    // Instance of DW fp dp2
    DW fp dp2 #(inst sig width, inst exp width, inst ieee compliance, inst arch type)
U1 (
                .a(inst a),
                .b(inst b),
                .c(inst c),
                .d(inst d),
                .rnd(inst rnd),
                .z(z inst),
                .status(status inst));
```

endmodule

# **Revision History**

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
July 2020	DWBB_201912.5	<ul> <li>Adjusted the description of the ieee_compliance parameter in Table 1-2 on page 2</li> </ul>
		<ul> <li>Added "Suppressing Warning Messages During Verilog Simulation" on page 3</li> </ul>
		<ul> <li>Added this Revision History table and the document links on this page</li> </ul>

# **Copyright Notice and Proprietary Information**

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

#### Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

#### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com