



DW_lp_piped_fp_recip

Low Power Pipelined Floating Point Reciprocal

Version, STAR, and myDesignWare Subscriptions: IP Directory

Features and Benefits

Revision History

- The precision format is parameterizable for either IEEE single, double precision, or a user-defined custom format
- Hardware for denormal numbers of IEEE 754 standard is selectively provided.
- Fully compatible with the IEEE 754 standard1 with proper set of parameters
- Faithful rounding with 1 ulp error is supported with the *faithful_round* parameter
- DesignWare datapath generator is employed for better timing and area
- Saves power by only enabling stages as needed
- Saves power based on input data patterns
- Parameter controlled pipeline stages
- Flow control to interface directly to FIFO
- Flow control interfaces to another managed pipe
- Bubble removal extends depth of subsequent FIFO by pipe depth
- Parameter sized identifier tracks data operations

a 1/a z launch pipe_full — launch_id pipe_ovf — launch_id arrive accept_n arrive_id push_out_n rnd pipe_census — clk rst_n status

Description

DW_lp_piped_fp_recip is a floating point operator that calculates the reciprocal, 1/a = z. The input rnd is a 3-bit rounding mode (see Rounding Modes in the *Datapath Floating-Point Overview*) and the output status is an 8-bit status flag. The operation is conditionally managed by the DW_lp_pipe_mgr, a pipeline controller, enabled when the parameter $no_pm = 0$. When $no_pm = 1$, the component is configured with a user selectable number of *stages* of logic, allowing design compiler to optimize the logic between register stages to reduce power and area. Design compiler is able to take advantage of the enable signals provided in the design to optimize the combinational logic throughout the reciprocal operation.

When $no_pm = 0$, the pipeline manager controls the enabling of register stages of a pipeline based on launch requests that track the progress of a pipelined operation. Enabling stages of the pipeline only when they need to be clocked reduces dynamic power and is further enhanced through clock gate insertion (which requires Synopsys Power Compiler). Launch requests can be accompanied by a launch ID, which can be used as a tag to identify operation results as they pass out of the pipe. A census output monitors the number of operations in the pipe. When $no_pm = 0$, DW_lp_piped_fp_recip satisfies the need to speed up designs via pipelining and still enable register re-timing capability as well as providing identification handle used

tracking each initiated transaction. However, reduced power and flow control can only be obtained by setting *no_pm* to 0, thus using the pipeline management mechanism (DW_lp_pipe_mgr).

Component pins are described in Table 1-1 and configuration parameters are described in Table 1-2.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
clk	1 bit	Input	Clock source
rst_n	1 bit	Input	Reset (active low)
а	exp_width + sig_width + 1 bits	Input	Divisor
rnd	3 bits	Input	Rounding mode; supports all rounding modes described in the <i>Datapath Floating-Point Overview</i> ; The rnd port takes effect only when faithful_round = 0.
Z	exp_width + sig_width + 1 bits	Output	1/a
status	8 bits	Output	Status flags for the result $\rm z$ For details, see STATUS Flags in the Datapath Floating-Point Overview.
launch	1 bit	Input	Active high control input to launch data ino pipe
launch_id	id_width bits	Input	ID of launch
pipe_full	1 bit	Output	Status flag indication no available slot in pipe
pipe_ovf	1 bit	Output	Error flag indicating pipe overflow(data lost)
accept_n	1 bit	Input	Flow control input (active low)
arrive	1 bit	Output	z result is valid
arrive_id	id_width bits	Output	launch_id from the originating launch that produced the z result
push_out_n	1 bit	Output	Optional output used with FIFO (active low)
pipe_census	ceiling(log_2(maximum(1,in_reg + (stages-1) + out_reg) + 1)) bits	Output	Output bus indicating the number of pipe stages currently occupied

Table 1-2 Parameter Description

Parameter	Values	Description
sig_width	2 to 60 bits Default: 23	Word length of fraction field of floating point numbers $\mathtt{a},$ and \mathtt{z}
exp_width	3 to 31 bits Default: 8	Word length of biased exponent of floating point $\mathtt{a},$ and \mathtt{z}

Table 1-2 Parameter Description (Continued)

Parameter	Values	Description
ieee_compliance	0 or 1 Default: 0	 Level of support for IEEE 754: 0: No support for IEEE 754 NaNs and denormals; NaNs are considered infinities and denormals are considered zeros 1: Fully compliant with the IEEE 754 standard, including support for NaNs and denormals For more, see IEEE 754 Compatibility in the Datapath Floating-Point Overview.
faithful_round	0 or 1 Default: 0	 Choose either a specific rounding mode (set by rnd) or a general rounding mode that allows maximum 1 ulp error O: Rounding mode is specific, as set by the rnd port; this choice increases the size of the resulting implementation. 1: Rounding mode is general and, for sig_width ≤ 28, allows a maximum of 1 ulp error; this choice decreases the size of the resulting implementation^a. When faithful_round = 1, note the following: The inexact status flag in the output is not meaningful. The other status flags will match one of the possible outputs for the calculation when faithful_round = 0.
op_iso_mode	0 to 4 Default: 0	Operand isolation mode (controls datapath gating for minPower flow) Allows you to set the style of minPower datapath gating for this module 0: Use the DW_lp_op_iso_mode ^b synthesis variable 1: 'none' 2: 'and' 3: 'or' 4: Preferred gating style: 'and' Datapath gating is inserted only when there are no input registers on the operands at the component boundary. When inserted, datapath gating circuits are placed immediately after the input ports of the component (see Figure 1-3 on page 7).
id_width	1 to 1024 Default: 8	Width of input launch_id and output arrive_id
in_reg	0 or 1 Default: 0	Input register control O: No input register 1: Include input register
stages	1 to 1022 Default: 4	Number of logic stages
out_reg	0 or 1 Default: 0	Output register control O: No output register 1: Include output register

Table 1-2 Parameter Description (Continued)

Parameter	Values	Description
no_pm	0 or 1 Default:1	No pipeline management used 0: Use pipeline management 1: Do not use pipeline management
rst_mode	0 or 1 Default: 0	Reset mode 0: Asynchronous reset mode for rst_n 1: Synchronous reset mode for rst_n

- a. When faithful_round = 1 and sig_width > 28, the result can exceed 1 ulp for some corner cases. Configurations tested for this parameter range do not show errors larger than 2 ulps.
- b. The DW_lp_op_iso_mode synthesis variable is available only in Design Compiler.

 DW_lp_op_iso_mode sets a global style of datapath gating. To use the global style, set *op_iso_mode* to '0', Note that If the *op_iso_mode* parameter is set to '0' and DW_lp_op_iso_mode is either not set or set to 0', then no datapath gating is inserted for this component.

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl	Synthesis model	 DesignWare (P-2019.03 and later) DesignWare-LP^a (before P-2019.03)

a. For Design Compiler versions before P-2019.03, see "Enabling minPower" on page 13.

Table 1-4 Simulation Models

Model	Function
DW03.DW_LP_PIPED_FP_RECIP_CFG_SIM	Design unit name for VHDL simulation
dw/dw03/src/DW_lp_piped_fp_recip_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_lp_piped_fp_recip.v	Verilog simulation model source code

Block Diagrams

Figure 1-1 shows the DW_lp_piped_fp_recip component with no pipeline manager ($no_pm = 1$):

Figure 1-1 DW_lp_piped_fp_recip Block Diagram with no_pm = 1





Figure 1-2 shows the DW_lp_piped_fp_recip component with pipeline manager implemented ($no_pm = 0$):

Figure 1-2 DW_lp_piped_fp_recip Block Diagram with no_pm = 0



When no pipeline manager is used (no_pm = 1), the outputs are purely pipelined results initiated by a and b when launch = 1. The pipeline is disabled (stalls) when launch = 0. Parameters in_reg, stages, and out_reg define the number of register levels as shown below in Table 1-5. To assist in tracking each set of a and rnd reciprocal operations, transaction identifiers can be driven into launch_id and monitored on the pipelined output arrive_id to locate the associated results. That is, a unique launch_id value per a, and rnd will make its way through the pipeline and show up at arrive_d along with its corresponding reciprocal (z), and status results.

Table 1-5 Number of Pipeline Register Levels


in_reg	out_reg	Number of Pipeline Register Levels
0	0	stages - 1
0	1	stages

Table 1-5 Number of Pipeline Register Levels (Continued)

in_reg	out_reg	Number of Pipeline Register Levels
1	0	stages
1	1	stages + 1

Figure 1-3 shows where datapath gating is inserted when the *op_iso_mode* parameter enables it.

Figure 1-3 Location of Datapath Gating (If Inserted)



Pipelining

The DW_lp_piped_fp_recip has configurable embed pipeline register levels. Setting the value for the parameters <code>in_reg</code>, <code>stages</code>, and <code>out_reg</code> (see Table 1-5 on page 6) determines the number of pipeline register level(s) that are inserted. Therefore, depending on the parameter <code>in_reg</code>, <code>stages</code>, and <code>out_reg</code> settings, the number of clock cycles for the reciprocal <code>z</code> and status results to propagate out varies.

This DW_lp_piped_fp_recip is designed to make it easy to pipeline floating point reciprocal logic using the register retiming features of Design Compiler (DC). It also contains parameter controlled input and output registers which will stay in place at their respective block boundary - they are not allowed to be moved by DC's register retiming features. The input and output registers are not available when using DC versions earlier than A-2007.12.

The parameter *stages* refers to the number of logic stages desired after register retiming is performed. The number of register levels is not necessarily the same as the number of logic stages. If no input or output registers are used ($in_reg = 0$ or $out_reg = 0$), then there is one fewer register level than logic stages. If either an input register or output register is specified, then the number of register levels is the same as the number

of logic stages. If both input and output registers are specified, then the number of register levels is the number of logic *stages* + 1 (see Table 1-5 on page 6). The number of pipeline register levels that can be retimed is always *stages* - 1.

Pipeline Control and Power Savings ('lpwr' implementation only)

When *no_pm* = 0, running in parallel to the pipeline register levels is pipeline control logic (as seen in Figure 1-2 on page 6) that monitors the activity. In cases where there is inactivity on a particular register level of the pipeline, the pipeline manager disables those levels to promote power savings. Furthermore, if using Synopsys Power Compiler, the presence of the pipeline control and its wiring to the pipeline register levels provides an opportunity for increased power reduction in the form of clock gating.

Along with the potential power savings that the pipeline management provides, it can be utilized to improve performance in cases where intermittent launch operations are present and there are FIFO structures upstream and downstream of the DW_lp_piped_fp_recip. The handshake is made between the DW_lp_piped_fp_recip and the external FIFOs via the accept_n and pipe_full ports. Effectively, the DW_lp_piped_fp_recip can be considered part of the external FIFO structures. The performance gain comes when inactive (bubble) stages are detected. These pipeline 'bubbles' are removed to produce a contiguous set of active pipeline stages. The result is empty pipeline slots at the head of (or entering) the DW_lp_piped_fp_recip pipeline for new operations to be launched. Advancing the shifting of operations through the pipeline when a valid product result is available (arrive = 1) is controlled by the accept_n input. When the multiplier pipeline is full of active entries, the pipe_full output is 1. To disable this feature in cases where no external FIFOs are present, set the accept_n input to 0 which will effectively eliminate any flow control. At the same time, the pipe_full output would always be 0.

To assist in tracking of 'launched' operands, the pipeline control logic provides interface ports called <code>launch_id</code> and <code>arrive_id</code>. The <code>launch_id</code> input is assigned a value during an active launch operation. Given that <code>launch_id</code> values are unique in successive launch operations, the product results can be distinguished from one another with the assertion of <code>arrive</code> and the associated <code>arrive_id</code>. The <code>arrive_id</code> is the <code>launch_id</code> from the originating <code>launch</code> that produced the valid reciprocal <code>z</code> result.

When $no_pm=1$ the pipeline manager is not used, and the launch input is connected directly to the enable line of the pipeline registers. The pipeline stalls when launch = 0.

No Pipeline Register Levels Specified

In cases where no pipelining is required ($no_pm = 1$) through the DW_lp_piped_fp_recip ($in_reg = 0$, stages = 1, and $out_reg = 0$), the pipeline control flow control handshaking/status signals still remain active and meaningful with one exception. The pipe_census, which is intended to count the number of active pipeline register levels, becomes irrelevant and is fixed to 0 (see Figure 1-6 on page 12).

Reset

System Resets (synchronous or asynchronous)

Two system reset modes are available from the rst_n input: asynchronous or synchronous. Asynchronous system reset is implemented when $rst_mode = 0$ and synchronous system reset is applied when $rst_mode = 1$.

During reset conditions, all the output ports are set to 0.

Suppressing Warning Messages During Verilog Simulation

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW_SUPPRESS_WARN macro in either of the following ways:

• Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_SUPPRESS_WARN
```

• Or, include a command line option to the simulator, such as:

```
+define+DW SUPPRESS WARN (which is used for the Synopsys VCS simulator)
```

The warning messages for this model include the following:

■ If values other than 1 or 0 are present on a clock port, the following message is displayed:

```
WARNING: <instance_path>.<clock_name>_monitor:
    at time = <timestamp>, Detected unknown value, x, on <clock name> input.
```

To suppress only this warning message for all DWBB components, use the following macro:

- □ Define the DW_DISABLE_CLK_MONITOR macro. You can define this macro in the following ways:
 - Specify the Verilog preprocessing macro in Verilog code:

```
`define DW DISABLE CLK MONITOR
```

Or, include a command line option to the simulator, such as:

```
+define+DW DISABLE CLK MONITOR (which is used for the Synopsys VCS simulator)
```

This message is also suppressed using the DW_SUPPRESS_WARN macro explained earlier.

If an invalid rounding mode has been detected on rnd, the following message is displayed:

```
WARNING: <instance_path>:
   at time = <timestamp>: Illegal rounding mode.
```


To suppress this message, use the DW_SUPPRESS_WARN macro explained earlier.

Timing Waveforms

Synchronous Reset

Figure 1-4 shows the result of $reset_mode = 1$. In this mode, the outputs are reset after the rst_n signal is active (low), and the positive edge of the clk.


Figure 1-4 Synchronous Reset Timing



Asynchronous Reset

Figure 1-5 illustrates the action of reset when $reset_mode = 0$. In this case, the reset is asynchronous to the clock, and the outputs and internal registers clear upon the falling edge of the rst n signal.


Figure 1-5 Asynchronous Reset Timing



Push Until Pipe Overflow

Figure 1-6 shows the result of push until the pipeline is full, and then, then pushing once more creates a pipeline overflow. The pipe full output asserts, and then with the next launch, the pipe ovf asserts.


Figure 1-6 Push Until Pipe Overflow Timing



Push Until Full, Pop Until Empty

Figure 1-7 shows the result of push until the pipeline is full, and then, pop until empty. The pipe_full output asserts, and then with the assertion (active low) of accept_n, the pipeline empties.

Figure 1-7 Push Until Full, Pop Until Empty Timing



Enabling minPower

In Design Compiler (version P-2019.03 and later) and Fusion Compiler, you can instantiate this component and use all its features without special settings.

For versions of Design Compiler before P-2019.03, enable minPower as follows:

```
set synthetic_library {dw_foundation.sldb dw_minpower.sldb}
set link_library {* $target_library $synthetic_library}
```

Related Topics

- Datapath Floating-Point Overview
- DesignWare Building Blocks User Guide

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
entity DW lp piped fp recip inst is
      generic (
        inst sig width : POSITIVE := 23;
        inst exp width : POSITIVE := 8;
        inst ieee compliance : INTEGER := 0;
        inst faithful round : INTEGER := 0;
        inst op iso mode : NATURAL := 0;
        inst id width : POSITIVE := 8;
        inst in reg : NATURAL := 0;
        inst stages : POSITIVE := 4;
        inst out req : NATURAL := 0;
        inst no pm : NATURAL := 1;
        inst rst mode : NATURAL := 0
        );
      port (
        inst clk: in std logic;
        inst rst n : in std logic;
        inst a : in std logic vector(inst sig width+inst exp width downto 0);
        inst rnd : in std logic vector(2 downto 0);
        z inst : out std logic vector(inst sig width+inst exp width downto 0);
        status inst : out std logic vector(7 downto 0);
        inst launch : in std logic;
        inst launch id : in std logic vector(inst id width-1 downto 0);
        pipe full inst : out std logic;
        pipe ovf inst : out std logic;
        inst accept n : in std logic;
        arrive inst : out std logic;
        arrive id inst : out std logic vector(inst id width-1 downto 0);
        push_out_n_inst : out std logic;
        pipe census inst : out
std logic vector(bit width(maximum(1,inst in reg+(inst stages-1)+inst out reg)+1)-1
downto 0)
    end DW lp piped fp recip inst;
architecture inst of DW lp piped fp recip inst is
    component DW lp piped fp recip
      generic (
        sig width : POSITIVE := 23;
        exp width : POSITIVE := 8;
        ieee compliance : INTEGER := 0;
```

```
faithful round : INTEGER := 0;
        op iso mode : NATURAL := 0;
        id width : POSITIVE := 8;
        in reg : NATURAL := 0;
        stages : POSITIVE := 4;
        out reg : NATURAL := 0;
        no pm : NATURAL := 0;
        rst mode : NATURAL := 0
        );
      port (
        clk: in std logic;
        rst n : in std logic;
        a : in std logic vector(sig width+exp width downto 0);
        rnd : in std logic vector(2 downto 0);
        z : out std logic vector(sig width+exp width downto 0);
        status : out std logic vector(7 downto 0);
        launch : in std logic;
        launch id : in std logic vector(id width-1 downto 0);
        pipe full : out std logic;
        pipe_ovf : out std_logic;
        accept n : in std logic;
        arrive : out std logic;
        arrive_id : out std_logic_vector(id_width-1 downto 0);
        push out n : out std logic;
        pipe census : out std logic vector(bit width(maximum(1,in reg+(stages-
1) + out_reg) + 1) - 1 downto 0)
        );
    end component;
begin
    -- Instance of DW lp piped fp recip
    U1 : DW lp piped fp recip
    generic map ( sig width => inst sig width,
             exp width => inst exp width,
             ieee compliance => inst ieee compliance,
             faithful round => inst faithful round,
             op iso mode => inst op iso mode,
             id width => inst id width,
             in reg => inst in reg,
             stages => inst stages,
             out req => inst out req,
             no pm => inst no pm,
             rst mode => inst rst mode )
    port map ( clk => inst clk,
             rst n => inst rst n,
             a => inst a,
             rnd => inst rnd,
             z \Rightarrow z inst,
```

end inst;

```
status => status_inst,
launch => inst_launch,
launch_id => inst_launch_id,
pipe_full => pipe_full_inst,
pipe_ovf => pipe_ovf_inst,
accept_n => inst_accept_n,
arrive => arrive_inst,
arrive_id => arrive_id_inst,
push_out_n => push_out_n_inst,
pipe_census => pipe_census_inst );
```

HDL Usage Through Component Instantiation - Verilog

```
module DW lp piped fp recip inst (inst clk, inst rst n, inst a, inst rnd, z inst,
          status inst, inst launch, inst launch id, pipe full inst, pipe ovf inst,
          inst accept n, arrive inst, arrive id inst, push out n inst, pipe census inst
);
parameter sig width = 23;
parameter exp width = 8;
parameter ieee compliance = 0;
parameter faithful round = 0;
parameter op iso mode = 0;
parameter id width = 8;
parameter in req = 0;
parameter stages = 4;
parameter out_reg = 0;
parameter no pm = 1;
parameter rst mode = 0;
`define t1 4
`define bit width 2
input inst clk;
input inst rst n;
input [sig width+exp width: 0] inst a;
input [2 : 0] inst rnd;
output [siq width+exp width: 0] z inst;
output [7:0] status inst;
input inst launch;
input [id width-1: 0] inst launch id;
output pipe full inst;
output pipe ovf inst;
input inst accept n;
output arrive inst;
output [id width-1: 0] arrive id inst;
output push out n inst;
output [(`bit width)-1:0] pipe census inst;
    // Instance of DW lp piped fp recip
    DW lp piped fp recip #(sig width,
             exp width,
             ieee compliance,
             faithful round,
             op iso mode,
             id width,
             in req,
             stages,
             out reg,
```

```
no pm,
       rst mode)
U1 ( .clk(inst clk),
       .rst_n(inst_rst_n),
       .a(inst a),
       .rnd(inst rnd),
       .z(z inst),
       .status(status_inst),
       .launch(inst_launch),
       .launch id(inst launch id),
       .pipe_full(pipe_full_inst),
       .pipe_ovf(pipe_ovf_inst),
       .accept_n(inst_accept_n),
       .arrive(arrive_inst),
       .arrive_id(arrive_id_inst),
       .push out n(push out n inst),
       .pipe census(pipe census inst));
```

endmodule

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
April 2021	DWBB_202009.5	■ In the description of <i>op_iso_mode</i> in Table 1-2 on page 2, corrected a reference to an illustration
July 2020	DWBB_201912.5	 Adjusted the description of the <i>ieee_compliance</i> parameter in Table 1-2 on page 2 Adjusted content and title of "Suppressing Warning Messages During Verilog Simulation" on page 9 and added the DW_SUPPRESS_WARN macro and the illegal round mode message
April 2020	DWBB_201912.3	 Updated the description of rnd in Table 1-1 on page 2 and faithful_round in Table 1-2 on page 2 Updated the some value ranges and defaults in Table 1-2 on page 2 For STAR 3124623, added note to Table 1-2 on page 2 to update the error range when faithful_round = 1. This update is based on a limitation found during the investigation of STAR 3124623.
October 2019	DWBB_201903.5	■ Added "Disabling Clock Monitor Messages"
March 2019	DWBB_201903.0	 Clarified the op_iso_mode parameter in Table 1-2 on page 2 Clarified licensing requirements in Table 1-3 on page 4 Added Figure 1-3 on page 7 to clarify datapath gating Added "Enabling minPower" on page 13 Added this Revision History table and the document links on this page

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable. Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com