



DW_8b10b_dec


8b10b Decoder

Version, STAR and Download Information: IP Directory

Features and Benefits

Revision History

- Configurable data width
- Configurable simplified Special Character indicator flags (for protocols requiring only the K28.5 special character)
- Synchronous initialization of Running Disparity with design specified value
- All outputs registered
- Provides minPower benefits (see Table 1-3 on page 3)



Description

DW_8b10b_dec decodes 1 to 16 bytes of data using the 8b10b Direct Current (DC) balanced encoding scheme developed at IBM, and has optional low power benefits.

Component pins are described in Table 1-1 and configuration parameters are described in Table 1-2.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function	
clk	1 bit	Input	Clock input	
rst_n	1 bit	Input	Asynchronous reset input, active low	
init_rd_n	1 bit	Input	Synchronous initialization control input, active low	
init_rd_val	1 bit	Input	Value of initial Running Disparity	
data_in	bytes × 10 bits	Input	Input 8b/10b data for decoding	
error	1 bit	Output	Active high, error flag indicating the presence of any type of error (running disparity or coding) in the information currently decoded on data_out	
rd	1 bit	Output	Current Running Disparity (after decoding data presented at data_in to data_out)	
k_char	bytes bits	Output	Special character indicators (one indicator per decoded byte)	
data_out	bytes × 8 bits	Output	Decoded output data	
rd_err	1 bit	Output	Active high, error flag indicating the presence of one or more Running Disparity errors in the information currently decoded on data_out	

Table 1-1 Pin Description (Continued)

Pin Name	Width	Direction	Function	
code_err	1 bit	Output	Active high, error flag indicating the presence of a coding error in at least one byte of information currently decoded on data_out	
enable	1 bit	Input	Enables register clocking	
rd_err_bus	bytes bits	Output	Indicates which bytes of the incoming bus have Running Disparity errors (one bit per incoming data_in byte with bit 0 corresponding to an error seen in the least significant 10 bits of input data)	
code_err_bus	bytes bits	Output	Indicates which bytes of the incoming bus have Coding errors (one bit per incoming data_in byte with bit 0 corresponding to an error seen in the least significant 10 bits of input data)	

Table 1-2 Parameter Description

Parameter	Values	Description	
bytes	1 to 16 Default: 2	Number of bytes to encode	
k28_5_only	0 or 1 Default: 0	Special Character subset control parameter 0: For all special characters decoded 1: For only K28.5 decoded (when k_char = high implies K28.5, all other special characters indicate an error)	
en_mode	0 or 1 Default: 0	 Enable control 0: The enable input port is not connected (backward compatible with older components) 1: When enable = 0 the decoder is stalled 	
init_mode	0 or 1 Default: 0	 Initialization mode for running disparity 0: During active init_rd_n input, delay init_rd_val one clock cycle before applying it to data_in input in calculating data_out (backward compatible with older components) 1: During active init_rd_n input, directly apply init_rd_val to data_in input (with no clock cycle delay) in calculating data_out 	
rst_mode	0 or 1 Default: 0	Reset mode 0: Asynchronous reset 1: Synchronous reset	

Table 1-2 Parameter Description (Continued)

Parameter	Values	Description
op_iso_mode	0 to 4 Default: 0	Operand isolation mode (controls datapath gating for minPower flow) Allows you to set the style of minPower datapath gating for this module
		■ 0: Use the DW_lp_op_iso_mode ^a synthesis variable
		■ 1: 'none'
		■ 2: 'and'
		■ 3: 'or'
		■ 4: Preferred gating style: 'and'
		For details about enabling minPower datapath gating for this component, see "Enabling minPower" on page 10.

a. The DW_lp_op_iso_mode synthesis variable is available only in Design Compiler.

DW_lp_op_iso_mode sets a global style of datapath gating. To use the global style, set op_iso_mode to '0', Note that If the op_iso_mode parameter is set to '0' and DW_lp_op_iso_mode is either not set or set to 0', then no datapath gating is inserted for this component.

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required	
rtl	Synthesis model	DesignWare	
lpwr ^a	Low Power synthesis model	DesignWare (P-2019.03 and later)DesignWare-LP (before P-2019.03)	

a. Requires that you enable minPower; for details, see "Enabling minPower" on page 10. When minPower is enabled, the lpwr implementation is always chosen during synthesis.

Functional Description

All outputs of the DW_8b10b_enc are registered, and as such the decoded results of input data (on data_in) are not seen at the output ports, data_out, k_char, rd, and error, until after the rising edge of the clk input. The init_rd_n input synchronously initializes the running disparity to the value present on the init_rd_val port.

The code words generated are either perfectly balanced (that is, they contain the same number of ones as they do zeros) or are unbalanced at 60% or 40% bias. A data byte that does not generate a balanced code generates one of two possible unbalanced code words (60% and 40%). The aggregate DC value is kept balanced by remembering the direction in which the last unbalanced code word was biased and generating the next unbalanced code word in the opposite bias direction. The one bit memory that recalls the bias of the last unbalanced code word is called the Running Disparity. A Running Disparity value of zero is synonymous with negative Running Disparity (-). A Running Disparity value of one is synonymous with positive Running Disparity (+).

So, in decoding 8b/10b data the running disparity is checked along the way as part of validating code words. This is an important aspect in being able to detect shifts in bit transitions that would convert a valid coded character into another valid character while changing the DC balance (thus affecting the running

disparity). Such an error may only be detected when a subsequent character that depends on a particular state of the running disparity is received.

Input data presented on the data_in port is decoded from the most significant 10-bit byte down to the least significant 10-bit byte. The first bit of serial data that was received in a word is the most significant bit of data_in and the last received serial bit is bit zero of data_in. The most significant 10-bit byte on data_in is decoded to the most significant 8-bit byte on data_out. The second most significant 10-bit byte on data_in is decoded to the second most significant 8-bit byte on data_out. This continues down until finally the least significant 10-bit byte on data_in is decoded to the least significant 8-bit byte on data_out.

Reset

The rst_n input port asynchronously resets the Running Disparity (reflected on the rd output port) to zero (-), as the error and rd_error ports are reset to low, while the data_out and k_char ports are set to all zeros. Initialization of running disparity does not cause the data output registers to be initialized. One interesting thing that init_rd_n and init_rd_val can be used for is to "disturb" the running disparity in order to force errors to be detected with valid 8B/10B data being processed. One method to force errors is to simply continuously initialize the running disparity while decoding. This causes all 8b/10b words to be decoded with a constant initial running disparity. In systems that tightly control the running disparity during idle times, a single error event can easily be forced by initializing the running disparity to the "wrong" state.

Enable

The synthesis parameter, en_mode , determines the function of the input port, enable. When $en_mode = 1$, DW_8b10b_dec uses the input port enable to control clocking of registers in the module. With $en_mode = 1$, the module decodes information from data_in to data_out on every clock cycle for which enable = 1. No decoding occurs for clock cycles where enable = 0 (with $en_mode = 1$). When $en_mode = 0$ (which is the default used when en_mode is not set in the design), the enable input is not connected.

Running Disparity Initialization

The init_rd_n input is used to synchronously initialize the internal running disparity (reflected on the output port, rd) to the value present on the port, init_rd_val.

The initialization of the running disparity behaves differently based on the synthesis parameter <code>init_mode</code>. When <code>init_mode = 0</code> (default and the backward compatible setting) and with <code>init_rd_n</code> asserted, the <code>init_rd_val</code> input is delayed one clock before it is applied to the <code>data_in</code> input in generating the <code>data_out</code> output. Therefore, two clock cycles after asserting <code>init_rd_val</code>, the resulting <code>data_out</code> of which <code>init_rd_val</code> is calculated from is available. The <code>rd</code> output reflects the value of <code>init_rd_val</code> (with <code>init_rd_n</code> asserted) with a one-cycle latency (for more, see Figure 1-1 on page 9). When <code>init_mode = 1</code> and with <code>init_rd_n</code> asserted, the <code>init_rd_val</code> input is applied without any clock delay to the <code>data_in</code> input. Thus, the <code>data_out</code> output reflected by <code>init_rd_val</code> being applied to <code>data_in</code> is available on the next clock cycle along with the newly calculated <code>rd</code> output (for more, see Figure 1-2 on page 9).

Outputs

data_out

Data from the data_in port is decoded (10 bits per byte symbol) and clocked into an output register that drives the data_out output port. For each 10 bits on data_in, there are 8 bits on data_out. The most significant 10 bits of data_in are decoded and clocked into a register connected to the most significant 8 bits of data_out. Similarly, the least significant 10 bits of data_in are decoded and clocked into a register connected to the least significant 8 bits of data_out.

k char

The k_char output port indicates whether or not an 8-bit decoded symbol on the data_out port is a valid special character. The k_char port has 1 bit for each byte in the data_out port. The most significant bit of k_char indicates whether the most significant byte present on data_out (decoded from the most significant 10 bits on data_in, one clock earlier) is a control character. Similarly, the least significant bit of k_char indicates whether the least significant byte present on data_out (decoded from the least significant 10 bits on data_in, one clock earlier) is a control character. For more information about special character decoding, see Table 1-4 on page 7.

rd

The rd output port provides the current state of running disparity after decoding the byte or bytes present on the data_out output port. The state of running disparity is normally derived from the data stream being decoded as it indicates the polarity of the last symbol that contained an imbalanced code group.

error

The error output indicates a decoding error was found when the data currently present on the data_out port was decoded. The error output is active whenever the decoder detects an error in any byte symbol whose decoded output is present on the data_out port. There are two basic kinds of errors: code errors and running disparity errors. There are also separate outputs for the two types of errors for use in systems that may want to consider the presence of only running disparity errors as a "soft" error. Note that the error port is effectively the logical OR of the ports, code_err and rd_err.

code_err

The code_err output port indicates (when active) that the decoder has detected one or more invalid 10- bit symbols on the data_in input port. The code_err output is register at the same time as the data_out bus so that its status relates directly to the current content on the data_out port. Any time a code error is detected, it should be considered a "hard" error and the decoded data on the data_out port may be corrupt.

The code_err port is also affected by the parameter, $k28_5_mode$. When $k28_5_mode = 1$, the only valid special character is the "K28.5" character. So, when $k28_5_mode = 1$, all other special characters received cause the code_err output (as well as the error output) to be activated. For more details, see Table 1-4 on page 7.

code_err_bus

The code_err_bus output indicates which bytes on the data_in port contain a detected Coding error. The code_err_bus port has one bit for each byte in the data_in port containing an error. The most significant bit of rd_err_bus indicates whether the most significant byte present on data_in is a contains a Coding error. Similarly, the least significant bit of rd_err_bus indicates whether the least significant byte present on data_in is has an error.

rd_err

The rd_err output port indicates (when active) that the decoder has detected one or more valid 10-bit symbols on the data_in input port that occurred with the incorrect running disparity. The rd_err output is captured by a register at the same time as the data_out bus so that its status relates directly to the current content on the data_out port. Any time a running disparity error is detected and a code error is not, it may be considered a "soft" error and the decoded data on the data_out port reflects the proper decoding of byte symbols found even in context of reversed running disparity.

rd_err_bus

The rd_err_bus output indicates which bytes on the data_in port contain a detected Running Disparity error. The rd_err_bus port has one bit for each byte in the data_in port containing an error. The most significant bit of rd_err_bus indicates whether the most significant byte present on data_in contains a Running Disparity error. Similarly, the least significant bit of rd_err_bus indicates whether the least significant byte present on data_in is has an error.

Special Character Decoding

Each byte of the port data_in has an associated special character indicator output on the output port, k_char. A low on k_char[0] indicates that data_out, bits 7 through 0, contains one data byte (is not a valid special character). When k_char[0] is high, bits 7 though 0 of data_out represent a valid special character (as shown in Table 1-4). When the parameter $k28_5_only = 0$ and k_char[i] is high, the particular special character that was decoded is distinguished by the value on the corresponding eight bits of the data_out port (shown in Table 1-4, provided that there were no code errors. When $k28_5_only = 1$, then k_char[i] = high indicates reception of a valid K28.5 special character (all other special characters received with $k28_5_only = 1$ are flagged as code errors (code_err active) without a k_char indicator).

Table 1-4 Special Character Decoding

Character Name	data_out value	k28_5_mode	k_char[<i>i</i>]	code_err
K28.0	00011100 (1Ch)	0	1	0
K28.1	00111100 (3Ch)	0	1	0
K28.2	01011100 (5Ch)	0	1	0
K28.3	01111100 (7Ch)	0	1	0
K28.4	10011100 (9Ch)	0	1	0
K28.5	10111100 (BCh)	0	1	0
K28.6	11011100 (DCh)	0	1	0
K28.7	11111000 (FCh)	0	1	0
K23.7	11110111 (F7h)	0	1	0
K27.7	11111011 (FBh)	0	1	0
K29.7	11111101 (FDh)	0	1	0
K30.7	11111110 (FEh)	0	1	0
K28.0	00011100 (1Ch)	1	0	1
K28.1	00111100 (3Ch)	1	0	1
K28.2	01011100 (5Ch)	1	0	1
K28.3	01111100 (7Ch)	1	0	1
K28.4	10011100 (9Ch)	1	0	1
K28.5	10111100 (BCh)	1	1	0
K28.6	11011100 (DCh)	1	0	1
K28.7	11111000 (FCh)	1	0	1
K23.7	11110111 (F7h)	1	0	1
K27.7	11111011 (FBh)	1	0	1
K29.7	11111101 (FDh)	1	0	1
K30.7	11111110 (FEh)	1	0	1

Suppressing Warning Messages During Verilog Simulation

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW_SUPPRESS_WARN macro in either of the following ways:

Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_SUPPRESS_WARN
```

• Or, include a command line option to the simulator, such as:

```
+define+DW SUPPRESS WARN (which is used for the Synopsys VCS simulator)
```

The warning messages for this model include the following:

■ If values other than 1 or 0 are present on a clock port, the following message is displayed:

```
WARNING: <instance_path>.<clock_name>_monitor:
    at time = <timestamp>, Detected unknown value, x, on <clock_name> input.
```

To suppress only this warning message for all DWBB components, use the following macro:

- □ Define the DW_DISABLE_CLK_MONITOR macro. You can define this macro in the following ways:
 - Specify the Verilog preprocessing macro in Verilog code:

```
`define DW DISABLE CLK MONITOR
```

Or, include a command line option to the simulator, such as:

```
+define+DW DISABLE CLK MONITOR (which is used for the Synopsys VCS simulator)
```

This message is also suppressed using the DW_SUPPRESS_WARN macro explained earlier.

Timing Waveforms

Figure 1-1 Running Disparity Initialization when init_mode=0





Figure 1-2 Running Disparity Initialization when init_mode=1



Enabling minPower

You can instantiate this component without enabling minPower, but to achieve datapath gating power savings, you must enable minPower optimization, as follows:

- Design Compiler
 - □ Version P-2019.03 and later:

```
set power enable minpower true
```

□ Before version P-2019.03 (requires the DesignWare-LP license feature):

```
set synthetic_library {dw_foundation.sldb dw_minpower.sldb}
set link library {* $target library $synthetic library}
```

Fusion Compiler

Optimization for minPower is enabled as part of the total_power metric setting. To enable the total_power metric, use the following:

```
set qor strategy -stage synthesis -metric total power
```

Related Topics

- Coding Group Coding Overview
- DesignWare Building Block IP User Guide

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW 8b10b dec inst is
 generic (inst_bytes : integer := 2; inst k28_5_only : integer := 0;
          inst en mode
                         : integer := 0; inst init mode : integer := 1;
          inst rst mode : integer := 0;
                                              inst op iso mode : integer := 0 );
 port (inst clk
                  : in std logic;
                       : in std logic;
       inst rst n
       inst init rd n : in std logic;
       inst init rd val : in std logic;
       inst_data_in : in std logic vector(inst_bytes*10-1 downto 0);
                       : out std logic;
       error inst
       rd inst
                        : out std logic;
       k char inst : out std logic vector(inst bytes-1 downto 0);
       data out inst : out std logic vector(inst bytes*8-1 downto 0);
       rd err inst
                       : out std logic;
       code err inst
                       : out std logic;
                       : in std logic;
       inst enable
       rd err bus inst : out std logic vector(inst bytes-1 downto 0);
       code err bus inst: out std logic vector(inst bytes-1 downto 0) );
end DW 8b10b dec inst;
architecture inst of DW 8b10b dec inst is
begin
  -- Instance of DW 8b10b dec
 U1 : DW 8b10b dec
   generic map (bytes => inst bytes, k28 5 only => inst k28 5 only,
                en mode => inst en mode, init mode => inst init mode,
                rst mode => inst rst mode, op iso mode => inst op iso mode )
   port map (clk => inst clk,
                              rst n => inst rst n,
             init rd n => inst init rd n, init rd val => inst init rd val,
             data in => inst data in, error => error inst, rd => rd inst,
             k_char => k_char_inst, data_out => data_out_inst,
             rd err => rd err inst, code err => code err inst,
             enable => inst enable, rd err bus => rd err bus inst,
          code err bus => code err bus inst );
end inst;
-- Configuration for use with VSS simulator
-- pragma translate off
configuration DW 8b10b dec inst cfg inst of DW 8b10b dec inst is
 for inst
 end for; -- inst
```

end DW_8b10b_dec_inst_cfg_inst;
-- pragma translate_on

HDL Usage Through Component Instantiation - Verilog

```
module DW 8b10b dec inst(inst clk, inst rst n, inst init rd n,
                         inst init rd val, inst data in, error inst,
                         rd inst, k char inst, data out inst,
                         rd err inst, code err inst, inst enable,
                 rd err bus inst, code err bus inst );
 parameter inst bytes = 2;
 parameter inst k28 5 \text{ only} = 0;
 parameter inst en mode = 0;
 parameter inst init mode = 1;
 parameter inst rst mode = 0;
 parameter inst op iso mode = 0;
  input inst clk;
  input inst rst n;
  input inst init rd n;
  input inst init rd val;
  input [inst bytes*10-1 : 0] inst data in;
  output error inst;
  output rd inst;
  output [inst bytes-1 : 0] k char inst;
  output [inst bytes*8-1:0] data out inst;
  output rd err inst;
  output code err inst;
  input inst enable;
  output [inst_bytes-1 : 0] rd_err_bus_inst;
  output [inst bytes-1 : 0] code err bus inst;
  // Instance of DW 8b10b dec
 DW 8b10b dec #(inst bytes, inst k28 5 only, inst en mode,
                 inst init mode, inst rst mode, inst op iso mode)
                                              .init rd n(inst init rd n),
                          .rst n(inst rst n),
   U1 (.clk(inst clk),
        .init rd val(inst init rd val), .data in(inst data in),
        .error(error_inst),
                             .rd(rd inst),
                                              .k char(k char inst),
        .data out(data out inst), .rd err(rd err inst),
        .code err(code err inst),
                                    .enable(inst enable),
    .rd err bus(rd err bus inst), .code err bus(code err bus inst));
endmodule
```

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates	
July 2020	DWBB_201912.5	 Adjusted content and title of "Suppressing Warning Messages During Verilog Simulation" on page 8 and added the DW_SUPPRESS_WARN macro 	
October 2019	DWBB_201903.5	■ Added the "Disabling Clock Monitor Messages" section	
March 2019	DWBB_201903.0	 Clarified the op_iso_mode parameter in Table 1-2 on page 2 Clarified license requirements in Table 1-3 on page 3 Added "To suppress all warning messages for all DWBB components:" 	
January 2019	DWBB_201806.5	 Updated example in "HDL Usage Through Component Instantiation - VHDL" on page 11 Added this Revision History table and the document links on this page 	

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com