

DW_ram_2r_w_a_dff

Write-Port, Dual-Read-Port RAM (Flip-Flop-Based)

Version, STAR, and myDesignWare Subscriptions: IP Directory

Features and Benefits

Revision History

- Parameterized word depth
- Parameterized data width
- Asynchronous static memory
- Parameterized reset implementation
- High testability using DFT Compiler

Description

DW_ram_2r_w_a_dff implements a parameterized, asynchronous, three-port static RAM.




Table 1-1 Pin Description

Pin Name	Width	Direction	Function
rst_n	1 bit	Input	Reset, active low
cs_n	1 bit	Input	Chip select, active low
wr_n	1 bit	Input	Write enable, active low
test_mode	1 bit	Input	Enables test_clk
test_clk	1 bit	Input	Test clock to capture data during test_mode
rd1_addr	ceil(log ₂ [depth]) bits	Input	Read1 address bus
rd2_addr	ceil(log ₂ [depth]) bits	Input	Read2 address bus
wr_addr	ceil(log ₂ [depth]) bits	Input	Write address bus
data_in	data_width bits	Input	Input data bus
data_rd1_out	data_width bits	Output	Output data bus for read1
data_rd2_out	data_width bits	Output	Output data bus for read2

Table 1-2 Parameter Description

Parameter	Values	Description	
data_width	1 to 256	Width of data_in and data_out buses. Default = none	
depth	2 to 256	Number of words in the memory array (address width). Default: None	
rst_mode	0 or 1 Default: 1	Determines if the rst_n input is used. 1. rst_n initializes the RAM 1. rst_n is not connected	

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
rtl ^a	Synthesis model	DesignWare

a. The implementation, "rtl," replaces the obsolete implementation, "str." Existing designs that specify the obsolete implementation ("str") will automatically have that implementation replaced by the new superseding implementation ("rtl") as will be noted by an information message (SYNDB-36) generated during DC compilation.

Table 1-4 Simulation Models

Model	Function
DW06.DW_RAM_2R_W_A_DFF_CFG_SIM	VHDL simulation configuration
dw/dw06/src/DW_ram_2r_w_a_dff_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_ram_2r_w_a_dff.v	Verilog simulation model source code

The write data enters the RAM through the data_in input port, and is read out through either the data_rd1_out port or the data_rd2_out port. The RAM is constantly reading regardless of the state of cs_n.

The rd1_addr, rd2_addr, and wr_addr ports are used to address the *depth* words in memory. If rd1_addr or rd2_addr contains a value beyond the maximum depth, then that output port is driven low. For example, if rd1_addr = 7 hex and depth = 6, then the data_rd1_out bus is driven low. If rd2_addr is beyond the maximum depth, then data_rd2_out is driven low.

For wr_addr beyond the maximum depth, nothing occurs and the data is lost. No warnings are given during simulations when an address beyond the scope of *depth* is used.



This component contains clock signals for internal flip-flops that are derived from the wr_n and $test_clk$ ports. To keep hold times and internal clock skews to a minimum, you should consider instances of this component to be individual floorplanning elements.

Chip Selection, Reading and Writing

The cs_n input is the chip select, active low signal that enables data to be written to the RAM. The RAM is constantly reading, regardless of the state of cs_n.

When cs_n is low and there is a low-to-high transition of the write enable, wr_n, data is written to the RAM.

Data is captured into the memory cell on the low-to-high transition of wr_n. If rd1_addr port or rd2_addr port are the same value as wr_addr, data_in equals data_rd1_out or data_rd2_out, respectively, after the low-to-high transition of wr_n.

When cs n is high, writing to the RAM is disabled.

Reset

rst_n

This signal is an active-low input that initializes the RAM to zeros if the *rst_mode* parameter is set to 0, independent of the value of cs_n. If the *rst_mode* parameter is set to 1, rst_n does not affect the RAM, and should be tied high or low. In this case, synthesis optimizes the design, and does not use the rst_n signal.

Making the RAM Scannable

DW_ram_2r_w_a_dff may be made scannable using DFT Compiler. Use the set_test_hold 1 test_mode command before insert_scan.

The test_mode signal, when active high, selects the test_clk port to control the capture of data into the RAM. The test_mode signal may be tied low if a scannable design is not required. When test_mode is tied low, synthesis optimizes the design, and does not connect the test_mode and test_clk signals to anything.



For scannable designs, the test_mode signal should only be active during scan shifting (when scan enable is active). When test_mode is active, all RAM addresses are written with the data_in value at the rising edge of test_clk. When test_mode and scan enable are both active, the data currently in the RAM are shifted out for viewing the state of the RAM.

Application Notes

DW_ram_2r_w_a_dff is intended to be used as a small scratch-pad memory or register file. Because DW_ram_2r_w_a_dff is built from the cells within the ASIC cell library, it should be kept small to obtain an efficient implementation. If a larger memory is required, you should consider using a hard macro RAM from the ASIC library in use.

Suppressing Warning Messages During Verilog Simulation

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW_SUPPRESS_WARN macro in either of the following ways:

• Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_SUPPRESS_WARN
```

• Or, include a command line option to the simulator, such as:

```
+define+DW SUPPRESS WARN (which is used for the Synopsys VCS simulator)
```

The warning messages for this model include the following:

■ If values other than 1 or 0 are present on a clock port, the following message is displayed:

```
WARNING: <instance_path>.<clock_name>_monitor:
    at time = <timestamp>, Detected unknown value, x, on <clock name> input.
```

To suppress only this warning message for all DWBB components, use the following macro:

- □ Define the DW_DISABLE_CLK_MONITOR macro. You can define this macro in the following ways:
 - Specify the Verilog preprocessing macro in Verilog code:

```
`define DW DISABLE CLK MONITOR
```

Or, include a command line option to the simulator, such as:

```
+define+DW DISABLE CLK MONITOR (which is used for the Synopsys VCS simulator)
```


This message is also suppressed using the DW_SUPPRESS_WARN macro explained earlier.

Timing Waveforms


The figures in this section show timing diagrams for various conditions of DW_ram_2r_w_a_dff.

Figure 1-1 Instantiated RAM Timing Waveforms

Write Timing, wr_n controlled, rst_mode = 1, cs_n = 0, address valid before wr_n transition to low



Read Port 1 Timing, address controlled, rst_mode = 1, cs_n = don't care



Read Port 2 Timing, address controlled, rst_mode = 1, cs_n = don't care





Figure 1-2 RAM Reset Timing Waveform

Asynchronous Reset, rst_mode = 0, cs_n = 0



¹ Internal RAM Data is the array of memory bits; the memory is not available to users.

Related Topics

- Memory Synchronous RAMs Listing
- DesignWare Building Block IP User Guide

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW ram 2r w a dff inst is
  generic (inst data width : INTEGER := 8;
           inst depth
                          : INTEGER := 8;
           inst rst mode : INTEGER := 0 );
  port (inst rst n : in std logic;
        inst cs n
                      : in std logic;
        inst wr n
                      : in std logic;
        inst test mode : in std logic;
        inst_test_clk : in std_logic;
       inst rd1 addr : in std logic vector(bit width(inst depth)-1 downto 0);
       inst rd2 addr : in std logic vector(bit width(inst depth)-1 downto 0);
        inst wr addr : in std logic vector(bit width(inst depth)-1 downto 0);
        inst data in : in std logic vector(inst data width-1 downto 0);
        data rd1 out inst : out std logic vector(inst data width-1 downto 0);
        data rd2 out inst : out std logic vector(inst data width-1 downto 0)
       );
end DW ram 2r w a dff inst;
architecture inst of DW ram 2r w a dff inst is
begin
  -- Instance of DW ram 2r w a dff
  U1 : DW ram 2r w a dff
    generic map (data width => inst data width,
                                                depth => inst depth,
                 rst mode => inst rst mode )
    port map (rst n => inst rst n,
                                   cs n => inst cs n,
                                                         wr n => inst wr n,
              test mode => inst test mode, test clk => inst test clk,
              rd1 addr => inst rd1 addr, rd2 addr => inst rd2 addr,
              wr addr => inst wr addr, data in => inst data in,
              data rd1 out => data rd1 out inst,
              data rd2 out => data rd2 out inst );
end inst;
-- pragma translate off
configuration DW ram 2r w a dff inst cfg inst of DW ram 2r w a dff inst is
  for inst
  end for; -- inst
end DW ram 2r w a dff inst cfg inst;
-- pragma translate on
```

HDL Usage Through Component Instantiation - Verilog

```
module DW ram 2r w a dff inst( inst rst n, inst cs n, inst wr n,
          inst test mode, inst test clk, inst rd1 addr, inst rd2 addr,
          inst wr addr, inst data in, data rd1 out inst, data rd2 out inst );
 parameter data width = 8;
 parameter depth = 8;
 parameter rst mode = 0;
  `define bit width depth 3 // ceil(log2(depth))
  input inst rst n;
  input inst cs n;
  input inst wr n;
  input inst test mode;
  input inst test clk;
  input [`bit_width_depth-1 : 0] inst_rd1_addr;
  input ['bit width depth-1 : 0] inst rd2 addr;
  input [`bit width depth-1 : 0] inst wr addr;
  input [data width-1: 0] inst data in;
  output [data width-1 : 0] data rd1 out inst;
  output [data width-1 : 0] data rd2 out inst;
  // Instance of DW ram 2r w a dff
 DW ram 2r w a dff #(data width,
                                    depth,
                                             rst mode)
   U1 (.rst n(inst rst n), .cs n(inst cs n),
                                                   .wr n(inst wr n),
        .test_mode(inst_test_mode), .test clk(inst test clk),
        .rd1 addr(inst rd1 addr),
                                    .rd2 addr(inst rd2 addr),
        .wr addr(inst wr addr),
                                 .data in(inst data in),
        .data rd1 out(data rd1 out inst),
        .data rd2 out (data rd2 out inst) );
```

endmodule

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
July 2020	DWBB_201912.5	 Adjusted content and title of "Suppressing Warning Messages During Verilog Simulation" on page 4 and added the DW_SUPPRESS_WARN macro
October 2019	DWBB_201903.5	■ Added the "Disabling Clock Monitor Messages" section
January 2019	DWBB_201806.5	VHDL" on page 6
		■ Added this Revision History table and the document links on this page

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com