

# DW\_asymfifo\_s2\_sf


## Asymmetric Synchronous (Dual-Clock) FIFO - Static Flags

Version, STAR and Download Information: IP Directory

### **Features and Benefits**

# **Revision History**

- Parameterized asymmetric input and output bit widths (must be integer-multiple relationship)
- Fully registered synchronous flag output ports
- Separate status flags for each clock system
- FIFO empty, half full, and full flags
- Parameterized almost full and almost empty flags
- FIFO push error (overflow) and pop error (underflow) flags
- D flip-flop-based memory array for high testability
- Single clock cycle push and pop operations
- Word integrity flag for *data\_in\_width* < *data\_out\_width*
- Partial word flush for data\_in\_width < data\_out\_width
- Parameterized byte order within a word
- Parameterized reset mode (synchronous or asynchronous, memory array initialized or not)



# Description

DW\_asymfifo\_s2\_sf is an asymmetric I/O dual independent clock FIFO. It combines the DW\_asymfifoctl\_s2\_sf FIFO controller and the DW\_ram\_r\_w\_s\_dff flip-flop-based RAM foundation.

The DW\_asymfifo\_s2\_sf is recommended for relatively small memory configurations. For large FIFOs, use the asymmetric FIFO controller, DW\_asymfifoctl\_s2\_sf, in conjunction with a compiled, full-custom RAM array.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
clk_push	1 bit	Input	Input clock for push interface
clk_pop	1 bit	Input	Input clock for pop interface
rst_n	1 bit	Input	Reset input, active low
push_req_n	1 bit	Input	FIFO push request, active low

Table 1-1 Pin Description (Continued)

Pin Name	Width	Direction	Function
flush_n	1 bit	Input	Flushes the partial word into memory (fills in 0's for empty bits) (for data_in_width < data_out_width only), active low
pop_req_n	1 bit	Input	FIFO pop request, active low
data_in	data_in_width bits	Input	FIFO data to push
push_empty	1 bit	Output	FIFO empty <sup>a</sup> output flag synchronous to clk_push, active high
push_ae	1 bit	Output	FIFO almost empty <sup>a</sup> output flag synchronous to clk_push (determined by <i>push_ae_lvl</i> parameter), active high
push_hf	1 bit	Output	FIFO half full <sup>a</sup> output flag synchronous to clk_push, active high
push_af	1 bit	Output	FIFO almost full <sup>a</sup> output flag synchronous to clk_push (determined by <i>push_af_lvl</i> parameter), active high
push_full	1 bit	Output	FIFO's RAM full <sup>a</sup> output flag (including the input buffer of FIFO for data_in_width < data_out_width) synchronous to clk_push, active high
ram_full	1 bit	Output	FIFO's RAM (excluding the input buffer of FIFO for data_in_width < data_out_width) full output flag synchronous to clk_push, active high
part_wd	_wd 1 bit		Partial word accumulated in the input buffer synchronous to clk_push (for data_in_width < data_out_width only; otherwise, tied low), active high
push_error	1 bit	Output	FIFO push error (overrun) output flag synchronous to clk_push, active high
pop_empty	1 bit	Output	FIFO empty <sup>b</sup> output flag synchronous to clk_pop, active high
pop_ae	1 bit	Output	FIFO almost empty <sup>b</sup> output flag synchronous to clk_pop (determined by <i>pop_ae_lvl</i> parameter), active high
pop_hf	1 bit	Output	FIFO half full <sup>b</sup> output flag synchronous to clk_pop, active high
pop_af	1 bit	Output	FIFO almost full <sup>b</sup> output flag synchronous to clk_pop (determined by <i>pop_af_lvl</i> parameter), active high
pop_full	1 bit	Output	FIFO's RAM full <sup>b</sup> output flag (excluding the input buffer of FIFO for case data_in_width < data_out_width) synchronous to clk_pop, active high
pop_error	1 bit	Output	FIFO pop error (underrun) output flag synchronous to clk_pop, active high
data_out	data_out_width bits	Output	FIFO data to pop

a. As perceived by the push interface

b. As perceived by the pop interface

## **Table 1-2** Parameter Description

Parameter	Values	Description	
data_in_width	1 to 2048	Width of the data_in bus; must in an integer-multiple of data_out_width. That is, either:	
		■ data_in_width = K x data_out_width, or	
		■ data_out_width = K x data_in_width	
		Where K is an integer.	
data_out_width	1 to 2048	Width of the data_out bus; must be an integer-multiple of data_in_width. That is, either:	
		■ data_in_width = K x data_out_width, or	
		■ data_out_width = K x data_in_width	
		Where K is an integer.	
depth	4 to 1024	Number of words that can be stored in FIFO	
push_ae_lvl	1 to depth-1	Almost empty level for the <code>push_ae</code> output port (the number of words in the FIFO at or below which the <code>push_ae</code> flag is active)	
push_af_lvl	1 to depth-1	Almost full level for the <code>push_af</code> output port (the number of empty memory locations in the FIFO at which the <code>push_af</code> flag is active)	
pop_ae_lvl	1 to depth-1	Almost empty level for the pop_ae output port (the number of words in the FIFO at or below which the pop_ae flag is active)	
pop_af_lvl	1 to depth-1	Almost full level for the pop_af output port (the number of empty memory locations in the FIFO at which the pop_af flag is active)	
err_mode	0 or 1	Error mode:	
		0: Stays active until reset (latched)	
		1: Active only as long as error condition exists (unlatched)	
push_sync	1 to 3	Push flag synchronization mode:	
		1: Single register synchronization from pop pointer	
		■ 2: Double register	
		■ 3: Triple register	
pop_sync	1 to 3	Pop flag synchronization mode:	
		1: Single register synchronization from push pointer	
		■ 2: Double register	
		■ 3: Triple register	
rst_mode	0 or 3	Reset mode:	
	Default: 1	0: Asynchronous reset including memory	
		■ 1: Synchronous reset including memory	
		■ 2: Asynchronous reset excluding memory	
		■ 3: Synchronous reset excluding memory	

Table 1-2 Parameter Description (Continued)

Parameter	Values	Description
byte_order	0 or 1 Default: 0	Order of bytes or subword within a word:  0: First byte is in most significant bits position  1: First byte is in the least significant bits position

### Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare

#### Table 1-4 Simulation Models

Model	Function
DW06.DW_ASYMFIFO_S2_SF_CFG_SIM <sup>a</sup>	Design unit name for VHDL simulation
dw/dw06/src/DW_asymfifo_s2_sf_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_asymfifo_s2_sf.v	Verilog simulation model source code

a. For reliable simulation in VHDL, always use a configuration in the design specifying the design unit name from the DesignWare Foundation (for example, DW06.DW\_ASYMFIFO\_S2\_SF\_CFG\_SIM).

Table 1-5 Push Interface Function Table

push_req_n	push_full	Action	push_err
0	0	Push operation	No
0	1	Overrun; incoming data dropped (no action other than error generation)	Yes
1	Х	No action	No

### Table 1-6 Pop Interface Function Table

pop_req_n	pop_empty	Action	pop_err
0	0	Pop operation	No
0	1	Underrun (no action other than error generation)	Yes
1	Х	No action	No

Table 1-7 Flush Interface Function Table (for data\_in\_width < data\_out\_width)

flush_n	part_wd	ram_full	Action	push_err
0	0	Х	No action	No
0	1	0	Flush	No
0	1	1	No action other than error generation	Yes
1	Х	Х	No action	No

## **Block Diagram**

The FIFO provides parameterized input data width, output data width, depth, and a full complement of flags (full, almost full, half full, almost empty, empty, and error) for both clock systems. Figure 1-1 on page 6 shows an internal block diagram of the FIFO.


The input data bit width of DW\_asymfifo\_s2\_sf can be different than its output data bit width, but the two must have an integer-multiple relationship (the input bit width being a multiple of the output bit width or vice versa). In other words, either of the following conditions must be true:

- The data\_in\_width =  $K \times data_out_width$ , or
- The data\_out\_width =  $K \times data_in_width$  where K is a positive integer. For an example of  $data_in_width \neq data_out_width$ , see Figure 1-2 on page 7

The asymmetric FIFO provides flag logic and operational error detection logic for each clock domain. Parameterizable features include FIFO depth (from 4 to 1024 locations), almost empty level, almost full level, level of error detection, type of reset (either asynchronous or synchronous, memory array initialized or not), and byte (subword) order within a word. The designer specifies these parameters when the FIFO is instantiated in the design.

Reset can be selected at instantiation to be either synchronous or asynchronous, and can either include or exclude the RAM array.

Figure 1-1 DW\_asymfifo\_s2\_sf Block Diagram



# Input Bus > Output Bus (data\_in\_width > data\_out\_width)

## Writing to the FIFO (Push)

For cases where  $data_in\_width > data_out\_width$  (assuming that  $data_in\_width = K \times data_out\_width$ , where K is an integer larger than 1):

- The flush\_n input pin is not used (at the system level, this pin should not be connected so that it is removed upon synthesis),
- The part wd output pin is tied low.

For an example of *data\_in\_width* > *data\_out\_width* case, refer to Figure 1-2 on page 7.


A push is executed when the push\_req\_n input is asserted (low) and the full flag is inactive (low) at the rising edge of clk push.

Asserting push req n when the full flag is inactive causes:

- The FIFO to be written, and
- The write address register (which always points to the address of the next word to be pushed) to be incremented on the same rising edge of clk\_push the first clock after push\_req\_n is asserted.

This means that push req n must be asserted early enough to propagate to the FIFO before the next clock.

Figure 1-2 Example of Asymmetric FIFO Operation



#### Write Errors

An error occurs if a push operation is attempted while the FIFO is full (as perceived by the push interface). That is, the push error output goes active if:

- The push req n input is asserted (low), and
- The push full flag is active (high)

on the rising edge of clk push.

## Reading from the FIFO (Pop)

For cases where data in width > data out width (assuming that data in width =  $K \times data$  out width, where Kis an integer larger than 1), the number of bits in a word stored in memory is *data\_in\_width*. The bit width for each out-going byte (or subword) is data\_out\_width.

For every byte (or subword) to be read, pop req n must be active (low) at the positive edge of clk pop. Each pop causes one byte (or subword) to be read. Popping K times results in one full word (data\_in\_width bits) being read. The order of the output bytes within a word is determined by the *byte order* parameter.

The data out port of the FIFO is asynchronous. A pop operation occurs when pop req n is asserted (low) when the FIFO is not empty. Asserting pop req n when the output buffer is not empty causes the data out output port to be switched to the next byte (or subword) on the next rising edge of clk pop. Thus, memory read data must be captured on the clk pop following the assertion of pop req n.

Refer to the timing diagrams for details of the pop operation.

#### Read Errors

An error occurs if a pop operation is attempted while the FIFO is empty (as perceived by the pop interface). That is, the pop error output goes active on the rising edge of clk pop if:

- The pop req n input is active (low), and
- The pop empty flag is active (high).

# Input Bus = Output Bus (data\_in\_width = data\_out\_width)

## Writing to the FIFO (Push)

In this case, the FIFO is a symmetric I/O FIFO. Its function is the same as DW\_fifo\_s2\_sf, except for the unused part wd, flush, and ram full pins.

A push is executed at the rising edge of clk push when:

- The push req n input is asserted (low), and
- The push full flag is inactive (low)

Asserting push\_req\_n when push\_full is inactive causes

- The FIFO be written, and
- The write address register (which always points to the address of the next word to be pushed) to be incremented on the same rising edge of clk push the first clock after push req n is asserted.

This means that push req n must be asserted early enough to propagate to the FIFO before the next clock.

#### **Write Errors**

An error occurs if a push operation is attempted while the FIFO is full (as perceived by the push interface). That is, the push error output goes active if:

- The push req n input is asserted (low), and
- The push full flag is active (high)

on the rising edge of clk push.

## Reading from the FIFO (Pop)

In this case, the FIFO is a symmetric I/O FIFO. Its function is the same as the DW\_fifo\_s2\_sf, except for the part wd, flush, and ram full pins, which are unused.

The data\_out port of the FIFO is asynchronous.

A pop operation occurs when:

- The pop\_req\_n is asserted (low), and
- The pop empty flag is not active (low) (the FIFO is not empty)

at the rising edge of clk pop.

Asserting pop\_req\_n while pop\_empty is not active causes the internal read pointer to be incremented on the next rising edge of clk\_pop. Thus, the FIFO output data must be captured on the rising edge of clk\_pop following the assertion of pop\_req\_n.

#### Read Errors

An error occurs if a pop operation is attempted while the FIFO is empty (as perceived by the pop interface). That is, the pop\_error output goes active if:

- The pop\_req\_n input is active (low), and
- The pop empty flag is active (high)

on the rising edge of clk pop.

# Input Bus < Output Bus (data\_in\_width < data\_out\_width)

## Writing to the FIFO (Push)

For cases where  $data_in_width < data_out_width$  (assuming that  $data_out_width = K \times data_in_width$ , where K is an integer larger than 1), every byte (or subword) written to the FIFO is first assembled into a full word with  $data_out_width$  bits. For an example of this case, refer to Figure 1-2 on page 7.

A push of a partial word is executed when <code>push\_req\_n</code> is asserted (low) and the <code>full</code> flag is inactive (low) at the rising edge of <code>clk\_push</code>. Thus, a push can occur even if the FIFO is full as long as a pop is executed in the same cycle.

The order of bytes within a word is determined by the byte\_order parameter. For every byte (or subword) to be written, push\_req\_n must be active (low) at the positive edge of push\_clk. Pushing *K* times in either of the cases that enables a push causes the word accumulated in the input buffer to be written to the next available location in the FIFO. This write occurs on the clk\_push following the assertion of push\_req\_n.

The data at the data\_in port must be stable for a setup time before the rising edge of clk\_push, and push\_req\_n must be asserted early enough to propagate through the FIFO to the RAM before the next clock.

In this way, the FIFO is written, and write address register (which always points to the address of the next word to be pushed) is incremented on the same rising edge of  $clk_push$  – the first clock after  $push_req_n$  is asserted K times.

#### Partial Word

When a partial word is in the input buffer register, output flag part\_wd is active (high). After K times pushing, K bytes (or subwords) are assembled into a full word (K - 1 bytes in the input buffer register and the last byte on the data\_in bus) by a combinational circuit (see Figure 1-2 on page 7.) This achieves single clock cycle operation for the asymmetric FIFO. The full word is then written into memory.

When a full word is sent from the input buffer into memory, part\_wd goes inactive (low). The order of bytes within a word is determined by the *byte\_order* parameter.

#### Flushing a Partial Word

A flush feature is provided for the *data\_in\_width* < *data\_out\_width* case. The flush feature pushes a partial word into memory when there are less than *K* bytes accumulated in the input buffer. The input buffer is cleared after a flush, and part\_wd goes inactive (low).

The sender device activates  $flush_n$  so that the N bytes of data are pushed into memory without waiting for a complete word to be assembled.

A flush is allowed for data byte word alignment, or when:

- *N* bytes have been read since the last complete word (where 0 < N < K), and
- The sender device has no more bytes (or subwords) to assemble the last full word,

#### while

■ The higher level system requires that the receiver device be able to read these *N* bytes of data (from memory) without waiting.

When the receiver reads the partial word from the memory, the "leftover" bytes of the partial word (K - N) are filled with 0s.

A flush is executed when the flush\_n input is asserted (low) and the ram\_full flag is inactive (low) at the rising edge of clk\_push.

When flushing the FIFO, asserting flush\_n causes the partial word accumulated in the input buffer to be written to the next available memory location. This write occurs on the clk\_push following the assertion of flush n.

Flushing the FIFO when the input buffer is empty (when the part\_wd flag is inactive) is a "null" operation and does not cause an error.

#### Simultaneous Push and Flush

DW\_asymfifo\_s2\_sf supports simultaneous push and flush under the following conditions:

- The ram full is inactive (low),
- The part wd is active (high),
- The push\_req\_n is active (low), and
- The flush n is active (low).

On the leading edge of clk\_push, the partial word in the input buffer is flushed into the RAM of the FIFO, and the byte (or subword) at the data in port is pushed into the first byte location of the input buffer.

If there is no partial word in the input buffer (part\_wd inactive (low)), a simultaneous push and flush generates a normal push. Under this condition, flush is a null action.

Table 1-8 details a simultaneous push and flush operation for *data\_in\_width* < *data\_out\_width*, when flush\_n is low, push\_req\_n is low.

Table 1-8 Simultaneous Flush and Push Function Table (for data\_in\_width < data\_out\_width)

part_wd	ram_full	push_full	Action	push_err
0	Х	0	No flush, push only	No
1	0	0	Flush and Push	No
1	1	0	No flush, push only. Potential misaligned word.	Yes
1	1	1	No action other than error generation. Data loss and potential misaligned word.	Yes

#### Write Errors

An error occurs if a push operation is attempted while the FIFO is full (as perceived by the push interface). That is, the push\_error output goes active if:

- The push req n input is asserted (low), and
- The push full flag is active (high)

on the rising edge of clk\_push.

For *data\_in\_width* < *data\_out\_width*, push\_error also goes active if:

- The ram full is active (high),
- The part wd is active (high), and
- The flush n input is asserted (low)

on the leading edge of clk\_push.

## Reading from the FIFO (Pop)

For cases where  $data_in\_width < data_out\_width$  (assuming that  $data_out\_width = K \times data_in\_width$ , where K is an integer larger than 1), the number of bits in a word stored in memory is  $data_out\_width$ .

The data\_out port of the FIFO is asynchronous.

A pop operation occurs when pop\_req\_n is asserted (low), as long as the FIFO is not empty (as perceived by the pop interface) on the next rising edge of clk\_pop. Thus, the FIFO output data must be captured on the clk\_pop following the assertion of pop\_req\_n.

For details of the pop operation, see "Timing Waveforms" on page 20.

#### **Read Errors**

An error occurs if a pop operation is attempted while the FIFO is empty (as perceived by the pop interface). That is, the pop error output goes active if:

- The pop req n input is active (low), and
- The pop\_empty flag is active (high)

on the rising edge of clk pop.

#### Reset

#### rst\_mode

The parameter selects whether reset is asynchronous (rst mode = 0) or synchronous (rst mode = 1).

If asynchronous mode is selected, asserting rst\_n (setting it low) immediately causes:

- The internal address pointers to be set to 0, and
- The flags and error outputs to be initialized.

If synchronous mode is selected, after the assertion of rst n, at the rising edge of clk push the:

- Write address pointer,
- Push flags, and
- The push error output

are initialized. At the rising edge of clk pop, the

- The read address pointer,
- The pop flags, and

■ The pop\_error output

are initialized.


## **Metastability Issues Regarding Reset**

In order to avoid metastability upon reset, the assertion of rst\_n (low) should be maintained for at least three cycles of the slower of the two clock inputs, clk\_push and clk\_pop. During the assertion of rst\_n and for at least one cycle of clk\_push after rst\_n goes high, push\_req\_n must be inactive (high). For more, see Figure 1-3 on page 13.



Because the one input that is critical to proper reset sequencing (push\_req\_n) is in the domain of clk\_push, it is recommended that the reset input, rst\_n, should be synchronous to clk\_push.

Figure 1-3 Avoiding Metastability Upon Reset



## **Error Outputs and Flag Status**

The error outputs and flags are initialized as follows:

- The push\_empty, push\_ae, pop\_empty, and pop\_ae are initialized to 1 (high), and,
- All other flags and the error outputs are initialized to 0 (low).

# Synchronization Between Clock Systems

Each interface (push and pop) operates synchronous to its own clock: <code>clk\_push</code> and <code>clk\_pop</code>. Each interface is independent, containing its own state machine and flag logic. The pop interface also has the primary read address counter and a synchronized copy of the write address counter. The push interface also has the primary write address counter and a synchronized copy of the read address counter. The two clocks may be asynchronous with respect to each other. The FIFO controller performs inter-clock synchronization in order for each interface to monitor the actions of the other. This enables the number of words in the FIFO at any given point in time to be determined independently by the two interfaces.

The only information that is synchronized across clock domain boundaries is the read or write address generated by the opposite interface. If an address is transitioning while being sampled by the opposite interface (for example, wr\_addr sampled by clk\_pop), sampling uncertainty can occur. By Gray coding the address values that are synchronized across clock domains, this sampling uncertainty is limited to a single bit. Single bit sampling uncertainty results in only one of two possible Gray coded addresses being sampled: the previous address or the new address. The uncertainty in the bit that is changing near a sampling clock

edge directly corresponds to an uncertainty in whether the new value will be captured by the sampling clock edge or whether the previous value will be captured (and the new value may be captured by a subsequent sampling clock edge). Thus there are no errors in sampling Gray coded pointers, just a matter of whether a change of pointer value occurs in time to be captured by a given sampling clock edge or whether it must wait for the next sampling clock edge to be registered

### push\_sync and pop\_sync

The push\_sync and pop\_sync parameters determine the number of register stages (1, 2 or 3) used to synchronize the internal Gray code read pointer to clk\_push (for push\_sync) and internal Gray code write pointer to clk\_pop (for pop\_sync). A value of 1 indicates single-stage synchronization; a value of 2 indicates double-stage synchronization; a value of 3 indicates triple-stage synchronization.

Single-stage synchronization is only adequate when using very slow clock rates (with respect to the target technology). There must be enough timing slack to allow metastable synchronization events to stabilize and propagate to the pointer and flag registers.



Since timing slack and selection of register types is very difficult to control and metastability characteristics of registers are extremely difficult to ascertain, single-stage synchronization is not recommended.

Double-stage synchronization is desirable when using relatively high clock rates. It allows an entire clock period for metastable events to settle at the first stage before being cleanly clocked into the second stage of the synchronizer. Double-stage synchronization increases the latency between the two interfaces, resulting in flags that are less up to date with respect to the true state of the FIFO.

Triple-stage synchronization is desirable when using very high clock rates. It allows an entire clock period for metastable events to settle at the first stage before being clocked into the second stage of the synchronizer. Then, in the unlikely event that a metastable event propagates into the second stage, the output of the second stage is allowed to settle for another entire clock period before being clocked into the third stage. Triple-stage synchronization increases the latency between the two interfaces, resulting in flags that are less up to date with respect to the true state of the FIFO.

## **Empty to Not Empty Transitional Operation**

When the FIFO is empty, both push\_empty and pop\_empty are active (high). During the first push (push\_req\_n active (low)), the rising edge of clk\_push writes the first word into the FIFO. The push\_empty flag is driven low.

The pop\_empty flag does not go low until one cycle (of clk\_pop) after the new internal write pointer value has been synchronized to clk\_pop. This could be as long as two or three cycles (depending on the value of the pop\_sync parameter). For more information, see "Timing Waveforms" on page 20.

You should allow for this latency in the depth budgeting of the FIFO design.

## **Not Empty to Empty Transitional Operation**

When the FIFO is almost empty, both push\_empty and pop\_empty are inactive (low) and pop\_ae is active (high)). During the final pop (pop\_req\_n active (low)), the rising edge of clk\_pop reads the last word out of the FIFO. The pop\_empty flag is driven high.

The push\_empty flag is not asserted (high) until one cycle (of clk\_push) after the new internal read pointer value has been synchronized to clk\_push. This could be as long as 2 or 3 cycles (depending on the value of the push\_sync parameter). For more information, see "Timing Waveforms" on page 20.

You should be aware of this latency when designing the system data flow protocol.

## **Full to Not Full Transitional Operation**

When the FIFO is full, part\_wd, push\_full, and pop\_full are active (high). During the first pop (pop\_req\_n active (low)), the rising edge of clk\_pop reads the first word out of the FIFO. The pop\_full flag is driven low.

The push\_full flag does not go low until one cycle (of clk\_push) after the new internal read pointer value has been synchronized to clk\_push. This could be as long as two or three cycles (depending on the value of the push\_sync parameter). For more information, see "Timing Waveforms" on page 20.

You should be aware of this latency when designing the system data flow protocol.

## **Not Full to Full Transitional Operation**

When the FIFO is almost full, both push\_full and pop\_full are inactive (low), and push\_af is active (high). During the final push (push\_req\_n active (low)), the rising edge of clk\_push writes the last word into the FIFO. The push\_full flag is driven high.

The pop\_full flag is not asserted (high) until one cycle (of clk\_pop) after the new internal write pointer value has been synchronized to clk\_pop. This could be as long as two or three cycles (depending on the value of the pop\_sync parameter). For more information, see "Timing Waveforms" on page 20.

You should allow for this latency in the depth budgeting of the FIFO design.

#### ram\_full

The ram\_full output is used for the <code>data\_in\_width < data\_out\_width</code> case. This flag is synchronous to <code>clk\_push</code>. The <code>ram\_full</code> output indicates that the RAM (excluding the FIFO input buffer) is full and there is no space available for flushing a partial word into the RAM. However, if <code>part\_wd</code> is inactive (low), there are still some spaces in the input buffer for incoming sub-words. The <code>ram\_full</code> output is set low when <code>rst\_n</code> is applied.

For  $data_in\_width \ge data\_out\_width$ , ram full is tied to the push full output.

### part\_wd

The part\_wd output is only used for the <code>data\_in\_width < data\_out\_width</code> case. This flag is synchronous to <code>clk\_push</code>. The <code>part\_wd</code> output indicates that the FIFO has a partial word accumulated in the input buffer. The <code>part\_wd</code> output is set low when <code>rst\_n</code> is applied.

For *data\_in\_width* > *data\_out\_width* and *data\_in\_width* = *data\_out\_width* cases, part\_wd is tied low, since the input data is always a full word.

#### **Errors**

#### err\_mode

The err\_mode parameter determines whether the push\_error and pop\_error outputs remain active until reset (persistent), or for only the clock cycle in which the error is detected (dynamic).

When the err\_mode parameter is set to 0 at design time, persistent error flags are generated. When the err\_mode parameter is set to 1 at design time, dynamic error flags are generated.

### push\_error

The push\_error output signal indicates a push request was seen while the push\_full output was active (high) (an overrun error). When an overrun condition occurs, the write address register cannot advance, and the RAM in the FIFO is not written.

Therefore, a push request that would overrun the FIFO is, in effect, rejected, and an error is generated. This guarantees that no data already in the FIFO is destroyed (overwritten). Other than the loss of the data accompanying the rejected push request, FIFO operation can continue without reset.

For *data\_in\_width* < *data\_out\_width* case, the push\_error output signal may also indicate a flush request was seen while the ram\_full output was active (high). This indicates a potential overrun error and/or word misalignment error. For details, see Table 1-8 on page 11.

## pop\_error

The pop\_error output signal indicates a pop request was seen while the pop\_empty output signal was active (high) (an underrun error). When an underrun condition occurs, the read address register cannot decrement, as there is no data in the FIFO to retrieve.

The FIFO timing is such that the logic controlling the pop\_req\_n input would not see the error until 'nonexistent' data had already been accepted by the receiving logic. This problem is easily avoided if the logic controlling the pop\_req\_n input can pay close attention to the pop\_empty output and thus avoid an underrun completely.

# **Controller Status Flag Outputs**

The two halves of the FIFO controller each have their own set of status flags indicating their separate view of the state of the FIFO. It is important to note that both the push interface and the pop interface perceives the state of fullness of the FIFO independently based on information from the opposing interface that is delayed up to three clock cycles for proper synchronization between clock domains.

The push interface status flags respond immediately to changes in state caused by push operations but there is delay between pop operations and corresponding changes of state of the push status flags. This delay is due to the latency introduced by the registers used to synchronize the internal Gray coded read pointer to <code>clk\_push</code>. The pop interface status flags respond immediately to changes in state caused by pop operations but there is delay between push operations and corresponding changes of state of the pop status flags. This delay is due to the latency introduced by the registers used to synchronize the internal Gray coded write pointer to <code>clk\_pop</code>.

Most status flags have a property which is potentially useful to the designed operation of the FIFO controller. These properties are described in the following explanations of the flag behaviors.

#### push\_empty

The push empty output, active high, is synchronous to the clk push input. push empty indicates to the

push interface that the FIFO is empty. During the first push, the rising edge of clk\_push causes the first word to be written into the FIFO, and push empty is driven low.

The action of the last word being popped from a nearly empty FIFO is controlled by the pop interface. Thus, the push\_empty output is asserted only after the new internal Gray code read pointer (from the pop interface) is synchronized to clk\_push and processed by the status flag logic.

#### Property of push empty

If push\_empty is active (high) then the FIFO is truly empty. This property does not apply to pop empty.

## push\_ae

The push\_ae output, active high, is synchronous to the clk\_push input. The push\_ae output indicates to the push interface that the FIFO is almost empty when there are no more than *push\_ae\_lvl* words currently in the FIFO to be popped as perceived at the push interface.

The push\_ae\_lvl parameter defines the almost empty threshold of the push interface independent of that of the pop interface. The push\_ae output is useful when it is desirable to push data into the FIFO in bursts (without allowing the FIFO to become empty).

### Property of push\_ae

If push\_ae is active (high) then the FIFO has at least ( $depth - push_ae_lvl$ ) available locations. Thus such status indicates that the push interface can safely and unconditionally push ( $depth - push_ae_lvl$ ) words into the FIFO. This property guarantees that such a 'blind push' operation will not overrun the FIFO.

## push\_hf

The push\_hf output, active high, is synchronous to the clk\_push input, and indicates to the push interface that the FIFO has at least half of its memory locations occupied as perceived by the push interface.

#### Property of push\_hf

If  $push_hf$  is inactive (low) then the FIFO has at least half of its locations available. Thus such status indicates that the push interface can safely and unconditionally push (INT(depth/2) + 1) words into the FIFO. This property guarantees that such a 'blind push' operation will not overrun the FIFO.

#### push\_af

The push\_af output, active high, is synchronous to the clk\_push input. push\_af indicates to the push interface that the FIFO is almost full when there are no more than *push\_af\_lvl* empty locations in the FIFO as perceived by the push interface.

The *push\_af\_lvl* parameter defines the almost full threshold of the push interface independent of the pop interface. The <code>push\_af</code> output is useful when more than one cycle of advance warning is needed to stop the flow of data into the FIFO before it becomes full (to avoid a FIFO overrun).

#### Property of push\_af

If push\_af is inactive (low) then the FIFO has at least ( $push\_af\_lvl + 1$ ) available locations. Thus such status indicates that the push interface can safely and unconditionally push ( $push\_af\_lvl + 1$ ) words into the FIFO. This property guarantees that such a 'blind push' operation will not overrun the FIFO.

#### push full

The push\_full output, active high, is synchronous to the clk\_push input. push\_full indicates to the push interface that the FIFO is full. During the final push, the rising edge of clk\_push causes the last word to be pushed, and push\_full is asserted.

The action of the first word being popped from a full FIFO is controlled by the pop interface. Thus, the push\_full output goes low only after the new internal Gray code read pointer from the pop interface is synchronized to clk push and processed by the status flag state logic.

#### pop\_empty

The pop\_empty output, active high, is synchronous to the <code>clk\_pop</code> input. pop\_empty indicates to the pop interface that the FIFO is empty as perceived by the pop interface. The action of the last word being popped from a nearly empty FIFO is controlled by the pop interface. Thus, the <code>pop\_empty</code> output is asserted at the rising edge of <code>clk\_pop</code> that causes the last word to be popped from the FIFO.

The action of pushing the first word into an empty FIFO is controlled by the push interface. That means pop\_empty goes low only after the new internal Gray code write pointer from the push interface is synchronized to clk\_pop and processed by the status flag state logic.

### pop\_ae

The pop\_ae output, active high, is synchronous to the clk\_pop input. pop\_ae indicates to the pop interface that the FIFO is almost empty when there are no more than *pop\_ae\_lvl* words currently in the FIFO to be popped as perceived by the pop interface.

The pop\_ae\_lvl parameter defines the almost empty threshold of the pop interface independent of the push interface. The pop\_ae output is useful when more than one cycle of advance warning is needed to stop the popping of data from the FIFO before it becomes empty (to avoid a FIFO underrun).

#### Property of pop\_ae

If pop\_ae is inactive (low) then there are at least ( $pop_ae_lvl + 1$ ) words in the FIFO. This status indicates that the pop interface can safely and unconditionally pop ( $pop_ae_lvl + 1$ ) words out of the FIFO. This property guarantees that such a 'blind pop' operation will not underrun the FIFO.

## pop\_hf

The pop\_hf output, active high, is synchronous to the clk\_pop input. pop\_hf indicates to the pop interface that the FIFO has at least half of its memory locations occupied as perceived by the pop interface.

#### Property of pop\_hf

If pop\_hf is active (high) then at least half of the words in the FIFO are occupied. This status indicates that the pop interface can safely and unconditionally pop INT((depth + 1)/2) words out of the FIFO. This property guarantees that such a 'blind pop' operation will not underrun the FIFO.

#### pop\_af

The pop\_af output, active high, is synchronous to the clk\_pop input. pop\_af indicates to the pop interface that the FIFO is almost full when there are no more than *pop\_af\_lvl* empty locations in the FIFO as perceived by the pop interface.

The pop\_af\_lvl parameter defines the almost full threshold of the pop interface independent of that of the pop interface. The pop\_af output is useful when it is desirable to pop data out of the FIFO in bursts (without allowing the FIFO to become empty).

#### Property of pop\_af

If pop\_af is active (high) then there are at least ( $depth - pop_af_lvl$ ) words in the FIFO. This status indicates that the pop interface can safely and unconditionally pop ( $depth - pop_af_lvl$ ) words out of the FIFO. This property guarantees that such a 'blind pop' operation will not underrun the FIFO.

#### pop\_full

The pop\_full output, active high, is synchronous to the clk\_pop input. The pop\_full output indicates to the pop interface that the FIFO is full as perceived by the pop interface. The action of popping the first word out of a full FIFO is controlled by the pop interface. Thus, the pop\_full output goes low at the rising edge of the clk\_pop that causes the first word to be popped.

The action of the last word being pushed into a nearly full FIFO is controlled by the push interface. This means the pop\_full output is asserted only after the new write pointer from the pop interface is synchronized to clk\_pop and processed by the status flag state logic.

## Property of pop\_full

If pop\_full is active (high) then the FIFO is truly full. This property does not apply to push\_full.

# Simulation Methodology

DW\_asymfifo\_s2\_sf contains synchronization of Gray coded pointers between clock domains for which there are two methods for simulation.

- The first method is to use the simulation models, which emulate the RTL model, with no modeling of metastable behavior. Using this method requires no extra action.
- The second method (only available for Verilog simulation models) is to enable modeling of random skew between bits of the Gray coded pointers that traverse to and from each domain.

To use the second method, a Verilog preprocessing macro named DW\_MODEL\_MISSAMPLES must be defined in one of the following ways:

Specify the Verilog preprocessing macro in Verilog code:

```
`define DW MODEL MISSAMPLES
```

Or, include a command line option to the simulator, such as
 +define+DW\_MODEL\_MISSAMPLES (which is used for the Synopsys VCS simulator)

# **Suppressing Warning Messages During Verilog Simulation**

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW\_SUPPRESS\_WARN macro in either of the following ways:

Specify the Verilog preprocessing macro in Verilog code:

```
`define DW SUPPRESS WARN
```

Or, include a command line option to the simulator, such as:

+define+DW SUPPRESS WARN (which is used for the Synopsys VCS simulator)

The warning messages for this model include the following:

■ If values other than 1 or 0 are present on a clock port, the following message is displayed:

```
WARNING: <instance_path>.<clock_name>_monitor:
    at time = <timestamp>, Detected unknown value, x, on <clock_name> input.
```

To suppress only this warning message for all DWBB components, use the following macro:

- □ Define the DW\_DISABLE\_CLK\_MONITOR macro. You can define this macro in the following ways:
  - Specify the Verilog preprocessing macro in Verilog code:

```
`define DW DISABLE CLK MONITOR
```

Or, include a command line option to the simulator, such as:

```
+define+DW_DISABLE_CLK_MONITOR (which is used for the Synopsys VCS simulator)
```

This message is also suppressed using the DW\_SUPPRESS\_WARN macro explained earlier.


# **Timing Waveforms**

The figures in this section show the waveforms for various conditions of DW\_asymfifo\_s2\_sf.

Also refer to the DW\_fifo\_s2\_sf datasheet for the following timing diagrams where Input = Output:

- push and pop timing waveforms
- single word push and pop timing waveforms
- FIFO *depth*  $\neq$  2<sup>n</sup> push and pop timing waveforms
- FIFO *depth*  $\neq$  2<sup>n</sup> single word timing waveforms

Figure 1-4 Push Timing Waveforms for Input > Output






Figure 1-5 **Push Timing Waveforms for Input < Output** 

FIFO data\_in\_width=8, data\_out\_width=16, depth = 8 (Even 2<sup>n</sup> Value), push\_ae\_lvl = 1, push\_af\_lvl = 1, pop\_ae\_lvl = 1, pop\_af\_lvl = 1, push\_sync = 2, pop\_sync = 2, err\_mode = 0





Figure 1-6 Pop Timing Waveforms for Input > Output






Figure 1-7 Pop Timing Waveforms for Input < Output

FIFO data\_in\_width=8, data\_out\_width=16, depth = 8 (Even 2<sup>n</sup> Value), push\_ae\_lvl = 1, push\_af\_lvl = 1, pop\_ae\_lvl = 1, pop\_af\_lvl = 1, push\_sync = 2, pop\_sync = 2





Figure 1-8 Single Word Push and Pop Timing Waveforms for Input > Output






Figure 1-9 Single Word Push and Pop Timing Waveforms for Input < Output

FIFO data\_in\_width=8, data\_out\_width=16, depth = 8 (Even 2<sup>n</sup> Value), push\_ae\_lvl = 1, push\_af\_lvl = 1, pop\_ae\_lvl = 1, pop\_af\_lvl = 1, push\_sync = 2, pop\_sync = 2




Figure 1-10 FIFO Depth  $\neq 2^n$  Push Timing Waveforms for Input > Output

FIFO data\_in\_width=16, data\_out\_width=8, depth = 9 (≠ 2<sup>n</sup> Value), push\_ae\_lvl = 3, push\_af\_lvl = 3, pop\_ae\_lvl = 3, pop\_af\_lvl = 3, push\_sync = 1, pop\_sync = 1, err\_mode = 1





Figure 1-11 FIFO Depth  $\neq 2^n$  Push Timing Waveforms for Input < Output







Figure 1-12 FIFO Depth ≠ 2<sup>n</sup> Pop Timing Waveforms for Input > Output







Figure 1-13 FIFO Depth  $\neq 2^n$  Pop Timing Waveforms for Input < Output






Figure 1-14 FIFO Depth  $\neq 2^n$  Single Word Timing Waveform for Input > Output

FIFO data\_in\_width=16, data\_out\_width=8, depth = 9 (≠ 2<sup>n</sup> Value), push\_ae\_lvl = 3, push\_af\_lvl = 3, pop\_ae\_lvl = 3, pop\_af\_lvl = 3, push\_sync = 1, pop\_sync = 1







Figure 1-15 FIFO Depth = 2<sup>n</sup> Single Word Timing Waveform for Input < Output

FIFO data\_in\_width=8, data\_out\_width=16, depth = 8 (Even 2<sup>n</sup> Value), push\_ae\_lvl = 1, push\_af\_lvl = 1, pop\_ae\_lvl = 1, pop\_af\_lvl = 1, push\_sync = 2, pop\_sync = 2





### rst\_mode = 1 or 3 (Synchronous Reset)



# **Related Topics**

- Memory FIFO Overview
- DesignWare Building Block IP User Guide

# **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE, DW06;
use IEEE.std logic 1164.all;
use DWARE.DW Foundation arith.all;
use DWARE.DW Foundation comp arith.all;
entity DW asymfifo s2 sf inst is
 generic (inst data in width : INTEGER := 24;
          inst data out width : INTEGER := 8;
          inst depth
                             : INTEGER := 8;
          inst push ae lvl
                           : INTEGER := 2;
          inst push af lvl
                             : INTEGER := 2;
          inst pop ae lvl
                             : INTEGER := 2;
          inst pop af lvl
                             : INTEGER := 2;
          inst err mode
                              : INTEGER := 0;
          inst push sync
                             : INTEGER := 2;
          inst pop sync
                              : INTEGER := 2;
          inst rst mode
                              : INTEGER := 1;
                            : INTEGER := 0 );
          inst byte order
 port (inst clk push : in std logic;
       inst clk pop
                       : in std logic;
       inst rst n
                       : in std logic;
       inst push req n : in std logic;
       inst flush n : in std logic;
       inst pop req n : in std logic;
       inst data in : in std logic vector(inst data in width-1 downto 0);
       push empty inst : out std logic;
       push ae inst : out std logic;
       push hf inst
                      : out std logic;
       push af inst
                       : out std logic;
       push full inst : out std logic;
       ram full inst
                       : out std logic;
       part wd inst : out std logic;
       push error inst : out std logic;
       pop empty inst : out std logic;
       pop ae inst : out std logic;
       pop hf inst
                       : out std logic;
       pop af inst
                      : out std logic;
       pop full inst
                       : out std logic;
       pop error inst : out std logic;
       data out inst : out std logic vector(inst data out width-1 downto 0)
       );
end DW asymfifo s2 sf inst;
```

```
architecture inst of DW asymfifo s2 sf inst is
begin
  -- Instance of DW asymfifo s2 sf
 U1 : DW asymfifo s2 sf
   generic map (data_in_width => inst_data_in_width,
                 data out width => inst data out width,
                 depth => inst depth,
                 push ae lvl => inst push ae lvl,
                 push af lvl => inst push af lvl,
                 pop ae lvl => inst pop ae lvl,
                 pop af lvl => inst pop af lvl,
                                                 err mode => inst err mode,
                 push sync => inst push sync, pop sync => inst pop sync,
                 rst mode => inst rst mode, byte order => inst byte order )
                                       clk pop => inst clk pop,
 port map (clk push => inst clk push,
            rst n => inst rst n, push req n => inst push req n,
            flush n => inst flush n, pop req n => inst pop req n,
            data in => inst data in, push empty => push empty inst,
            push_ae => push_ae_inst,    push_hf => push_hf_inst,
            push_af => push_af_inst,    push_full => push_full_inst,
            ram full => ram full inst, part wd => part wd inst,
            push error => push error inst,
                                           pop empty => pop empty inst,
            pop ae => pop ae inst, pop hf => pop hf inst,
            pop_af => pop_af_inst,     pop_full => pop_full_inst,
            pop error => pop error inst, data out => data out inst );
end inst;
-- pragma translate off
configuration DW asymfifo s2 sf inst cfg inst of DW asymfifo s2 sf inst is
  for inst
  end for; -- inst
end DW asymfifo s2 sf inst cfg inst;
-- pragma translate on
```

# **HDL Usage Through Component Instantiation - Verilog**

```
module DW asymfifo s2 sf inst(inst clk push, inst clk pop, inst rst n,
                              inst push req n, inst flush n, inst pop req n,
                              inst data in, push empty inst, push ae inst,
                              push hf inst, push af inst, push full inst,
                              ram full inst, part wd inst, push error inst,
                              pop empty inst, pop ae inst, pop hf inst,
                              pop af inst, pop full inst, pop error inst,
                              data out inst );
 parameter data in width = 24;
 parameter data out width = 8;
 parameter depth = 8;
 parameter push ae lvl = 2;
 parameter push af lvl = 2;
 parameter pop ae lvl = 2;
 parameter pop af lvl = 2;
 parameter err mode = 0;
 parameter push sync = 2;
 parameter pop sync = 2;
 parameter rst mode = 1;
 parameter byte order = 0;
  `define bit width depth 3 // ceil(log2(depth))
  input inst clk push;
  input inst clk pop;
  input inst rst n;
  input inst push req n;
  input inst flush n;
  input inst pop req n;
  input [data in width-1 : 0] inst data in;
  output push empty inst;
  output push ae inst;
  output push hf inst;
  output push af inst;
  output push full inst;
  output ram full inst;
  output part wd inst;
  output push error inst;
  output pop empty inst;
  output pop ae inst;
  output pop hf inst;
  output pop af inst;
  output pop full inst;
  output pop error inst;
  output [data out width-1:0] data out inst;
  // Instance of DW asymfifo s2 sf
```

```
DW asymfifo s2 sf #(data in width,
                                        data out width,
                                                           depth,
                      push ae lvl,
                                      push af lvl,
                                                      pop ae lvl,
                      pop_af_lvl,
                                     err mode,
                                                 push sync,
                      pop sync,
                                               byte order)
                                   rst mode,
    U1 (.clk push(inst clk push),
                                     .clk pop(inst clk pop),
        .rst n(inst rst n),
                               .push req n(inst push req n),
        .flush n(inst flush n),
                                   .pop req n(inst pop req n),
        .data in(inst data in),
                                   .push empty(push empty inst),
        .push ae (push ae inst),
                                   .push hf (push hf inst),
        .push af (push af inst),
                                   .push full (push full inst),
        .ram full(ram full inst),
                                     .part wd(part wd inst),
        .push error (push error inst),
                                         .pop_empty(pop_empty_inst),
        .pop ae (pop ae inst), .pop hf (pop hf inst),
                                 .pop full (pop full inst),
        .pop af (pop af inst),
        .pop error(pop error inst),
                                       .data out(data out inst));
endmodule
```

# **Revision History**

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
July 2020	DWBB_201912.5	<ul> <li>Adjusted content and title of "Suppressing Warning Messages During Verilog Simulation" on page 19 and added the DW_SUPPRESS_WARN macro</li> </ul>
October 2019	DWBB_201903.5	■ Added the "Disabling Clock Monitor Messages" section
April 2018	DWBB_201709.5	■ For STAR 9001317257, updated the maximum value for the <i>data_in_width</i> , <i>data_out_width</i> , and <i>depth</i> parameters in Table 1-2 on page 3 and elsewhere
December 2017	DWBB_201709.2	■ Added "Simulation Methodology" on page 19 to explain how to simulate synchronization of Gray coded pointers between clock domains
October 2017	DWBB_201709.1	<ul> <li>Replaced the synthesis implementations in Table 1-3 on page 4 with the str implementation</li> <li>Added this Revision History table and the document links on this page</li> </ul>

## **Copyright Notice and Proprietary Information**

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

### Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com