

# DW01\_csa

# Carry Save Adder

Version, STAR, and myDesignWare Subscriptions: IP Directory

### **Features and Benefits**

- Parameterized word length
- Carry-in and carry-out signals

# **Description**

DW01\_csa adds three operands a, b, and c with a carry-in (ci) to produce the outputs sum and carry with a carry-out (co).

# a carry b sum c

**Revision History** 

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
а	width bits	Input	Input data
b	width bits	Input	Input data
С	width bits	Input	Input data
ci	1 bit	Input	Carry-in
carry	width bits	Output	Carry output data
sum	width bits	Output	Sum output data
со	1 bit	Output	Carry-out

**Table 1-2** Parameter Description

Parameter	Values	Description	
width	≥ 1	Word length of a, b, c, sum, and carry	

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare

Table 1-4 Simulation Models


Model	Function
DW01.DW01_CSA_CFG_SIM	Design unit name for VHDL simulation
dw/dw01/src/DW01_csa_sim.vhd	VHDL simulation model source code
dw/dw01/src_ver/DW01_csa.v	Verilog simulation model source code

The addition is done without carry propagation, resulting in fast, constant-time operation and yielding a result in redundant carry-save representation. The sum and carry outputs can be added together to form the final (non-redundant) sum or they can be fed into another instance of DW01\_csa to form a hierarchical summation tree.

Note that coding an HDL operator for K n-bit addition can be a superior alternative to using an instance of the DW01\_csa component.

Figure 1-1 shows an example application that uses two instances of DW01\_csa and one instance of DW01\_add to compute the sum a + b + c + d with only one carry propagation, which is faster and smaller than using three instances of DW01\_add.

Figure 1-1 Example Application



# **Related Topics**

- Math Arithmetic Overview
- DesignWare Building Block IP User Guide

# **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW01 csa inst is
 generic ( inst width : INTEGER := 8 );
 inst b
                 : in std logic vector(inst width-1 downto 0);
        inst c
                  : in std logic vector(inst width-1 downto 0);
                 : in std_logic;
        inst ci
        carry inst : out std logic vector(inst width-1 downto 0);
        sum inst : out std logic vector(inst width-1 downto 0);
        co inst
                 : out std_logic );
end DW01 csa inst;
architecture inst of DW01_csa_inst is
begin
  -- Instance of DW01 csa
 U1 : DW01 csa
   generic map ( width => inst width )
   port map (a => inst a, b => inst b, c => inst c, ci => inst ci,
              carry => carry inst, sum => sum inst, co => co inst );
end inst;
-- pragma translate off
configuration DW01 csa inst cfg inst of DW01 csa inst is
 for inst
 end for; -- inst
end DW01 csa inst cfg inst;
-- pragma translate on
```

# **HDL Usage Through Component Instantiation - Verilog**

```
module DW01_csa_inst( inst_a, inst_b, inst_c, inst_ci, carry_inst,
                      sum inst, co inst );
  parameter width = 8;
  input [width-1 : 0] inst_a;
  input [width-1 : 0] inst b;
  input [width-1 : 0] inst_c;
  input inst ci;
  output [width-1 : 0] carry_inst;
  output [width-1 : 0] sum_inst;
  output co inst;
  // Instance of DW01_csa
 DW01 csa #(width)
   U1 ( .a(inst_a), .b(inst_b), .c(inst_c), .ci(inst_ci),
         .carry(carry_inst), .sum(sum_inst), .co(co_inst));
endmodule
```

## **Revision History**

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates	
June 2022	DWBB_202203.2	<ul> <li>Above Figure 1-1 on page 2, clarified that coding an HDL operator for K n-bit addition can be a superior alternative to instantiating the DW01_csa component</li> </ul>	
January 2019	DWBB_201806.5	<ul> <li>Updated example in "HDL Usage Through Component Instantiation - VHDL" on page 3</li> <li>Added this Revision History table and the document links on this page</li> </ul>	

### **Copyright Notice and Proprietary Information**

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

### Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com