

# DW\_squarep


## Partial Product Integer Squarer

Version, STAR, and myDesignWare Subscriptions: IP Directory

#### **Features and Benefits**

#### **Revision History**

- Parameterized word lengths
- Unsigned and signed (two's-complement) data operation
- Parameter control over carry-save (CS) design verification method (only for the Verilog simulation model in VCS)



## **Description**

DW\_squarep determines the partial products resulting from the multiplication of a by a. The actual product of a multiplied by a is the sum of the DW\_squarep outputs, out0 and out1  $(a \times a = out0 + out1)$ .

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
а	width bits	Input	Multiplier
tc	1 bit	Input	Two's complement control:  0: Unsigned 1: Signed
out0	width × 2 bits	Output	Partial product of a × a
out1	width × 2 bits	Output	Partial product of a × a

**Table 1-2** Parameter Description

Parameter	Values	Description
width	≥ 1	Word length of input signal a

Table 1-2 Parameter Description (Continued)

Parameter	Values	Description	
verif_en <sup>a</sup>	0 to 3 Default: 2	Verification enable control (this parameter affects only the Verilog simulation model when using VCS; it has no effect on the synthesis implementations)	
		■ 0: Outputs out0 and out1 are always the same for a given input pair (a, b)	
		■ 1: MSB of out 0 is always '0'; out 0 and out 1 change with time (are random) for the same input pair (a, b)	
		■ 2: MSB of out0 or out1 is always '0'; out0 and out1 change with time (are random) for the same input pair (a, b)	
		■ 3: No restrictions on MSBs of out 0 and out1; out0 and out1 change with time (are random) for the same input pair (a, b)	

a. Although the verif\_en value can be set for all simulators, carry-save (CS) randomization is only implemented for the Verilog simulation model when using VCS.
 When using a non-VCS simulator, the verif\_en parameter always assumes a value of 0.
 For more information about verif\_en, refer to "Simulation Using Random Carry-save Representation (VCS only)" on page 3.

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
pparcha	Delay-optimized flexible parallel-prefix	DesignWare
apparch <sup>a</sup>	Area-optimized flexible architecture that can be optimized for area, for speed, or for area, speed	DesignWare

a. The 'pparch' (optimized for delay) and 'apparch' (optimized for area) implementations are dynamically generated to best meet your constraints. The 'pparch' and 'apparch' implementations can generate a variety of multiplier (squarer) architectures including Radix-2 non-Booth, Radix-4 non-Booth, Radix-4 Booth recoded and Radix-8 Booth recoded. The 'pparch' and 'apparch' implementations are generated making use of any special arithmetic technology cells that are found to be available in your target technology library. The dc\_shell command, set\_dp\_smartgen\_options, can be used to force specific multiplier (squarer) architectures. For more information on forcing generated arithmetic architectures, use 'man set\_dp\_smartgen\_options' (in dc\_shell) to get a listing of the command options.

Table 1-4 Simulation Models

Model	Function	
DW02.DW_SQUAREP_CFG_SIM	Design unit name for VHDL simulation	
dw/dw02/src/DW_squarep_sim.vhd <sup>a</sup>	VHDL simulation model source code	
dw/sim_ver/DW_squarep.v	Verilog simulation model source code	

a. This is a plain-text simulation model file for use with 3rd-party VHDL simulators, and parenthetically does not support the *verif\_en* control of CS random simulation.



The simulation architecture does not produce the same values on  $\mathtt{out0}$  and  $\mathtt{out1}$  as produced by the synthetic architecture, but once added together by a component such as DW01\_add, the resulting SUM is the same for the synthetic and simulation architectures. In other words,  $(\mathtt{out0} + \mathtt{out1}) \bmod 2^{2^* width}$  is the same in both cases.

#### **Functional Description**

The DW\_squarep is discussed in the following table and description.

Table 1-5 Functional Description

tc	а	out0 and out1
0	a (unsigned)	Partial product of a $\times$ a (unsigned)
1	a (two's complement)	Partial product of a $\times$ a (two's complement, but always positive which could be treated as an unsigned number if desired)

The control signal (tc) determines whether the input data is interpreted as an unsigned (tc = 0) or signed (tc = 1) number.

The sample application in Figure 1-1 illustrates how to use an instance of DW\_squarep, an instance of DW02\_multp, and an instance of DW02\_sum to calculate the value of  $\mathbb{A}^2+(\mathbb{B}\times\mathbb{C})$ . The resulting circuit from Figure 1-1 is smaller and faster than a similar circuit that uses two instances of DW02\_mult and one instance of DW01\_add.

## Simulation Using Random Carry-save Representation (VCS only)

The carry-save (CS) representation is a redundant representation and, therefore, there are many ways to represent the same value. The Verilog simulation model of DW\_squarep (most likely) does not match the behavior of the synthesized circuit of this component. Although the results are completely different, they are still numerically equivalent ((out0 + out1) mod  $2^{2*width} = a^2$ ).

Instead of having only a static behavior, the Verilog simulation model of DW\_squarep includes the <code>verif\_en</code> parameter to let you adjust the level of randomness in the CS representation of the output. This parameter applies only to the Verilog simulation model when using VCS. When using a non-VCS simulator, the <code>verif\_en</code> parameter always assumes a value of 0 and the random behavior described here is not performed.

The term "static" is used here to denote when the CS representation of a<sup>2</sup> is always the same. Such a behavior is not ideal for verification of designs that manipulate the CS values produced by DW\_squarep because the design that instantiates the component should work independently of any particular static implementation of DW\_squarep. A "random" CS representation of the output is one that still represents a<sup>2</sup> but changes every time a new input is applied. The random behavior has a better chance of exposing issues in the manipulation of values in the CS representation, but it is not full proof that the design works properly for any implementation of DW\_squarep. However, it does provides better coverage than the static simulation model.

There are four levels of control for the behavior of the CS representations produced by DW\_squarep:

- 1. **Static CS representation (***verif\_en* = 0): Allows sign extension of the CS representation. The MS bit of out 0 is always '0'.
- 2. **Random CS representation** (*verif\_en* = 1): Allows sign extension of the CS representation. The MS bit of out0 is always '0'. The other bits are formed based on a random out1 vector.
- 3. **Random CS representation** (*verif\_en* = 2 (default)): Allows sign extension of the CS representation. One of the MS bits of out0 or out1 is always '0'. The MSB of out0 and out1 are not '1' at the same time. The other bits are formed based on a random out1 vector.
- 4. **Random CS representation (***verif\_en* = 3): Does not allow direct sign extension of the CS representation. All bits of out0 and out1 are randomly selected, but still represent a \* b.

Using this mechanism, the designer has a better simulation environment to discover design problems related to incorrect CS manipulation. These problems could be masked by a static behavior of the Verilog simulation model, and could manifest later on the design cycle, after synthesis of DW\_squarep. The default value defined for *verif\_en* gives the designer more assurance that the CS representations generated by any type of implementation of DW\_squarep will be correctly handled in the design that uses it. Any circuit implementation created by a Synopsys synthesis tool for this component allows sign extension of the CS representation at the output.

If the Verilog simulation model of DW02\_squarep, simulated with VCS, detects that *verif\_en* is set to a value less than the default value of 2, a warning message is displayed at time 0 of the simulation to provide direction.

Table 1-6 shows the behavior of DW\_squarep for a sequence of inputs (hexadecimal values) and all possible *verif\_en* values. The input sequence repeats to demonstrate the component behavior.

When  $verif\_en = 0$ , the output is always the same when a given input is applied. Observe that the output behavior matches the description provided for each  $verif\_en$  value. In particular, when  $verif\_en = 3$ , it may be the case that the output has the MS bits of both out0 and out1 with a value of '1'. This is the situation when sign extension would not work.

Table 1-6 DW\_squarep Behavior for *verif\_en* Values


а	tc	(out0, out1) verif_en = 0	(out0, out1) verif_en = 1	(out0, out1) verif_en = 2	(out0, out1) verif_en = 3
37	0	0BD1, 0000	0A6E, 0163	0A6E, 0163	7E6E, 8D63
A4	0	6110, 0800	62C5, 064B	62C5, 064B	72C5, F64B
37	0	0BD1, 0000	09F1, 01E0	01E0, 09F1	29F1, E1E0
A4	0	6110, 0800	5055, 18BB	5055, 18BB	9055, D8BB
37	0	0BD1, 0000	0650, 0581	0650, 0581	F650, 1581
A4	0	6110, 0800	4AE9, 1E27	4AE9, 1E27	0AE9, 5E27
37	1	0BD1, 0000	0B82, 004F	0B82, 004F	D382, 384F
A4	1	1C10, 0500	1FB3, 015D	1FB3, 015D	9FB3, 815D

Table 1-6 DW\_squarep Behavior for *verif\_en* Values (Continued)

а	tc	(out0, out1) verif_en = 0	(out0, out1) verif_en = 1	(out0, out1) verif_en = 2	(out0, out1) verif_en = 3
37	1	0BD1, 0000	08AF, 0322	0322, 08AF	E8AF, 2322
A4	1	1C10, 0500	2110, 0000	0000, 2110	E336, 3DDA
37	1	0BD1, 0000	0B86, 004B	0B86, 004B	9C86, 6F4B
A4	1	1C10, 0500	156D, 0BA3	156D, 0BA3	956D, 8BA3

# **Application Note**

Figure 1-1 Application Example



# **Related Topics**

- Math Arithmetic Overview
- DesignWare Building Block IP User Guide

## **HDL Usage Through Component Instantiation - VHDL**

```
library IEEE, DW01, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DW foundation comp.all;
-- Square & Accumulate performed by instances of
-- DW squarep, DW01 csa & DW01 add
entity DW squarep inst is
  generic (inst width: NATURAL := 6;
            inst verif en : INTEGER := 3 );
 port ( inst_a : in std_logic_vector(inst_width-1 downto 0);
         inst b : in std logic vector(2*inst width-1 downto 0);
         inst tc : in std logic;
         accum_inst : out std_logic_vector(2*inst_width-1 downto 0) );
end DW squarep inst;
architecture inst of DW squarep inst is
  signal part prod1, part prod2 : std logic vector(2*inst width-1 downto 0);
  signal part sum1, part sum2 : std logic vector(2*inst width-1 downto 0);
  signal tied low, no connect1, no connect2 : std logic;
begin
  -- Instance of DW squarep to perform the partial
  -- multiply of inst a by inst a with partial product
  -- results at part prod1 & part prod2
  U1 : DW squarep
    generic map ( width => inst width,
                  verif en => inst verif en )
   port map ( a => inst a, tc => inst tc,
               out0 => part prod1, out1 => part prod2 );
  -- Instance of DW01 csa used to add the partial products
  -- from inst a times inst a (part prod1 & part prod2) to
  -- the input inst b in carry-save form yielding the two
  -- vectors, part sum1 & part sum2.
  U2 : DW01 csa
    generic map (width => 2*inst width)
    port map ( a => part prod1, b => part prod2, c => inst b,
               ci => tied low, sum => part sum1,
               carry => part sum2, co => no connect1 );
  -- Finally, an instgance of DW01 add is used to add the carry-save
  -- partial results together forming the final binary output
  U3: DW01 add
    generic map (width => 2*inst width)
    port map ( A => part sum1, B => part sum2, CI => tied low,
               SUM => accum inst, CO => no connect2 );
```

```
tied_low <= '0';
end inst;

-- pragma translate_off
configuration DW_squarep_inst_cfg_inst of DW_squarep_inst is
  for inst
  end for; -- inst
end DW_squarep_inst_cfg_inst;
-- pragma translate on</pre>
```

## **HDL Usage Through Component Instantiation - Verilog**

```
module DW squarep inst( inst a, inst b, inst tc, accum inst );
  parameter inst width = 8;
  parameter inst verif en = 3; // level 3 is the most aggressive
                               // verification mode for simulation
  // Square and accumulate using DW squarep
  input [inst width-1 : 0] inst a;
  input [2*inst width-1 : 0] inst b;
  input inst tc;
  output [2*inst width-1: 0] accum inst;
  wire [2*inst width-1 : 0] part_prod1, part_prod2, part_sum1, part_sum2;
  // Instance of DW squarep
  DW squarep #(inst width,inst verif en) U1 ( .a(inst a), .tc(inst tc),
                                .out0(part prod1), .out1(part prod2) );
  // Instance of DW01 csa
  DW01 csa #(2*inst width) U2 ( .a(part prod1), .b(part prod2),
                                .c(inst b), .ci(1'b0),
                                .sum(part sum1), .carry(part sum2));
  // Instance of DW01 add
  DW01 add #(2*inst width) U3 ( .A(part_sum1), .B(part_sum2),
                                .CI(1'b0), .SUM(accum inst));
endmodule
```

## **Revision History**

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
March 2023	DWBB_202212.2	■ When simulating with VCS, clarified the purpose of message about the verif_en parameter on page 4
		<ul> <li>Clarified behavior of verif_en when not simulating with VCS on page 2 and page 3</li> </ul>
		<ul> <li>Removed the section "Suppressing Warning Messages During Verilog Simulation"</li> </ul>
July 2022	DWBB_202203.3	■ In Table 1-2 on page 1 and throughout the datasheet, clarified that the verif_en parameter affects only the Verilog simulation model when it is used in VCS, and it has no effect on the synthesis implementations for this component
		<ul> <li>Adjusted the VHDL example in "HDL Usage Through Component Instantiation - VHDL" on page 6 to remove the implication that the verif_en parameter affects the VHDL simulation</li> </ul>
July 2020	DWBB_201912.5	<ul> <li>Added "Suppressing Warning Messages During Verilog Simulation" on page 5</li> </ul>
		<ul> <li>Added this Revision History table and the document links on this page</li> </ul>

#### **Copyright Notice and Proprietary Information**

© 2023 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

#### Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

#### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com