



DW_fifoctl_s1_df

Synchronous (Single Clock) FIFO Controller with Dynamic Flags Version, STAR, and myDesignWare Subscriptions: IP Directory

Features and Benefits

Revision History

- Fully registered synchronous address and flag output ports
- All operations execute in a single clock cycle
- FIFO empty, half full, and full flags
- FIFO error flag indicating underflow, overflow, and pointer corruption
- Dynamically programmable almost full and almost empty flags
- Parameterized word depth
- Parameterized reset mode (synchronous or asynchronous)
- Interfaces to common hard macro or compiled ASIC dual-port synchronous RAMs
- Includes a low-power implementation that has power benefits from minPower optimization (for details, see Table 1-3 on page 3)

Description

DW_fifoctl_s1_df is a FIFO RAM controller designed to interface with a dual-port synchronous RAM. The RAM must have the following:

- A synchronous write port
- Either an asynchronous or synchronous read port

The FIFO controller provides address generation, write-enable logic, flag logic, and operational error detection logic. Parameterizable features include FIFO depth (up to 24 address bits or 16,777,216 locations), level of error detection, and type of reset (either asynchronous or synchronous). You specify these parameters when the controller is instantiated in the design.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
clk	1 bit	Input	Input clock
rst_n	1 bit	Input	Reset input, active low ■ Asynchronous if $rst_mode = 0$ ■ Synchronous if $rst_mode = 1$
push_req_n	1 bit	Input	FIFO push request, active low




Table 1-1 Pin Description (Continued)

Pin Name	Width	Direction	Function
pop_req_n	1 bit	Input	FIFO pop request, active low
diag_n	1 bit	Input	Diagnostic control For err_mode = 0, NC For other err_mode values, active low
ae_level	ceil(log ₂ [depth]) bits	Input	Almost empty level (the number of words in the FIFO at or below which the almost_empty flag is active)
af_thresh	ceil(log ₂ [depth]) bits	Input	Almost full threshold (the number of words stored in the FIFO at or above which the almost_full flag is active)
we_n	1 bit	Output	Write enable output for write port of RAM, active low
empty	1 bit	Output	FIFO empty output, active high
almost_empty	1 bit	Output	FIFO almost empty output, active high
half_full	1 bit	Output	FIFO half full output, active high
almost_full	1 bit	Output	FIFO almost full output, active high
full	1 bit	Output	FIFO full output, active high
error	1 bit	Output	FIFO error output, active high
wr_addr	ceil(log ₂ [depth]) bits	Output	Address output to write port of RAM
rd_addr	ceil(log ₂ [depth]) bits	Output	Address output to read port of RAM

Table 1-2 Parameter Description

Parameter	Values	Description
depth	2 to 2 ²⁴	Number of memory elements used in FIFO (used to size the address ports)
err_mode	0 to 2 Default: 0	 Error mode 0: Underflow/overflow and pointer latched checking 1: Underflow/overflow latched checking 2: Underflow/overflow unlatched checking
rst_mode	0 or 1 Default: 0	Reset mode 0: Asynchronous reset 1: Synchronous reset

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required	
rtl	Synthesis model	DesignWare	
lpwr ^a	Low Power synthesis model	■ DesignWare (P-2019.03 and later)	
		■ DesignWare-LP (before P-2019.03)	

a. Requires that you enable minPower; for details, see "Enabling minPower" on page 17. When minPower is enabled, the lpwr implementation is always chosen during synthesis.

Table 1-4 Simulation Models


Model	Function
DW03.DW_FIFOCTL_S1_DF_CFG_SIM	Design unit name for VHDL simulation
dw/dw03/src/DW_fifoctl_s1_df_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_fifoctl_s1_df.v	Verilog simulation model source code

Table 1-5 Error Mode Description

error_mode	Error Types Detected	Error Output	diag_n
0	Underflow/Overflow and Pointer Corruption	Latched	Connected
1	Underflow/Overflow	Latched	N/C
2	Underflow/Overflow	Not Latched	N/C

Figure 1-1 shows a typical application of the controller.

Figure 1-1 Example Usage of DW_fifoctl_s1_df



Writing to the FIFO (Push)

The wr_addr and we_n output ports of the FIFO controller provide the write address and synchronous write enable to the FIFO.

A push is executed when the push req n input is asserted (low,) and either:

■ The full flag is inactive (low),

or:

- The full flag is active (high), and
- The pop_req_n input is asserted (low).

Thus, a push can occur even if the FIFO is full, as long as a pop is executed in the same cycle.

Asserting push req n in either of the above cases causes the following events to occur:

- The we n is asserted immediately, preparing for a write to the RAM on the next clock, and
- On the next rising edge of clk, wr_addr is incremented.

Thus, the RAM is written, and wr_addr (which always points to the address of the next word to be pushed) is incremented on the same rising edge of clk—the first clock after push_req_n is asserted. This means that push_req_n must be asserted early enough to propagate through the FIFO controller to the RAM before the next clock.

An error occurs if a push is attempted while the FIFO is full. That is, if:

- The push req n input is asserted (low),
- The full flag is active (high), and
- The pop req n input is inactive (high).

Reading from the FIFO (Pop)

The read port of the RAM can be either synchronous or asynchronous. In either case, the rd_addr output port of the DW_fifoctl_s1_sf provides the read address to the RAM. The rd_addr output bus always points to, thus prefetches, the next word of RAM read data to be popped.

A pop operation occurs when pop_req_n is asserted (low), as long as the FIFO is not empty. Asserting pop_req_n causes the rd_addr pointer to be incremented on the next rising edge of clk. Thus, the RAM read data must be captured on the clk following the assertion of pop_req_n. For RAMs with a synchronous read port, the output data is captured in the output stage of the RAM. For RAMs with an asynchronous read port, the output data is captured by the next stage of logic after the FIFO.

Refer to the timing diagrams for details of the pop operation for RAMs with synchronous and asynchronous read ports.

An error occurs if:

- The pop req n input is active (low), and
- The empty flag is active (high).

Simultaneous Push and Pop

Push and pop can occur at the same time if there is data in the FIFO, even when the FIFO is full. With the FIFO not empty, rd_addr is pointing to the next address to be popped and the pop data is available to be prefetched at the RAM output. When pop_req_n and push_req_n are both asserted, the following events occur on the next rising edge of clk:

- Pop data is captured by the next stage of logic after the FIFO, and
- The new data is pushed into the same location from which the data was popped.

Thus, there is no conflict in a simultaneous push and pop when the FIFO is full. A simultaneous push and pop cannot occur when the FIFO is empty, since there is no pop data to prefetch.

Reset

rst mode

This parameter selects whether reset is asynchronous ($rst_{mode} = 0$) or synchronous ($rst_{mode} = 1$). If asynchronous mode is selected, asserting rst_n (setting it low) immediately causes the internal address pointers to be set to 0, and the flags and error outputs to be initialized. If synchronous mode is selected, the address pointers, flags, and error outputs are initialized at the rising edge of clk after rst_n is asserted.

The error outputs and flags are initialized as follows:

- The empty and almost_empty are initialized to 1, and
- All other flags and the error output are initialized to 0.

Errors

err mode

The err_mode parameter determines which possible fault conditions are detected, and whether the error output remains active until reset or for only the clock cycle in which the error was detected.

When the err_mode parameter is set to 0 at design time, the diag_n input provides an unconditional synchronous reset to the value of the rd_addr output port. This can be used to intentionally cause the FIFO address pointers to become corrupted, forcing a pointer inconsistency-type error.

For normal operation when err_mode = 0, diag_n should be driven inactive (high). When the err_mode parameter is set to 1 or 2, the diag_n input is ignored (unconnected).

error

The error output indicates a fault in the operation of the FIFO control logic. There are several possible causes for the error output to be activated:

- 1. Overflow (push and no pop while full).
- 2. Underflow (pop while empty).
- 3. Empty pointer mismatch (rd addr ≠ wr addr when empty).
- 4. Full pointer mismatch (rd addr≠wr addr when full).
- 5. In between pointer mismatch (rd addr = wr addr when neither empty nor full).

When err_mode = 0, all five causes are detected, and the error output (once activated) remains active until reset. When err_mode = 1, only causes 1 and 2 are detected, and the error output (once activated) remains active until reset. When err_mode = 2, only causes 1 and 2 are detected, and the error output only stays active for the clock cycle in which the error is detected. For error mode descriptions, see Table 1-5 on page 3. The error output is set low when rst n is applied.

Controller Status Flag Outputs

Refer to Figure 1-2 on page 8 for operation of the status flags.

empty

The empty output indicates that there are no words in the FIFO available to be popped. The empty output is set high when rst_n is applied.

almost_empty

The almost_empty output is asserted when there are no more than ae_level words currently in the FIFO available to be popped. The value present on the ae_level port defines the almost empty threshold. The almost_empty output is updated only on the rising edge of clk. This signal is useful for preventing the FIFO from underflowing. The almost_empty output is set high when rst_n is applied.

half_full

The half_full output is active high when at least half the FIFO memory locations are occupied. The half_full output is set low when rst_n is applied.

almost full

The almost_full output is asserted when there are no more than *depth - af_thresh* empty locations in the FIFO. The value present on the af_thresh port defines the almost full threshold. The almost_full output is updated only on the rising edge of clk. This signal is useful for preventing the FIFO from overflowing. The almost_full output is set low when rst_n is applied.

full

The full output indicates that the FIFO is full and there is no space available for push data. The full output is set low when rst_n is applied.

Application Notes

The ae_level value is supplied by the application and is chosen:

- To allow input flow control logic to interrupt the pushing of data into the FIFO, or
- To give output flow control logic enough time to begin popping data.

Systems can characterize their own response times dynamically against the data stream. This allows you to set the ae level as tight as practical on the fly for optimal utilization of FIFO memory.


The af thresh value is supplied by the application and is chosen:

- To give output flow control logic enough time to begin popping data, or
- To allow input flow control logic to interrupt the pushing of data into the FIFO.

Systems can characterize their own response times dynamically against the data stream. This allows you to set the almost_full flag trip point on the fly for optimal utilization of FIFO memory.

Figure 1-2 shows the status flags of the DW_fifoctl_s1_df FIFO controller at various FIFO storage levels.

Figure 1-2 DW_fifoctl_s1_df FIFO Status Flags



Suppressing Warning Messages During Verilog Simulation

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW_SUPPRESS_WARN macro in either of the following ways:

• Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_SUPPRESS_WARN
```

• Or, include a command line option to the simulator, such as:

```
+define+DW SUPPRESS WARN (which is used for the Synopsys VCS simulator)
```

The warning messages for this model include the following:

■ If values other than 1 or 0 are present on a clock port, the following message is displayed:

```
WARNING: <instance_path>.<clock_name>_monitor:
    at time = <timestamp>, Detected unknown value, x, on <clock_name> input.
```

To suppress only this warning message for all DWBB components, use the following macro:

- □ Define the DW_DISABLE_CLK_MONITOR macro. You can define this macro in the following ways:
 - Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_DISABLE_CLK_MONITOR
```

Or, include a command line option to the simulator, such as:


```
+define+DW DISABLE CLK MONITOR (which is used for the Synopsys VCS simulator)
```

This message is also suppressed using the DW_SUPPRESS_WARN macro explained earlier.

Timing Waveforms

Figure 1-3 Push and Pop Timing Waveforms (Asynchronous Read Port RAMs)

Writing to RAMs with an Asynchronous Read Port



Reading from RAMs with an Asynchronous Read Port





Figure 1-4 Push and Pop Timing Waveforms (Synchronous Read Port RAMs)





Reading from RAMs with a Synchronous Read Port




Figure 1-5 Status Flag Timing Waveforms While Pushing

Writing to RAMs Using DW_fifoctl_s1_df with depth = 9






Figure 1-6 **Status Flag Timing Waveforms While Popping**



Reading from RAMs Using DW fifoctl s1 df with depth = 9

Status Flag Timing Waveforms for ae level and af thresh Inputs Figure 1-7

ae




DW_fifoctl_s1_df Timing on ae_level and af_thresh Inputs (Synchronous Inputs)

ab

Figure 1-8 Error Flag Timing Waveforms

DW_fifoctl_s1_df with depth = 9



DW_fifoctl_s1_df with depth = 9, err_mode = 2




Figure 1-9 Error Flag Timing Waveforms (continued)






Figure 1-10 Error Flag Timing Waveforms (continued)









Figure 1-11 Reset Timing Waveforms





DW_fifoctl_s1_df with depth = 9, rst_mode = 1 (Synchronous Reset)



Enabling minPower

You can instantiate this component without enabling minPower, but to achieve power savings from the low-power implementation "lpwr" (see Table 1-3 on page 3), you must enable minPower optimization, as follows:

- Design Compiler
 - □ Version P-2019.03 and later:

```
set power_enable_minpower true
```

□ Before version P-2019.03 (requires the DesignWare-LP license feature):

```
set synthetic_library {dw_foundation.sldb dw_minpower.sldb}
set link library {* $target library $synthetic library}
```

Fusion Compiler

Optimization for minPower is enabled as part of the total_power metric setting. To enable the total_power metric, use the following:

```
set qor strategy -stage synthesis -metric total power
```

Related Topics

- Memory FIFO Overview
- DesignWare Building Block IP User Guide

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW fifoctl s1 df inst is
 generic (inst depth
                        : INTEGER := 8;
           inst err mode : INTEGER := 0;
           inst rst mode : INTEGER := 0 );
 port (inst clk
                        : in std logic;
                        : in std logic;
        inst_rst_n
        inst_push_req n : in std logic;
        inst pop req n : in std logic;
                         : in std logic;
        inst diag n
                        : in std logic vector(bit width(inst depth)-1
        inst ae level
                                                              downto 0);
                        : in std logic vector(bit width(inst depth)-1
        inst af thresh
                                                              downto 0);
        we n inst
                        : out std logic;
        empty inst
                        : out std logic;
        almost empty inst : out std logic;
       half full inst : out std logic;
        almost full inst : out std logic;
        full inst
                      : out std logic;
        error inst
                        : out std logic;
       wr addr inst
                     : out std logic vector(bit width(inst depth)-1
                                                             downto 0);
        rd addr inst
                         : out std logic vector(bit width(inst depth)-1
                                                             downto 0) );
end DW fifoctl s1 df inst;
architecture inst of DW fifoctl s1 df inst is
begin
```

```
-- Instance of DW fifoctl s1 df
 U1 : DW fifoctl s1 df
   generic map (depth => inst depth, err mode => inst err mode,
                rst mode => inst rst mode )
   port map (clk => inst clk,
                                rst n => inst rst n,
             push req n => inst push req n,
                                             pop req n => inst pop req n,
             diag n => inst diag n, ae level => inst ae level,
             af thresh => inst af thresh, we n => we n inst,
             empty => empty_inst, almost_empty => almost_empty_inst,
             half full => half full inst,
                                           almost full => almost full inst,
             full => full inst, error => error inst,
             wr_addr => wr_addr_inst, rd_addr => rd_addr_inst );
end inst;
-- pragma translate off
configuration DW fifoctl s1 df inst cfg inst of DW fifoctl s1 df inst is
 for inst
 end for; -- inst
end DW fifoctl s1 df inst cfg inst;
-- pragma translate on
```

HDL Usage Through Component Instantiation - Verilog

```
module DW fifoctl s1 df inst(inst clk, inst rst n, inst push req n,
                            inst pop req n, inst diag n, inst ae level,
                            inst af thresh, we n inst, empty inst,
                            almost empty inst, half full inst,
                            almost full inst, full inst, error inst,
                            wr addr inst, rd addr inst );
 parameter depth = 8;
 parameter err mode = 0;
 parameter rst mode = 0;
  `define bit_width_depth 3 // ceil(log2(depth))
  input inst clk;
  input inst rst n;
  input inst push req n;
  input inst pop req n;
  input inst diag n;
  input [`bit width depth-1 : 0] inst ae level;
  input ['bit width depth-1: 0] inst af thresh;
 output we n inst;
 output empty inst;
 output almost empty inst;
 output half full inst;
 output almost full inst;
 output full inst;
 output error inst;
 output [`bit width depth-1 : 0] wr addr inst;
 output ['bit width depth-1 : 0] rd addr inst;
 // Instance of DW fifoctl s1 df
 DW fifoctl s1 df #(depth, err mode, rst mode)
   .push req n(inst push req n),
        .pop req n(inst pop req n),
                                     .diag n(inst diag n),
        .ae level(inst ae level),
                                   .af thresh(inst af thresh),
        .we n(we n inst), .empty(empty inst),
        .almost empty(almost empty inst), .half full(half full inst),
                                          .full(full inst),
         .almost full(almost full inst),
         .error(error inst), .wr addr(wr addr inst),
         .rd addr(rd addr inst) );
endmodule
```

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
July 2020	DWBB_201912.5	 Adjusted content and title of "Suppressing Warning Messages During Verilog Simulation" on page 9 and added the DW_SUPPRESS_WARN macro
October 2019	DWBB_201903.5	■ Added the "Disabling Clock Monitor Messages" section
March 2019	DWBB_201903.0	 Clarified license requirements in Table 1-3 on page 3 Removed footnote about obsolete implementations from Table 1-3 on page 3 Added "Enabling minPower" on page 17
January 2019	DWBB_201806.5	 Updated example in "HDL Usage Through Component Instantiation - VHDL" on page 18 Added this Revision History table and the document links on this page

21

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com