

DW_ram_2r_w_a_lat

Write-Port, Dual-Read-Port RAM (Latch-Based)

Version, STAR, and myDesignWare Subscriptions: IP Directory

Features and Benefits

Revision History

- Parameterized word depth
- Parameterized data width
- Asynchronous static memory
- Parameterized reset implementation

Description

DW_ram_2r_w_a_lat implements a parameterized, asynchronous, three-port static RAM.




Table 1-1 Pin Description

Pin Name	Width	Direction	Function
rst_n	1 bit	Input	Reset, active low
cs_n	1 bit	Input	Chip select, active low
wr_n	1 bit	Input	Write enable, active low
rd1_addr	ceil(log ₂ [depth]) bits	Input	Read1 address bus
rd2_addr	ceil(log ₂ [depth]) bits	Input	Read2 address bus
wr_addr	ceil(log ₂ [depth]) bits	Input	Write address bus
data_in	data_width bits	Input	Input data bus
data_rd1_out	data_width bits	Output	Output data bus for read1
data_rd2_out	data_width bits	Output	Output data bus for read2

Table 1-2 Parameter Description

Parameter	Values	Description
data_width	1 to 256 Default: None	Width of data_in and data_out buses
depth	2 to 256 Default: None	Number of words in the memory array (address width)
rst_mode	0 or 1 Default: 1	Determines if the rst_n input is used. • 0 = rst_n initializes the RAM • 1 = rst_n is not connected

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare

Table 1-4 Simulation Models

Model	Function
DW06.DW_RAM_R_W_A_LAT_CFG_SIM	VHDL simulation configuration
dw/dw06/src/DW_ram_2r_w_a_lat_sim.vhd	VHDL simulation model source code
dw/sim_ver/DW_ram_2r_w_a_lat.v	Verilog simulation model source code

The write data enters the RAM through the data_in input port, and is read out through either the data_rd1_out port or the data_rd2_out. The RAM is constantly reading regardless of the state of cs_n.

The rd1_addr port, rd2_addr, and wr_addr ports are used to address the *depth* words in memory. If rd1_addr or rd2_addr contains a value beyond the maximum depth, then that output port is driven low. For example, if rd1_addr = 7 hex and depth = 6), then the data_rd1_out is driven low. If rd2_addr is beyond the maximum depth, then data_rd2_out is driven low.

For wr_addr beyond the maximum depth, nothing occurs and the data is lost. No warnings are given during simulations when an address beyond the scope of *depth* is used.



This component contains enable signals for internal latches that are derived from the wr_n port. To keep hold times to a minimum, you should consider instances of this component to be individual floorplanning elements.

Chip Selection, Reading and Writing

The cs_n input is the chip select, active low signal, which enables data to be written to the RAM. The RAM is constantly reading, regardless of the state of cs_n.

When cs_n and wr_n (write enable, active low) are both low, data_in is transparent to the internal memory cell being accessed (data_in = output data of the memory cell). Therefore, during the period when wr_n and cs_n are low, a change in data in is reflected on the output of the internal memory cell being accessed. If rd1_addr port or rd2_addr port are the same value as wr_addr, data_in equals data_rd1_out or data_rd2_out while wr_n is low. Data is captured into the memory cell on the low-to-high transition of wr_n.

When cs_n is high, writing to the RAM is disabled.

Reset

rst n

This signal is an active-low input that initializes the RAM to zeros if the rst_mode parameter is set to 0, independent of the value of cs_n. If the rst_mode parameter is set to 1, rst_n does not affect the RAM, and should be tied high or low. Synthesis optimizes the design, and does not use the rst_n signal.



If the technology library being used does not contain an active low D-latch with clear, synthesis gates the inputs of a D-latch with the rst_n signal, increasing the area of the design.

Application Notes


DW_ram_2r_w_a_lat is intended to be used as small scratch-pad memory or register file. Because DW_ram_2r_w_a_lat is built from the cells within the ASIC cell library, it should be kept small to obtain an efficient implementation. If a larger memory is required, you should consider using a hard macro RAM from the ASIC library in use.

Timing Waveforms


The figures in this section show timing diagrams for various conditions of DW_ram_2r_w_a_lat.

Figure 1-1 Instantiated RAM Timing Waveforms

Write Timing, cs_n = 0, Normal Data Input and Output




Write Timing, cs_n = 0, Changing Data Input and Output



^{*} Write through is seen only when rd_addr = wr_addr.

Read Port 1 Timing, address controlled, cs_n = don't care



Read Port 2 Timing, address controlled, cs_n = don't care





Figure 1-2 RAM Reset Timing Waveforms

Asynchronous Reset, rst_mode = 0, cs_n = 0 (if rst_mode = 1, reset is not connected)



 $^{^{}m 1}$ Internal RAM Data is the array of memory bits; the memory is not available to users.

Related Topics

- Memory Synchronous RAMs Listing
- DesignWare Building Block IP User Guide

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW ram 2r w a lat inst is
  generic (inst data width : INTEGER := 8;
           inst_depth
                           : INTEGER := 8;
           inst rst mode : INTEGER := 1 );
  port (inst rst n : in std logic;
        inst cs n
                  : in std logic;
        inst wr n
                    : in std logic;
        inst rdl addr: in std logic vector(bit width(inst depth)-1 downto 0);
        inst rd2 addr: in std logic vector(bit width(inst depth)-1 downto 0);
        inst wr addr : in std logic vector(bit width(inst depth)-1 downto 0);
        inst data in : in std logic vector(inst data width-1 downto 0);
        data rd1 out inst : out std logic vector(inst data width-1 downto 0);
        data rd2 out inst : out std logic vector(inst data width-1 downto 0)
       );
end DW ram 2r w a lat inst;
architecture inst of DW ram 2r w a lat inst is
begin
  -- Instance of DW ram 2r w a lat
  U1 : DW ram 2r w a lat
    generic map (data width => inst data width,
                                                  depth => inst depth,
                 rst mode => inst rst mode )
    port map (rst n => inst rst n,
                                    cs n => inst cs n,
                                                          wr n => inst wr n,
                                          rd2 addr => inst rd2 addr,
              rd1 addr => inst rd1 addr,
                                         data in => inst data in,
              wr addr => inst wr addr,
              data rd1 out => data rd1 out inst,
              data rd2 out => data rd2 out inst );
end inst;
-- pragma translate off
configuration DW ram 2r w a lat inst cfg inst of DW ram 2r w a lat inst is
  for inst
  end for; -- inst
end DW ram 2r w a lat inst cfg inst;
-- pragma translate on
```

HDL Usage Through Component Instantiation - Verilog

```
module DW ram 2r w a lat inst(inst rst n, inst cs n, inst wr n,
               inst rd1 addr, inst rd2 addr, inst wr addr, inst data in,
               data rd1 out inst, data rd2 out inst );
 parameter data width = 8;
 parameter depth = 8;
 parameter rst mode = 1;
  `define bit width depth 3 // ceil(log2(depth))
  input inst rst n;
  input inst cs n;
  input inst wr n;
  input [`bit width depth-1 : 0] inst rd1 addr;
  input ['bit width depth-1 : 0] inst rd2 addr;
  input [`bit_width_depth-1 : 0] inst wr addr;
  input [data width-1: 0] inst data in;
  output [data width-1 : 0] data rd1 out inst;
  output [data_width-1 : 0] data_rd2_out_inst;
  // Instance of DW ram 2r w a lat
 DW ram 2r w a lat #(data width,
                                             rst mode)
                                    depth,
   U1 (.rst n(inst rst n), .cs n(inst cs n),
                                                  .wr n(inst wr n),
        .rd1 addr(inst rd1 addr),
                                   .rd2 addr(inst rd2 addr),
        .wr addr(inst wr addr),
                                .data in(inst data in),
        .data rd1 out (data rd1 out inst),
        .data_rd2_out(data_rd2_out_inst) );
endmodule
```

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
January 2019	DWBB_201806.5	 Updated example in "HDL Usage Through Component Instantiation - VHDL" on page 6
		 Added this Revision History table and the document links on this page

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com