

DW04_shad_reg

Shadow and Multibit Register

Version, STAR, and myDesignWare Subscriptions: IP Directory

Features and Benefits

- Captures the state of system registers dynamically during system operation
- Serial access on shadow register to scan out the state of captured data
- Constructed with multi-bit flip-flop cells where possible; can be used as a simple, non-shadowed multi-bit register
- Parameterized width and number of registers (one or two)

Applications

- Diagnostics support for in-system testing
- Registers embedded for real-time emulation
- Computer, data, and telecommunications circuits that may benefit from a more efficient register implementation

Description

DW04_shad_reg is a parameterized register pair. The first register is a parallel load, parallel output system register clocked on the sys_clk pin with an asynchronous reset controlled by the reset pin. The register is implemented in multi-bit (ganged) flip-flop cells if available in the target technology. The datain signal drives the DW04_shad_reg inputs and the output is sys_out.

The second register is a shadow register, which, like the system register, is also width bits wide and implemented in the same target technology cells. However, the shadow register is a parallel load shift register, which captures the output of the system register when sampled by <code>shad_clk</code>. This register outputs its contents to <code>shad_out</code> (parallel) and <code>so</code> (serial).



Pin Name	Width	Direction	Function
datain	width bits	Input	Data input driving the input to the system register
sys_clk	1 bit	Input	Clock that samples the system register, positive edge triggered
shad_clk	1 bit	Input	Signal that clocks the output of the system register into the shadow register, positive edge triggered
reset	1 bit	Input	Asynchronous reset signal that clears the system and shadow registers
SI	1 bit	Input	Serial scan input, clocked by shad_clk when SE is high

Revision History




Table 1-1 Pin Description (Continued)

Pin Name	Width	Direction	Function
SE	1 bit	Input	Serial scan enable, active high; enables scan only on the shadow register
sys_out	width bits	Output	Output of the system register
shad_out	width bits	Output	Parallel output of shadow register that lags system register by one cycle
SO	1 bit	Output	Serial scan output from shadow register When SE is low, represents the state of the MSB of the shadow register. When SE is high, each successive bit is shifted up one and SI is clocked into the LSB.

Table 1-2 Parameter Description

Parameter	Values	Description
width ¹	1 to 512 ^a	Defines width of system and shadow registers, and the input and output buses
bld_shad_reg	0 or 1	Defines whether to build both the system and shadow registers (bld_shad_reg = 1) or just the system register (bld_shad_reg = 0)

a. The upper bound of the legal range is a guideline to ensure reasonable compile times.

Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
str	Synthesis model	DesignWare

Table 1-4 Simulation Models

Model	Function
dw/sim_ver/DW04_shad_reg.v	Verilog simulation model source code

For normal operation, SE (scan enable) should be de-asserted (low). However, to scan out the contents of the shadow register, assert SE (high) and toggle shad_clk. The shadow register is then in shift register mode, with the most significant bit (MSB) driving SO, and data set-up on to the SI pin being clocked into the least significant bit (LSB).

Suppressing Warning Messages During Verilog Simulation

The Verilog simulation model includes macros that allow you to suppress warning messages during simulation.

To suppress all warning messages for all DWBB components, define the DW_SUPPRESS_WARN macro in either of the following ways:

Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_SUPPRESS_WARN
```

• Or, include a command line option to the simulator, such as:

```
+define+DW SUPPRESS WARN (which is used for the Synopsys VCS simulator)
```

The warning messages for this model include the following:

■ If values other than 1 or 0 are present on a clock port, the following message is displayed:

```
WARNING: <instance_path>.<clock_name>_monitor:
    at time = <timestamp>, Detected unknown value, x, on <clock_name> input.
```

To suppress only this warning message for all DWBB components, use the following macro:

- □ Define the DW_DISABLE_CLK_MONITOR macro. You can define this macro in the following ways:
 - Specify the Verilog preprocessing macro in Verilog code:

```
`define DW_DISABLE_CLK_MONITOR
```


Or, include a command line option to the simulator, such as:

```
+define+DW DISABLE CLK MONITOR (which is used for the Synopsys VCS simulator)
```

This message is also suppressed using the DW_SUPPRESS_WARN macro explained earlier.

Timing Diagram

Figure 1-1 Timing Waveforms



Related Topics

- Memory Registers Overview
- DesignWare Building Block IP User Guide

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW04 shad reg inst is
 generic (inst width
                             : POSITIVE := 8;
            inst bld shad reg : NATURAL := 1 );
 port ( inst datain : in std logic vector(inst width-1 downto 0);
         inst sys clk : in std logic;
         inst shad clk : in std logic;
         inst reset : in std logic;
         inst SI
                      : in std logic;
         inst SE
                      : in std logic;
         sys out inst : out std logic vector(inst width-1 downto 0);
         shad_out_inst : out std_logic_vector(inst_width-1 downto 0);
         SO inst
                   : out std logic );
end DW04 shad req inst;
architecture inst of DW04 shad reg inst is
begin
  --Instance of DW04 shad reg
 U1: DW04 shad req
   generic map ( width => inst_width,  bld_shad_reg => inst_bld_shad_reg )
   port map ( datain => inst datain, sys clk => inst sys clk,
               shad clk => inst shad clk,
                                            reset => inst reset,
               SI => inst SI, SE => inst SE,
                                                sys out => sys out inst,
               shad out => shad out inst, SO => SO inst);
end inst;
-- pragma translate off
configuration DW04 shad reg inst cfg inst of DW04 shad reg inst is
  for inst
 end for; -- inst
end DW04 shad reg inst cfg inst;
-- pragma translate on
```

HDL Usage Through Component Instantiation - Verilog

```
module DW04 shad reg inst (inst datain, inst sys clk, inst shad clk,
                           inst reset, inst SI, inst SE, sys out inst,
                           shad out inst, SO inst );
 parameter width = 8;
 parameter bld shad reg = 1;
  input [width-1 : 0] inst datain;
  input inst sys clk;
  input inst shad clk;
  input inst_reset;
  input inst SI;
  input inst SE;
 output [width-1 : 0] sys_out_inst;
  output [width-1 : 0] shad out inst;
 output SO inst;
  // Instance of DW04 shad req
 DW04 shad reg #(width, bld shad reg)
   U1 ( .datain(inst datain),
                                .sys clk(inst sys clk),
         .shad clk(inst shad clk),    .reset(inst reset),
                                                            .SI(inst SI),
         .SE(inst SE),
                        .sys_out(sys_out_inst), .shad out(shad out_inst),
         .SO(SO inst) );
```

endmodule

Revision History

For notes about this release, see the *DesignWare Building Block IP Release Notes*.

For lists of both known and fixed issues for this component, refer to the STAR report.

For a version of this datasheet with visible change bars, click here.

Date	Release	Updates
July 2020	DWBB_201912.5	 Adjusted content and title of "Suppressing Warning Messages During Verilog Simulation" on page 3 and added the DW_SUPPRESS_WARN macro
October 2019	DWBB_201903.5	■ Added the "Disabling Clock Monitor Messages" section
January 2019	DWBB_201806.5	 Updated example in "HDL Usage Through Component Instantiation - VHDL" on page 5
		■ Added this Revision History table and the document links on this page

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at https://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com