

```

1  /*
2  Non-restoring 32-bit division with quotient placed in Z[31:0] and remainder places in
3  Z[63:32].
4  Operations takes 32 cycles to complete.
5  */
6  module DIV(
7
8      input [31:0] Q, // Dividend
9      input [31:0] M, // Divisor
10     input clk, resetn,
11
12     output [31:0] quotient,
13     output [31:0] remainder
14 );
15     reg [63:0] AQ_reg;
16     integer count;
17     wire [31:0] M_signed = (M[31]) ? -M : M;
18     wire [31:0] Q_signed = (Q[31]) ? -Q : Q;
19
20     always @(posedge clk) begin
21
22         if (~resetn) begin
23             AQ_reg = 64'b0;
24             count = 0;
25         end
26
27         else if (count == 0) begin
28             count = count + 1;
29             AQ_reg = {32'b0, Q_signed};
30         end
31
32         else if (count >= 1 && count <= 32) begin
33             count = count + 1;
34             AQ_reg = AQ_reg << 1;
35             if (AQ_reg[63] == 1'b0) begin
36                 AQ_reg[63:32] = AQ_reg[63:32] - M_signed;
37             end
38             else begin
39                 AQ_reg[63:32] = AQ_reg[63:32] + M_signed;
40             end
41             AQ_reg[0] = (AQ_reg[63] == 1'b0) ? 1'b1 : 1'b0;
42         end
43
44         else if (AQ_reg[63] == 1) begin
45             AQ_reg[63:32] = AQ_reg[63:32] + M_signed;
46         end
47     end
48
49     assign quotient = (M[31] ^ Q[31]) ? -AQ_reg[31:0] : AQ_reg[31:0];
50     assign remainder = AQ_reg[63:32];
51 endmodule

```

```

75
76 module DIV_tb;
77
78 // Declare inputs as reg type
79 reg [31:0] Q;
80 reg [31:0] M;
81 reg clk, resetn;
82
83 // Declare outputs as wire type
84 wire [31:0] quotient;
85 wire [31:0] remainder;
86
87 // Instantiate the DIV module
88 DIV uut (
89     .Q(Q),
90     .M(M),
91     .clk(clk),
92     .resetn(resetn),
93     .quotient(quotient),
94     .remainder(remainder)
95 );
96
97 // Clock generation
98 always begin
99     clk = 0;
100     forever #5 clk = ~clk;
101 end
102
103 initial begin
104     resetn = 0;
105
106     @ (posedge clk)
107
108     resetn = 1;
109     Q = 32'd38;
110     M = 32'd6;
111
112     #340;
113
114     @ (posedge clk)
115
116     resetn = 0;
117
118     @ (posedge clk)
119
120     resetn = 1;
121     Q = 32'd100;
122     M = 32'd25;
123     #340;
124
125     @ (posedge clk)
126
127     resetn = 0;
128
129     @ (posedge clk)
130
131     resetn = 1;
132     Q = {0,{31{1'b1}}};
133     M = {0,{31{1'b1}}};
134     #340;
135
136     @ (posedge clk)
137
138     resetn = 0;
139
140     @ (posedge clk)
141
142     resetn = 1;
143     Q = {0,{31{1'b1}}};
144     M = 32'b1;
145     #340;
146
147     @ (posedge clk)
148
149

```

```
150         resetn = 0;
151
152         @ (posedge clk)
153
154         resetn = 1;
155         Q = 32'b1;
156         M = 32'd50;
157         #340;
158
159         @ (posedge clk)
160
161         resetn = 0;
162
163         @ (posedge clk)
164
165         $stop;
166     end
167
168 endmodule
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
```