

```

1  /*
2   CSA_tree_16to2 is a 16-to-2 reducer for 64-bit operands, using 3-to-2 sum-carry reducers.
3   It is used to add the 16 augends produced from the Booth bit-pair recoding process for
4   32-bit multiplication.
5   */
6   // This module needed to be .sv to accept a 16-word wire vector.
7
8   module CSA_tree_16to2 (augends, reduced1, reduced2);
9
10    // 16-word wire vector holding the bit-pair recoding augends.
11    input [63:0] augends [15:0];
12
13    // Final two operands.
14    output [63:0] reduced1, reduced2;
15
16    // wire vectors for sum and carry results from each CSA stage.
17    wire [63:0] stage1_sum [4:0];
18    wire [63:0] stage1_carry [4:0];
19
20
21    // SEE REPORT FOR 16-to-2 REDUCER TREE LAYOUT.
22
23    genvar i;
24    generate
25    for (i = 0; i < 5; i=i+1) begin : instances
26        reducer3to2 stage1 (augends[3*i+2], augends[3*i+1], augends[3*i], stage1_sum[i],
27        stage1_carry[i]);
28    end
29    endgenerate
30
31    wire [63:0] stage2_sum[2:0];
32    wire [63:0] stage2_carry[2:0];
33
34    reducer3to2 stage2_2 (augends[15], stage1_carry[4], stage1_sum[4], stage2_sum[2],
35    stage2_carry[2]);
36    reducer3to2 stage2_1 (stage1_carry[3], stage1_sum[3], stage1_carry[2], stage2_sum[1],
37    stage2_carry[1]);
38    reducer3to2 stage2_0 (stage1_sum[2], stage1_carry[1], stage1_sum[1], stage2_sum[0],
39    stage2_carry[0]);
40
41    wire [63:0] stage3_sum[1:0];
42    wire [63:0] stage3_carry[1:0];
43
44    reducer3to2 stage3_1 (stage2_carry[1], stage2_sum[1], stage2_carry[0], stage3_sum[1],
45    stage3_carry[1]);
46    reducer3to2 stage3_0 (stage2_sum[0], stage1_carry[0], stage1_sum[0], stage3_sum[0],
47    stage3_carry[0]);
48
49    wire [63:0] stage4_sum [1:0];
50    wire [63:0] stage4_carry [1:0];
51
52    reducer3to2 stage4_1 (stage2_carry[2], stage2_sum[2], stage3_carry[1], stage4_sum[1],
53    stage4_carry[1]);
54    reducer3to2 stage4_0 (stage3_sum[1], stage3_carry[0], stage3_sum[0], stage4_sum[0],
55    stage4_carry[0]);
56
57    wire [63:0] stage5_sum;
58    wire [63:0] stage5_carry;
59
60    reducer3to2 stage5_0 (stage4_sum[1], stage4_carry[0], stage4_sum[0], stage5_sum,
61    stage5_carry);
62
63    reducer3to2 stage6_0 (stage4_carry[1], stage5_carry, stage5_sum, reduced1, reduced2);
64
65 endmodule
66
67 // 3-to-2 Sum-Carry Reducer
68 module reducer3to2 (
69     input [63:0] x, y, z,
70     output [63:0] s,
71     output [63:0] c
72 );
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99

```

```
66     assign s = x ^ y ^ z; // Bitwise XOR
67     assign c = (x & y | x & z | y & z) << 1; // Bitwise carry operation with shift. The 65th
        carry bit is not needed for a 64-bit result.
68
69 endmodule
70
```