

```

1
2  /*
3  R0_R15_GenPurposeRegs is an abstraction layer for reg_file.v, given the control signals
4  required in the project specification.
5  It encodes the 16 one-hot-encoded enable and 'read' signals as 4-bit write and read
6  addresses to the register file.
7  */
8  /*
9  DESIGN DECISIONS:
10  We chose to *vectorize* the enable and read signals to provide more clarity to our design.
11  Therefore, in all instantiations of this module, signals like 'rxin' are grouped as a
12  single vector GRin.
13  Similarly, signals like 'rxout' are grouped as a single vector GRout.
14
15  PHASE 2 EDIT:
16  When BAout is high and the address presented to the module refers to R0,
17  zero is placed on the output data lines rather than the contents of the register.
18  */
19 module R0_R15_GenPurposeRegs (
20     input clk, reg_clear, BAout,
21     input [31:0] BusMuxOut,
22     input [15:0] GRin, // enable vector (One-Hot). IN refers to the perspective of the
23     registers, not the Bus.
24     input [15:0] GRout, // read vector (One-Hot). OUT refers to the perspective of the
25     registers, not the Bus.
26
27     output [31:0] BusMuxIn
28 );
29
30 wire [3:0] w_addr; // Encoded write address
31 wire [3:0] r_addr; // Encoded read addresses
32 wire [31:0] w_data; // Write data from Bus.
33 wire enable;
34 wire [31:0] data_out;
35
36 //Encode 16 r..in signals to w_addr
37 assign w_addr[0] = GRin[1] | GRin[3] | GRin[5] | GRin[7] | GRin[9] | GRin[11] | GRin[13]
38 | GRin[15];
39 assign w_addr[1] = GRin[2] | GRin[3] | GRin[6] | GRin[7] | GRin[10] | GRin[11] | GRin[14]
40 | GRin[15];
41 assign w_addr[2] = GRin[4] | GRin[5] | GRin[6] | GRin[7] | GRin[12] | GRin[13] | GRin[14]
42 | GRin[15];
43 assign w_addr[3] = GRin[8] | GRin[9] | GRin[10] | GRin[11] | GRin[12] | GRin[13] | GRin[
44 14] | GRin[15];
45
46 //Encode 16 r..out signals to r_addr
47 assign r_addr[0] = GRout[1] | GRout[3] | GRout[5] | GRout[7] | GRout[9] | GRout[11] |
48 GRout[13] | GRout[15];
49 assign r_addr[1] = GRout[2] | GRout[3] | GRout[6] | GRout[7] | GRout[10] | GRout[11] |
50 GRout[14] | GRout[15];
51 assign r_addr[2] = GRout[4] | GRout[5] | GRout[6] | GRout[7] | GRout[12] | GRout[13] |
52 GRout[14] | GRout[15];
53 assign r_addr[3] = GRout[8] | GRout[9] | GRout[10] | GRout[11] | GRout[12] | GRout[13] |
54 GRout[14] | GRout[15];
55
56 //BusMuxOut is w_data
57 assign w_data = BusMuxOut;
58
59 // Enable logic: clear or any r..in signal
60 // Using Reduction or to check if any value in encoded signal w_addr is 1
61 assign enable = GRin[0] | (~w_addr);
62
63 // 16x32reg_file Module
64 reg_file RF(clk, reg_clear, enable, r_addr, w_addr, w_data, data_out);
65
66 assign BusMuxIn = (GRout[0] && BAout) ? 32'b0 : data_out;
67
68 endmodule
69

```

64  
65