```
Project: mini_src_group_1
 2
         Non-restoring 32-bit division with quotient placed in Z[31:0] and remainder places in
      z[63:32].
         Operations takes 32 cycles to complete.
 5
6
7
     module DIV(
           input [31:0] Q, // Dividend
input [31:0] M, // Divisor
 8
9
10
           input clk, resetn,
11
12
          output [31:0] quotient,
13
           output [31:0] remainder
14
15
      );
          reg [63:0] AQ_reg;
16
17
         integer count;
         wire [31:0] M_signed = (M[31]) ? -M : M;
18
         wire [31:0] Q_signed = (Q[31]) ? -Q : Q;
19
20
21
22
23
         always @(posedge clk) begin
             if (~resetn) begin
24
25
26
27
29
31
32
33
34
35
36
37
38
39
                 AQ_reg = 64'b0;
                 count = 0;
             end
             else if (count == 0) begin
                 count = count + 1;
                AQ_reg = {32'b0, Q_signed};
             end
             else if (count >= 1 && count <= 32) begin
40
                 count = count + 1;
41
42
                AQ_reg = AQ_reg << 1;
43
44
45
                 if (AQ_reg[63] == 1'b0) begin
46
47
48
49
                    AQ_{reg}[63:32] = AQ_{reg}[63:32] - M_{signed};
                 end
50
51
52
53
54
55
56
57
58
                 else begin
                    AQ_{reg}[63:32] = AQ_{reg}[63:32] + M_{signed};
                 end
                 AQ_{reg}[0] = (AQ_{reg}[63] == 1'b0) ? 1'b1 : 1'b0;
             end
59
60
             else if (AQ_reg[63] == 1) begin
61
62
                 AQ_{reg}[63:32] = AQ_{reg}[63:32] + M_{signed};
63
64
             end
65
66
         end
67
68
69
70
71
72
         assign quotient = (M[31] \land Q[31])? -AQ_reg[31:0]: AQ_reg[31:0];
         assign remainder = AQ_reg[63:32];
73
74
75
      endmodule
```

148 149

```
module DIV_tb;
 77
 78
             // Declare inputs as reg type
 79
             reg [31:0] Q;
reg [31:0] M;
 80
             reg clk, resetn;
 81
 83
             // Declare outputs as wire type
 84
             wire [31:0] quotient;
 85
             wire [31:0] remainder;
 86
 87
             // Instantiate the DIV module
 88
            DIV uut (
 89
                .Q(Q),
 90
                .M(M),
 91
                .clk(clk),
 92
                .resetn(resetn),
 93
                .quotient(quotient)
 94
                .remainder(remainder)
 95
 96
 97
             // Clock generation
 98
             always begin
 99
                c1k = 0;
100
                forever #5 clk = \simclk;
101
             end
102
103
             initial begin
104
                   resetn = 0;
105
                  @ (posedge clk);
106
                  resetn = 1;
107
108
                  // Test Cases
                  run_test(32'd38, 32'd6, 32'd6, 32'd2);
run_test(32'd100, 32'd25, 32'd4, 32'd0);
run_test(32'b1, 32'd50, 32'd0, 32'd1);
run_test(32'd0, 32'd10, 32'd0, 32'd0);
run_test(-32'd38, -32'd6, -32'd6, 32'd2);
run_test(-32'd38, -32'd6, -32'd6, 32'd2);
run_test(-32'd38, -32'd6, -32'd6, 32'd2);
                                                                                   // 38 / 6 = 6 remainder 2

// 100 / 25 = 4 remainder 0

// 1 / 50 = 0 remainder 1

// 0 / 10 = 0 remainder 0
109
110
111
112
                                                                                   // -38 / 6 = -6 remainder 2
// 38 / -6 = -6 remainder 2
113
114
                  run_test(-32'd38, -32'd6, 32'd6, 32'd2);
                                                                                   // -38 / -6 = 6 remainder 2
115
116
                  $display("Testbench completed successfully");
117
118
119
                   $stop;
120
             end
121
122
             task run_test(input [31:0] Q_in, input [31:0] M_in, input [31:0] expected_quotient, input
          [31:0] expected_remainder);
123
124
                  resetn = 0;
125
                  @ (posedge clk);
126
                  resetn = 1;
127
                  Q = Q_{in};
128
                  M = M_{in};
129
                  #340; // Wait for calculation (34 clock cycles)
130
131
132
                  @ (posedge clk); @ (posedge clk);
133
134
                  if (quotient !== expected_quotient || remainder !== expected_remainder) begin
    $display("Test Failed: Q=%d, M=%d -> Expected Quotient=%d, Remainder=%d but got
135
        Quotient=%d, Remainder=%d
136
                                     Q_in, M_in, expected_quotient, expected_remainder, quotient, remainder);
137
                  end
138
                  @ (posedge clk);
139
140
             end
141
             endtask
142
143
        endmodule
144
145
146
147
```