

```

1  /*-----Top-Level-----*/
2
3  /*
4   16-bit adder with 4 CLA_4b instances. This module does not incorporate a carry-out
5   signal, given that it is solely used in
6   Carry-lookahead adders of higher degree of hierarchy. This also warrants the need of 2nd
7   order propagate/generate signals as outputs.
8   */
9  module adder_16b (
10     input cin, // Input carry
11     input [15:0] x, y, // Summands
12     output Ppp, Gpp, // 2nd order propagate/generate
13     output [15:0] s // output sum
14 );
15
16     // carry signal for each 4-bit sub-adder. We use 'h' to denote a 'hierarchical' carry.
17     wire [3:0] hc;
18     assign hc[0] = cin;
19
20     // 'hierachical' Generate and Propagate signals.
21     wire [3:0] hP, hG;
22
23     // 4 CLA_4b instances for each 4-bit subset of x and y.
24     genvar i;
25     generate
26     for (i=0; i<4; i = i+1) begin : subadders
27         CLA_4b subadder (hc[i], x[4*i+3: 4*i], y[4*i+3: 4*i], hP[i], hG[i], s[4*i+3: 4*i]);
28     end
29     endgenerate
30
31     // Hierarchical carries according to the lookahead framework.
32     assign hc[1] = hG[0] | hP[0] & cin;
33     assign hc[2] = hG[1] | hP[1] & hG[0] | hP[1] & hP[0] & cin;
34     assign hc[3] = hG[2] | hP[2] & hG[1] | hP[2] & hP[1] & hG[0] | hP[2] & hP[1] & hP[0] &
35     cin;
36     // hc[4] not necessary since adder_16b is itself a subadder.
37
38     assign Ppp = hP[3] & hP[2] & hP[1] & hP[0];
39     assign Gpp = hG[3] | hP[3] & hG[2] | hP[3] & hP[2] & hG[1] | hP[3] & hP[2] & hP[1] & hG[0]
40 ];
41
42 endmodule
43
44 /*-----Mid-Level-----*/
45
46 // 4-bit Carry-Lookahead block used in the top-level hierarchy.
47 module CLA_4b (
48     input cin,
49     input [3:0] x, y,
50     output Pp, Gp, // 1st order propagate/generate.
51     output [3:0] s
52 );
53
54     // Carry signal for each bit stage
55     wire [3:0] c;
56     assign c[0] = cin;
57
58     // Generate and Propagate signals for each bit stage
59     wire [3:0] P, G;
60
61     // bcell instances for each bit stage.
62     genvar i;
63     generate
64     for (i=0; i<4; i = i+1) begin : bcells
65         bcell BC (x[i], y[i], c[i], s[i], P[i], G[i]);
66     end
67     endgenerate
68
69     // Verbose expressions for each carry are required to minimize gate delays from fitter's
70     perspective.
71     // Compare with c[i+1] = G[i] | P[i] & c[i] in RTL viewer.
72     assign c[1] = G[0] | P[0] & c[0];
73     assign c[2] = G[1] | P[1] & G[0] | P[1] & P[0] & c[0];

```

```

70     assign c[3] = G[2] | P[2] & G[1] | P[2] & P[1] & G[0] | P[2] & P[1] & P[0] & cin;
71
72     // The 2nd level CL hierarchy will produce c[4] carries under the 'lookahead' framework
73     - no need to derive internally.
74     // using Pp and Gp (P', G') below
75     assign Pp = P[3] & P[2] & P[1] & P[0];
76     assign Gp = G[3] | P[3] & G[2] | P[3] & P[2] & G[1] | P[3] & P[2] & P[1] & G[0];
77 endmodule
78
79 /*-----Bottom-Level-----*/
80
81 // Bit cell producing Generate and Propagate signals for each xi, yi, ci tuple as presented
82 // in lecture.
83 module bcell (
84     input xi, yi, ci,
85     output si, Pi, Gi
86 );
87
88     assign Pi = xi ^ yi;
89     assign si = Pi ^ ci;
90     assign Gi = xi & yi;
91 endmodule
92
93 /*-----Top-Level Testbench-----*/
94
95 module adder_16b_testbench();
96
97     reg cin;
98     reg [15:0] x, y;
99     wire Ppp, Gpp;
100     wire [15:0] s;
101
102     adder_16b dut (cin, x, y, Ppp, Gpp, s);
103
104     // Further testcases were validated during the design phase, but only three edge cases
105     // were kept for submission clarity.
106     initial begin
107         // Test 1: Small positive values
108         cin = 0; x = 16'b0000_0000_0000_0101; y = 16'b0000_0000_0000_1011; #10;
109         $display("Test 1: cin = %b, x = %b, y = %b, s = %b, Ppp = %b, Gpp = %b", cin, x, y, s,
110 Ppp, Gpp);
111
112         // Test 2: Mixed range values
113         cin = 0; x = 16'b0000_1000_0000_1111; y = 16'b0001_0111_1100_1100; #10;
114         $display("Test 2: cin = %b, x = %b, y = %b, s = %b, Ppp = %b, Gpp = %b", cin, x, y, s,
115 Ppp, Gpp);
116
117         // Test 3: Maximum 16-bit values
118         cin = 0; x = 16'b1111_1111_1111_1111; y = 16'b1111_1111_1111_1111; #10;
119         $display("Test 3: cin = %b, x = %b, y = %b, s = %b, Ppp = %b, Gpp = %b", cin, x, y, s,
120 Ppp, Gpp);
121
122         $stop;
123     end
124 endmodule

```