```
2
                conditional_ff_logic assesses whether a branching condition has been met, indicating
          instruction status to the control unit.

It accepts IR[20:19], referring to the Rb segment of the IR containing the branch
  3
          condition to evaluate.
  4
               The decoded condition is applied to the current contents of the bus: if CONin is high,
          CON will capt the result of the comparison.
 6
         module conditional_ff_logic (
  input [1:0] IR_20_19,
  input [31:0] BUSMUXOUT, // Out refers to the perspective of the Bus.
 8
 9
10
                input CONin, clk,
11
12
                output reg CON
13
                );
14
15
                // Assesses whether the current Bus contents are equal to zero (reduction NOR)
               wire bus_zero = ~| BusMuxOut;
16
17
                // Assesses whether the current Bus contents are negative.
18
                wire bus_neg = BusMuxOut[31];
19
                // Pairing the condition to the bus contents
20
21
               wire CON_D;
22
                assign CON_D = (IR_{20}_{19} == 2'b00) \& bus_zero || (IR_{20}_{19} == 2'b01) \& !bus_zero || (IR_{20}_{19} == 2'b01) & !bus_zero || (I
                      || (IR_20_19 == 2'b10) && !bus_neg || (IR_20_19 == 2'b11) && bus_neg;
23
24
25
                // Recording the result of the condition in CON if CONin is high.
26
27
                initial CON <= 1'b0;</pre>
                always @(posedge clk) if (CONin) CON <= CON_D;</pre>
28
29
          endmodule
30
31
32
          // Testbench
         module con_ff_tb();
  reg [1:0] IR_20_19;
  reg [31:0] BusMuxOut;
  reg CONIn, clk;
33
34
35
36
37
                wire CON;
38
39
                // Design Under Test
40
                conditional_ff_logic DUT (IR_20_19, BusMuxOut, CONin, clk, CON);
41
42
                // Establishing clock behaviour.
43
                parameter clock_period = 20;
44
                initial begin
45
                      c1k \ll 0
46
                      forever #(clock_period/2) clk <= ~clk;</pre>
47
                end
48
                  initial begin
49
50
                          // Branch if 0
                          IR_20_19 \ll 2'b00; BusMuxOut \ll 32'b0; CONin \ll 1'b1; @(posedge clk); @(posedge clk);
51
52
                          if (CON !== 1) $display("Failure: IR_20_19=%b, BusMuxOut=%h, Expected CON=1, Got
          CON=%b", IR_20_19, BusMuxOut, CON);
53
54
                          IR_20_19 \leftarrow 2'b00; BusMuxOut \leftarrow 32'b1; CONin \leftarrow 1'b1; @(posedge clk); @(posedge clk);
55
                          if (CON !== 0) $display("Failure: IR_20_19=%b, BusMuxOut=%h, Expected CON=0, Got
          CON=\%b'', IR_2O_19, BusMuxOut, CON);
56
57
                         // Branch if not 0 
 IR_20_19 <= 2'b01; BusMuxOut <= 32'b1; CONin <= 1'b1; @(posedge clk); @(posedge clk); if (CON !== 1) $display("Failure: IR_20_19=%b, BusMuxOut=%h, Expected CON=1, Got
58
59
          CON=\%b", IR_20_19, BusMuxOut, CON);
60
                          IR_20_19 \ll 2'b01; BusMuxOut \ll 32'b0; CONin \ll 1'b1; @(posedge clk); @(posedge clk);
61
          if (CON !== 0) $display("Failure: IR_20_19=%b, BusMuxOut=%h, Expected CON=0, Got
CON=%b", IR_20_19, BusMuxOut, CON);
62
63
64
                          // Branch if pos
                          IR_20_19 \ll 2'b10; BusMuxOut \ll 32'b1; CONin \ll 1'b1; @(posedge clk); @(posedge clk);
65
66
                          if (CON !== 1) $display("Failure: IR_20_19=%b, BusMuxOut=%h, Expected CON=1, Got
          CON=%b", IR_20_19, BusMuxOut, CON);
67
                          IR_20_19 \le 2'b10; BusMuxOut \le 32'hFFFF0000; CONin \le 1'b1; @(posedge c1k); @(
68
```

```
posedge clk);
           if (CON !== 0) $display("Failure: IR_20_19=%b, BusMuxOut=%h, Expected CON=0, Got
    CON=%b", IR_20_19, BusMuxOut, CON);
70
71
72
            // Branch if neg IR_20_19 <= 2'b11; BusMuxOut <= 32'hFFFF0000; CONin <= 1'b1; @(posedge clk); @(
    posedge clk);
73
            if (CON !== 1) $display("Failure: IR_20_19=%b, BusMuxOut=%h, Expected CON=1, Got
    CON=%b", IR_20_19, BusMuxOut, CON);
74
75
76
            CON=%b", IR_20_19, BusMuxOut, CON);
77
78
79
80
            $display("Testbench completed successfully");
            @(posedge clk)
            $stop;
81
        end
82
    endmodule
83
```