```
CSA_tree_16to2 is a 16-to-2 reducer for 64-bit operands, using 3-to-2 sum-carry reducers.
 2
        It is used to add the 16 augends produced from the Booth bit-pair recoding process for
 3
     32-bit multiplication.
4
5
6
7
     // This module needed to be .sv to accept a 16-word wire vector.
8
     module CSA_tree_16to2 (augends, reduced1, reduced2);
9
10
        // 16-word wire vector holding the bit-pair recoding augends.
11
        input [63:0] augends [15:0];
12
13
        // Final two operands.
14
        output [63:0] reduced1, reduced2;
15
16
        // Wire vectors for sum and carry results from each CSA stage.
17
        wire [63:0] stage1_sum [4:0]:
        wire [63:0] stage1_carry [4:0];
18
19
20
21
22
        // SEE REPORT FOR 16-to-2 REDUCER TREE LAYOUT.
23
        genvar i;
24
        generate
25
        for (i = 0; i < 5; i=i+1) begin: instances
26
            reducer3to2 stage1 (augends[3*i+2], augends[3*i+1], augends[3*i], stage1_sum[i],
     stage1_carry[i]);
27
28
        end
        endgenerate
29
30
        wire [63:0] stage2_sum[2:0];
31
        wire [63:0] stage2_carry [2:0];
32
33
        reducer3to2 stage2_2 (augends[15], stage1_carry[4], stage1_sum[4], stage2_sum[2],
     stage2_carry[2]);
34
        reducer3to2 stage2_1 (stage1_carry[3], stage1_sum[3], stage1_carry[2], stage2_sum[1],
     stage2_carry[1]);
  reducer3to2_stage2_0 (stage1_sum[2], stage1_carry[1], stage1_sum[1], stage2_sum[0],
35
     stage2_carry[0]);
36
37
        wire [63:0] stage3_sum[1:0];
wire [63:0] stage3_carry[1:0];
38
39
40
        reducer3to2 stage3_1 (stage2_carry[1], stage2_sum[1], stage2_carry[0], stage3_sum[1],
     stage3_carry[1]);
41
        reducer3to2 stage3_0 (stage2_sum[0], stage1_carry[0], stage1_sum[0], stage3_sum[0],
     stage3_carry[0]);
42
43
        wire [63:0] stage4_sum [1:0]
44
        wire [63:0] stage4_carry [1:0];
45
46
        reducer3to2 stage4_1 (stage2_carry[2], stage2_sum[2], stage3_carry[1], stage4_sum[1],
     stage4_carry[1]);
47
        reducer3to2 stage4_0 (stage3_sum[1], stage3_carry[0], stage3_sum[0], stage4_sum[0],
     stage4_carry[0]);
48
49
        wire [63:0] stage5_sum;
50
        wire [63:0] stage5_carry;
51
52
        reducer3to2 stage5_0 (stage4_sum[1], stage4_carry[0], stage4_sum[0], stage5_sum,
     stage5_carry);
53
54
55
        reducer3to2 stage6_0 (stage4_carry[1], stage5_carry, stage5_sum, reduced1, reduced2);
56
     endmodule
57
58
59
     // 3-to-2 Sum-Carry Reducer
60
     module reducer3to2 (
61
        input [63:0] x, y, z,
        output [63:0] s,
62
        output [63:0] c
63
64
        );
65
        assign s = x \wedge y \wedge z; // Bitwise XOR
66
```

assign $c = (x \& y \mid x \& z \mid y \& z) << 1;$ // Bitwise carry operation with shift. The 65th carry bit is not needed for a 64-bit result.

68 69 endmodu