```
2
        DataPath.v stands as the top-level module, instantiating all registers, the ALU, the
     Bus, and Memory.
 3
        For Phase 1/2 purposes, all control signals are simulated to validate the correctness of
     datapath operations.
5
6
7
8
     /*
9
        DESIGN DECISION:
10
        Our group decided to incorporate as much vectorization as possible, given the sparsity
     of control signals such as:
11
        register enables, register 'reads', and ALU operation IDs. This allows for far cleaner
     and legible description,
12
        without loss of convenience associated to referencing registers by name.
13
        All register and operation IDs are associated their own indices. This is achieved with
14
     the following const. definitions.
15
16
         - Enable signals for general purpose registers (like 'rXin') are grouped under GRin
     (One-Hot-Encoded)
     - Enable signals for datapath registers (like 'PCin', 'IRin', 'MARin', 'MDRin', etc.) are grouped under DPin (One-Hot-Encoded).
17
18
         - Read signals for general purpose registers (like 'rXout') are grouped under GRout
     (One-Hot-Encoded).
19
        - Read signals for datapath registers (like 'PCout', 'IRout', 'MARout', 'MDRout', etc.)
     are grouped under DPout (One-Hot-Encoded).
20
         - ALU control signals (like 'add', 'sub', etc.) are grouped under ALUopp
     (One-Hot-Encoded).
21
22
23
24
25
        PHASE 2 EDITS:
        New module instances:
26
27
        - ram: The 512x32 memory unit.

    SelectAndEncodeLogic: IR decoding logic.

28

    condition_ff_logic: branch condition decoding logic.

29
30
        New control signals were added to the module's I/O list:
31
32
        Inputs
33
         - CONin serves as the enable for conditional branch logic decoding.
34
        - Gra, Grb, Grc, Rout, Rin, BAout select the contents of the IR to be placed on the GRin
     / GRout register-enable Buses.
         - RAM_wr enables the memory write operation.
36
37
        Outputs:
38
        - CON indicates whether a branch condition as been met.
39
40
     */
41
42
43
      `define PC <mark>0</mark>
44
      define IR 1
45
      define Y 2
define MAR 3
46
      define MDR 4
47
48
      define INPORT 5
49
      define OUTPORT 6
50
      define Z
                  7 //Z used for Enable
51
52
      define ZHI 8 //ZHI / ZLO used for outputs
      define ZLO 9
      define HI 10
53
54
55
      define LO 11
      define READ 12
56
      define C
57
58
      define ADD 0
59
      define SUB 1
      define NEG
60
61
      define MUL 3
62
      define DIV 4
63
      define AND 5
64
      define OR
65
      define ROR 7
```

```
`define ROL <mark>8</mark>
 define SLL 9
 define SRA 10
 define SRL 11
 define NOT 12
 define INC 13
module DataPath (
    /*******Control Signals*****/
    input clk, clr, CONin,
input Gra, Grb, Grc, Rin, Rout, BAout, RAM_wr,
    // Register Write Control
    input [15:0] DPin,
    // Register Read Control
    input [15:0] DPout,
    // ALU Control
    input [15:0] ALUopp,
    input [31:0] INPORTin,
output [31:0] OUTPORTout,
    output [31:27] IRop,
    output CON
);
    // Output from Bus
    wire [31:0] BusMuxOut;
    // Inputs to Bus
    wire [31:0] BusMuxInGR;
    wire [31:0] BusMuxInPC;
          [31:0] BUSMUXININPORT;
[31:0] BUSMUXINMDR;
[31:0] BUSMUXINHI;
    wire
    wire
    wire
           [31:0] BusMuxInLO;
    wire
           [31:0] YtoA;
    wire
           [63:0] CtoZ;
    wire
           [63:0] ZtoBusMux;
[31:0] IRout;
[31:0] MARout;
    wire
    wire
    wire
           [31:0]
    wire
                    С;
    wire [15:0] GRin;
    wire [15:0] GRout;
    wire [31:0] Mdatain;
    assign IRop = IRout[31:27];
    wire GR_Read;
    assign GR_Read = |GRout;
    wire [31:0] MDRin;
    assign MDRin = DPin[`READ] ? Mdatain : BusMuxOut ;
    // General Purpose Register instantiation
    RO_R15_GenPurposeRegs GR(clk, clr, BAout, BusMuxOut, GRin, GRout, BusMuxInGR);
    // All Datapath Register instantiations.
                             (clr, clk, DPin[`PC], BusMuxOut, BusMuxInPC);
(clr, clk, DPin[`IR], BusMuxOut, IRout);
(clr, clk, DPin[`Y], BusMuxOut, YtoA);
(clr, clk, DPin[`MDR], BusMuxOut, MAROut);
(clr, clk, DPin[`MDR], MDRin, BusMuxInMDR);
    register PC
register IR
register Y
    register MAR
    register MDR
                             (c]r, c]k, DPin[\invort], INPORTin, BusMuxInINPORT);
    register INPORT
                             (clr, clk, DPin[`OUTPORT], BusMuxOut, OUTPORTOut);
(clr, clk, DPin[`HI], BusMuxOut, BusMuxInHI);
(clr, clk, DPin[`LO], BusMuxOut, BusMuxInLO);
(clr, clk, DPin[`Z], CtoZ, ZtoBusMux);
    register OUTPORT
    register HI
register LO
    register Z
        defparam Z.DATA_WIDTH_IN = 64,
                     Z.DATA\_WIDTH\_OUT = 64;
    conditional_ff_logic CON_FF (IROUT[20:19], BUSMUXOUT, CONIN, clk, CON);
```

```
142
          // Bus
143
          Bus DataPathBus
                                (BusMuxInGR, BusMuxInHI, BusMuxInLO, ZtoBusMux[63:32], ZtoBusMux[31:0],
        BusMuxInPC, BusMuxInMDR, BusMuxInINPORT, C,

GR_Read, DPout[`HI], DPout[`LO], DPout[`ZHI], DPout[`ZLO], DPout[`PC],

DPout[`MDR], DPout[`INPORT], DPout[`C], BusMuxOut );
144
145
146
          // ALU
147
                                (YtoA, BusMuxOut, ALUopp, clk, CtoZ);
          ALU DP_ALU
148
149
          // Select And Encode Module
150
151
          SelectAndEncodeLogic DP_SnEL(IRout, Gra, Grb, Grc, Rin, Rout, BAout, C, GRin, GRout);
152
153
          // RAM
154
          ram DP_ram (clk, RAM_wr, MARout[8:0], MARout[8:0], BusMuxInMDR, Mdatain);
155
       endmodule
156
157
```