```
1
2   /*
3      Modular 2^depth x width register file with 2 read ports and 1 write port.
4      Read port 1 accesses r_data1 according to address r_addr1.
5      Read port 2 accesses r_data2 according to address r_addr2.
6      The single write port writes w_data to address w_addr.
7   */
8
9   /*
10     DESIGN DECISION:
11     An internal register array was chosen rather than instatiating 16 register.v entities,
12     since register arrays are implemented using on-board FPGA memory, rather than costly FFs.
13  */
14
15  module reg_file #(
16     // for modularity
17     parameter depth = 4,
18     parameter width = 32
19     )(
20     input clk, wr_en,
21     input [depth-1:0] r_addr1, r_addr2, w_addr,
22     input [width-1:0] w_data,
23     output [width-1:0] r_data1, r_data2
24     );
25
26     // Internal memory array consisting of 2^depth, width-lengthed registers.
27     // This definition enforces a right-to-left increasing bit significance, and an
   up-to-down addressing scheme.
28     reg [width-1:0] reg_array [0:2**depth-1];
29
30     // Default all contents to 0.
31     genvar i;
32     generate
33     for (i=0; i<2**depth; i = i+1) begin : init_loop
34        initial reg_array[i] = 32'b0;
35     end
36     endgenerate
37
38     // r_data1/2 are immediately available as r_addr1/2 is presented to the RF
39     // Two read addresses are supported by the register file should we choose to implement a
   3-bus design in later phases.
40     assign r_data1 = reg_array[r_addr1];
41     assign r_data2 = reg_array[r_addr2];
42
43     // Data writes are synchronous to clk with wr_en high.
44     always @(posedge clk) if (wr_en) reg_array[w_addr] = w_data;
45
46  endmodule
47
```