46

```
Bus is the central data transfer mechanism.
 3
         The read and write ports of each registers are interfaced to the bus.
         Data placed on the bus is chosen according to control signals respective to each register.
4
5
6
7
      module Bus (
.
8
9
          // data-out from each register.
         input [31:0] ROR15_in, // IN refers to the perspective of the Bus
input [31:0] HI_in,
input [31:0] LO_in,
input [31:0] ZHI_in,
10
11
12
13
          input [31:0] ZLO_in,
14
          input [31:0] PC_in,
         input [31:0] MDR_in,
input [31:0] INPORT_in,
input [31:0] C_in,
15
16
17
                                       //Added C for Phase 2
18
19
          input ROR15_out, HI_out, LO_out, ZHI_out, ZLO_out, PC_out, MDR_out, INPORT_out, C_out,
20
21
22
23
24
25
26
27
          // data-out from the bus
         output wire [31:0] BusMuxOut
      );
          reg [31:0] q;
          // Selecting the data to be place on the data lines according to respective control
      signals.
28
29
30
31
32
         always @ (*) begin
             if
                                           q = R0R15_{in};
                        (ROR15_out)
                                           q = HI_in;
q = LO_in;
             else if
                        (HI_out)
             else if
                        (LO_out)
33
             else if
                        (ZHI_out)
                                           q = ZHI_{in};
34
35
             else if
                        (ZLO_out)
                                           q = ZLO_{in};
             else if
                        (PC_out)
                                           q = PC_{in};
36
37
             else if
                        (MDR_out)
                                           q = MDR_in;
             else if
                        (INPORT_out)
                                           q = INPORT_in;
38
39
             else if
                                           q = C_in;
q = 32'b0;
                        (C_out)
             else
40
41
         end
42
43
          assign BusMuxOut = q;
44
45
      endmodule
```