

```
1
2  /*
3  Modular 2^depth x width register file with 1 read port and 1 write port.
4  Read port accesses r_data according to address r_addr.
5  The single write port writes w_data to address w_addr.
6  */
7
8  /*
9  DESIGN DECISION:
10  An internal register array was chosen rather than instatiating 16 register.v entities,
11  since register arrays are implemented using on-board FPGA memory, rather than costly FFs.
12  */
13
14  module reg_file #(
15      // for modularity
16      parameter depth = 4,
17      parameter width = 32
18  )(
19      input clk, wr_en,
20      input [depth-1:0] r_addr, w_addr,
21      input [width-1:0] w_data,
22      output [width-1:0] r_data
23  );
24      integer i;
25
26      // Internal memory array consisting of 2^depth, width-lengthed registers.
27      // This definition enforces a right-to-left increasing bit significance, and an
28      up-to-down addressing scheme.
29      reg [width-1:0] reg_array [0:2**depth-1];
30
31      // Default all contents to 0.
32      initial begin
33          for (i=0; i<2**depth; i = i+1) begin
34              reg_array[i] = 32'b0;
35          end
36      end
37
38      // r_data1/2 are immediately available as r_addr1/2 is presented to the RF
39      // Two read addresses are supported by the register file should we choose to implement a
40      3-bus design in later phases.
41      assign r_data = reg_array[r_addr];
42
43      // Data writes are synchronous to clk with wr_en high.
44      always @(posedge clk) if (wr_en) reg_array[w_addr] = w_data;
45  endmodule
```