

```

1  /*
2  conditional_ff_logic assesses whether a branching condition has been met, indicating
3  instruction status to the control unit.
4  It accepts IR[20:19], referring to the Rb segment of the IR containing the branch
5  condition to evaluate.
6  The decoded condition is applied to the current contents of the bus: if CONin is high,
7  CON will capt the result of the comparison.
8  */
9
10 module conditional_ff_logic (
11     input [1:0] IR_20_19,
12     input [31:0] BusMuxOut, // Out refers to the perspective of the Bus.
13     input CONin, clk,
14     output reg CON
15 );
16
17 // Assesses whether the current Bus contents are equal to zero (reduction NOR)
18 wire bus_zero = ~| BusMuxOut;
19 // Assesses whether the current Bus contents are negative.
20 wire bus_neg = BusMuxOut[31];
21
22 // Pairing the condition to the bus contents
23 wire CON_D;
24 assign CON_D = (IR_20_19 == 2'b00) && bus_zero || (IR_20_19 == 2'b01) && !bus_zero
25 || (IR_20_19 == 2'b10) && !bus_neg || (IR_20_19 == 2'b11) && bus_neg;
26
27 // Recording the result of the condition in CON if CONin is high.
28 initial CON <= 1'b0;
29 always @(posedge clk) if (CONin) CON <= CON_D;
30
31 endmodule
32
33 // Testbench
34 module con_ff_tb();
35     reg [1:0] IR_20_19;
36     reg [31:0] BusMuxOut;
37     reg CONin, clk;
38     wire CON;
39
40 // Design Under Test
41 conditional_ff_logic DUT (IR_20_19, BusMuxOut, CONin, clk, CON);
42
43 // Establishing clock behaviour.
44 parameter clock_period = 20;
45 initial begin
46     clk <= 0;
47     forever #(clock_period/2) clk <= ~clk;
48 end
49
50 initial begin
51     // Branch if 0
52     IR_20_19 <= 2'b00; BusMuxOut <= 32'b0; CONin <= 1'b1; @(posedge clk); @(posedge clk);
53     if (CON !== 1) $display("Failure: IR_20_19=%b, BusMuxOut=%h, Expected CON=1, Got
54     CON=%b", IR_20_19, BusMuxOut, CON);
55
56     IR_20_19 <= 2'b00; BusMuxOut <= 32'b1; CONin <= 1'b1; @(posedge clk); @(posedge clk);
57     if (CON !== 0) $display("Failure: IR_20_19=%b, BusMuxOut=%h, Expected CON=0, Got
58     CON=%b", IR_20_19, BusMuxOut, CON);
59
60     // Branch if not 0
61     IR_20_19 <= 2'b01; BusMuxOut <= 32'b1; CONin <= 1'b1; @(posedge clk); @(posedge clk);
62     if (CON !== 1) $display("Failure: IR_20_19=%b, BusMuxOut=%h, Expected CON=1, Got
63     CON=%b", IR_20_19, BusMuxOut, CON);
64
65     IR_20_19 <= 2'b01; BusMuxOut <= 32'b0; CONin <= 1'b1; @(posedge clk); @(posedge clk);
66     if (CON !== 0) $display("Failure: IR_20_19=%b, BusMuxOut=%h, Expected CON=0, Got
67     CON=%b", IR_20_19, BusMuxOut, CON);
68
69     // Branch if pos
70     IR_20_19 <= 2'b10; BusMuxOut <= 32'b1; CONin <= 1'b1; @(posedge clk); @(posedge clk);
71     if (CON !== 1) $display("Failure: IR_20_19=%b, BusMuxOut=%h, Expected CON=1, Got
72     CON=%b", IR_20_19, BusMuxOut, CON);
73
74     IR_20_19 <= 2'b10; BusMuxOut <= 32'hFFFF0000; CONin <= 1'b1; @(posedge clk); @(

```

```
69   posedge clk);
70   if (CON != 0) $display("Failure: IR_20_19=%b, BusMuxOut=%h, Expected CON=0, Got
71   CON=%b", IR_20_19, BusMuxOut, CON);
72   // Branch if neg
73   IR_20_19 <= 2'b11; BusMuxOut <= 32'hFFFF0000; CONin <= 1'b1; @(posedge clk); @(
74   posedge clk);
75   if (CON != 1) $display("Failure: IR_20_19=%b, BusMuxOut=%h, Expected CON=1, Got
76   CON=%b", IR_20_19, BusMuxOut, CON);
77   IR_20_19 <= 2'b11; BusMuxOut <= 32'b1; CONin <= 1'b1; @(posedge clk); @(posedge clk);
78   if (CON != 0) $display("Failure: IR_20_19=%b, BusMuxOut=%h, Expected CON=0, Got
79   CON=%b", IR_20_19, BusMuxOut, CON);
80   $display("Testbench completed successfully" );
81   @(posedge clk)
82   $stop;
83   end
endmodule
```