```
DataPath.v stands as the top-level module, instantiating all registers and the ALU. For Phase 1 purposes, all control signals are *simulated* to validate the correctness of
3
     datapath operations.
4
5
6
7
8
     9
        DESIGN DECISION:
10
        Our group decided to incorporate as much vectorization as possible, given the sparsity
     of control signals such as:
11
        register enables, register 'reads', and ALU operation IDs. This allows for far cleaner
     and legible description,
12
        without loss of convenience associated to referencing registers by name.
13
14
        All register and operation IDs are associated their own indices. This is achieved with
     the following const. definitions.
15
16
        Enable signals for general purpose registers (like 'rXin') are grouped under GRin
     (One-Hot-Encoded)
        Enable signals for datapath registers (like 'PCin', 'IRin', 'MARin', 'MDRin', etc.) are
17
     grouped under DPin (One-Hot-Encoded).
18
        Read signals for general purpose registers (like 'rXout') are grouped under GRout
     (One-Hot-Encoded).
        Read signals for datapath registers (like 'PCout', 'IRout', 'MARout', 'MDRout', etc.)
19
     are grouped under DPout (One-Hot-Encoded).
20
        ALU control signals (like 'add', 'sub', etc.) are grouped under ALUopp (One-Hot-Encoded).
21
22
23
24
      `define PC {f 0}
25
      define IR 1
      define Y 2
26
27
28
      define MAR 3
      define MDR 4
29
      define INPORT 5
30
      define OUTPORT 6
      define Z 7 //Z used for Enable define ZHI 8 //ZHI / ZLO used for outputs
31
32
33
      define ZLO 9
34
      define HI 10
35
      define LO 11
36
      define READ 12
37
      define C
38
39
      `define ADD 0
40
      define SUB 1
      define NEG
41
42
      define MUL 3
43
      define DIV 4
44
      define AND 5
45
      define OR
46
      define ROR 7
47
      define ROL 8
48
      define SLL 9
      define SRA 10
49
50
      define SRL 11
51
      define NOT 12
52
53
54
      define INC 13
     module DataPath (
55
        /******Control Signals*****/
56
57
         input clk, clr, CONin,
58
        input Gra, Grb, Grc, Rin, Rout, BAout, RAM_wr,
59
60
61
         // Register Write Control
62
        input [15:0] DPin,
63
         // Register Read Control
64
65
        input [15:0] DPout,
66
67
        // ALU Control
```

```
68
           input [15:0] ALUopp,
 70
           // Input for Disconnected register ends (INPortIn)
 71
           input [31:0] INPORTin,
           // Output Disconnected Register ends (IRout, MARout, OUTPORTout)
 73
           output [31:0] OUTPORTout,
 74
           output CON
 75
       );
 76
77
           // Output from Bus
 78
           wire [31:0] BusMuxOut;
 79
 80
           // Inputs to Bus
 81
           wire [31:0] BusMuxInGR;
 82
           wire [31:0] BusMuxInPC;
          wire [31:0] BusMuxInINPORT;
wire [31:0] BusMuxInMDR;
 83
 84
           wire [31:0] BusMuxInHI;
 85
           wire [31:0] BusMuxInLO;
 86
 87
           wire [31:0] YtoA;
 88
           wire [63:0] CtoZ;
 89
 90
           wire [63:0] ZtoBusMux;
 91
 92
 93
           wire [31:0] IRout;
 94
           wire [31:0] MARout;
 95
           wire [31:0] C;
 96
           wire [15:0] GRin;
 97
           wire [15:0] GRout;
 98
 99
           wire [31:0] Mdatain;
100
101
           wire GR_Read;
102
           assign GR_Read = |GRout;
103
104
           wire [31:0] MDRin;
105
           assign MDRin = DPin[`READ] ? Mdatain : BusMuxOut ;
106
107
           // General Purpose Register instantiation
108
           RO_R15_GenPurposeRegs GR(clk, clr, BAout, BusMuxOut, GRin, GRout, BusMuxInGR);
109
110
           // All Datapath Register instantiations.
111
           register PC
                                 (c]r, c]k, DPin[`PC], BusMuxOut, BusMuxInPC);
                                 (clr, clk, Drin[ rc], BusMuxOut, BusMuxInPC);
(clr, clk, DPin[ `IR], BusMuxOut, IRout);
(clr, clk, DPin[ `Y], BusMuxOut, YtoA);
(clr, clk, DPin[ `MDR], BusMuxOut, MAROut);
(clr, clk, DPin[ `MDR], MDRin, BusMuxInMDR);
(clr, clk, DPin[ `INPORT], INPORTIN, BusMuxInINPORT);
(clr, clk, DPin[ `OUTPORT], BusMuxOut, OUTPORTOut);
(clr, clk, DPin[ `HT] BusMuxOut, BusMuxTnUT);
112
           register IR
113
           register Y
114
           register MAR
115
           register MDR
116
           register INPORT
           register OUTPORT
117
118
           register HI
                                 (c]r, c]k, DPin[`HI], BusMuxOut, BusMuxInHI);
                                 (c]r, c]k, DPin[`LO], BusMuxOut, BusMuxInLO);
119
           register LO
120
                                 (clr, clk, DPin[`Z] , CtoZ, ZtoBusMux);
           register Z
121
              defparam Z.DATA_WIDTH_IN = 64
122
                         Z.DATA\_WIDTH\_OUT = 64;
123
124
           conditional_ff_logic CON_FF (IROUT[20:19], BUSMUXOUT, CONin, clk, CON);
125
126
           // Bus
127
           Bus DataPathBus
                                 (BusMuxInGR, BusMuxInHI, BusMuxInLO, ZtoBusMux[63:32], ZtoBusMux[31:0],
        BusMuxInPC, BusMuxInMDR, BusMuxInINPORT, C,
                                  GR_Read, DPout[`HI], DPout[`LO], DPout[`ZHI], DPout[`ZLO], DPout[`PC],
128
        DPout[`MDR], DPout[`INPORT], DPout[`C], BusMuxOut );
129
130
           // ALU
131
           ALU DP_ALU
                                 (YtoA, BusMuxOut, ALUopp, clk, CtoZ);
132
133
           // Select And Encode Module
134
135
           SelectAndEncodeLogic DP_SnEL(IRout, Gra, Grb, Grc, Rin, Rout, BAout, C, GRin, GRout);
136
137
           // RAM
138
           ram DP_ram (clk, RAM_wr, MARout[8:0], MARout[8:0], BusMuxInMDR, Mdatain);
139
140
       endmodule
```

141

```
142
143
144
      module datapath_tb();
145
146
         // Control Signals
147
         reg clk, clr, conin;
148
         reg Gra, Grb, Grc, Rin, Rout, BAout, RAM_wr;
149
150
         // Register Write Control
151
         reg [15:0] DPin;
152
153
         // Register Read Control
154
         reg [15:0] DPout;
155
156
         // ALU Control
         reg [15:0] ALUopp;
158
159
         // Input for Disconnected register ends (INPortIn)
         reg [31:0] INPORTin;
160
161
         //Output Disconnected Register ends (OUTPORTout)
162
         wire [31:0] OUTPORTout;
163
         //Output for CON
164
         wire CON;
165
166
         // Unit Under Test
167
        DataPath UUT (clk, clr, CONin, Gra, Grb, Grc, Rin, Rout, BAout, RAM_wr, DPin, DPout,
      ALUopp, INPORTin, OUTPORTout, CON);
168
169
         // Establishing Clock Behaviour
170
         parameter clock_period = 20;
171
         initial begin
172
            clk \ll 0;
173
            forever #(clock_period/2) clk <= ~clk;</pre>
174
         end
175
176
         reg [4:0] op_code;
177
         reg [15:0] alu_code;
178
179
         parameter LD = 5'b00000, LDI = 5'b00001, ST = 5'b00010,
                   ADD = 5'b00011, SUB = 5'b00100, AND = 5'b00101, OR = 5'b00110, ROR = 5'b00111,
180
      ROL = 5'b01000, SHR = 5'b01001, SHRA = 5'b01010, SHL = 5'b01011
                   ADDI = 5'b01100, ANDI = 5'b01101, ORI = 5'b01110, DIV = 5'b01111, MUL =
181
      5'b10000, NEG = 5'b10001, NOT = 5'b10010,
                   BR = 5'b10011, JAL = 5'b10100, JR = 5'b10101, IN = 5'b10110, OUT = 5'b10111,
182
      MFLO = 5'b11000, MFHI = 5'b11011,
183
                   NOP = 5'b11010, HALT = 5'b11011;
184
185
         initial begin
186
         //----Default Values----//
            init_zeros();
187
188
189
            @(posedge clk)
190
191
         //-----Pre-Load Values----//
192
            load_reg(32'h0180_0000, 32'hB6); // Load R3
193
194
            //load_reg(32'h0280_0000, 32'h0);
195
                                                 // Load R5
196
197
         //-----Specify Instr-----//
198
199
            op_code = ST;
200
            alu_code = op_to_alu (op_code);
201
202
         //----Fetch Instruction----//
203
            fetch_instr ();
204
205
         //----Preform Instruction----//
206
            case (op_code)
207
208
               ADD, SUB, AND, OR, ROR, ROL, SHR, SHRA, SHL: ALU (alu_code);
209
210
               ADDI, ANDI, ORI: ALU_imm (alu_code);
211
```

```
212
                                MUL: ALU_mul (alu_code);
213
                                DIV: ALU_div (alu_code);
214
215
216
                                NEG, NOT: ALU_neg_not (alu_code);
217
218
                                BR: BRANCH();
219
220
                                JAL: JAL_T();
221
222
                                JR: JR_T();
223
224
                                LD: LOAD();
225
                                LDI: LOAD_imm();
226
                                ST: STORE();
230
                                MFHI: Move_HI();
231
                                MFLO: Move_LO();
233
234
                                OUT: out();
235
236
                                IN: in();
237
238
                                default: $stop;
239
240
                          endcase
                    //----End of Simulation----//
241
242
                          @(posedge clk)
                          $stop;
244
                   end
245
                   //----Functions----//
247
248
                    //Convert from the 5-bit machine op_code to the 16-bit bus used to control the ALU
                    function [15:0] op_to_alu (input [4:0] op_code);
249
250
                          begin
                                case (op_code)
                                       ADD, ADDI:
                                                                 op_to_alu = 1 <<
                                                                                                      `ADD;
                                                                                                     `SUB;
253
                                                                 op_to_alu = 1 <<
                                       SUB:
                                                                                                     `AND;
                                                                 op_to_alu = 1 <<
                                       AND, ANDI:
255
                                       OR , ORI :
                                                                 op_{to} = 1 \ll OR;
256
                                       ROR:
                                                                 op_{to} = 1 << ROR;
                                                                 op_to_a]u = 1 << (
                                                                                                        ROL;
                                       ROL:
                                                                 op_to_a]u = 1 << `
                                       SHR:
                                                                                                        SRL:
                                                                 op_to_alu = 1 << `SRA;
op_to_alu = 1 << `SLL;
259
                                       SHRA:
260
                                       SHL:
                                                                 op_{to}alu = 1 \ll DIV;
261
                                       DIV:
262
                                       MUL:
                                                                 op_{to}alu = 1 << MUL;
263
                                                                 op_{to} = 1 << NEG;
                                       NEG:
264
                                                                 op_{to} = 1 << NOT;
                                       NOT:
                                                                 op_{to} = 16'b0;
265
                                       default:
266
                                endcase
                          end
267
268
                   endfunction
269
270
                   //-----General Tasks-----//
271
                    //Set inital state of the CPU to zeros
272
273
                   task init_zeros ();
                          begin
275
                                clr \ll 0;
                                Gra <= 0; Grb <= 0; Grc <= 0; Rin <= 0; Rout <= 0; RAM_wr <= 0; RAM
276
                                DPin <= 16'b0; DPout <= 16'b0;
277
                                ALUopp \leftarrow 16'b0;
278
279
                                op_code <= 5'b0; alu_code <= 16'b0;
280
                          end
281
                   endtask
282
                    //Pre-Load a value into a register, machine_code must specify the register in the Ra slot
283
284
                   task load_reg (input [31:0] machine_code, input [31:0] value);
285
                                INPORTin <= machine_code; DPin[`INPORT] <= 1;</pre>
286
```

287

```
288
                 @(posedge clk)
289
290
                 INPORTin <= value; DPin[`INPORT] <= 1;</pre>
                 DPout[`INPORT] <= 1; DPin[`IR] <= 1;</pre>
292
293
                 @(posedge clk)
                 INPORTin <= 32'b0; DPin[`INPORT] <= 0; DPin[`IR] <= 0;</pre>
294
295
                 DPout[`INPORT] <= 1; Gra <= 1; Rin <= 1;</pre>
296
297
                 @(posedge clk)
298
                 DPout[\INPORT] \leftarrow 0; Gra \leftarrow 0; Rin \leftarrow 0;
299
300
              end
301
          endtask
302
303
          // Pre-load a value into PC
304
          task load_pc (input [31:0] value);
305
              begin
                 INPORTin <= value; DPin[`INPORT] <= 1;</pre>
306
307
                 @(posedge clk)
308
309
310
                 INPORTin <= 32'b0; DPin[`INPORT] <= 0;</pre>
                 DPout[`INPORT] <= 1; DPin[`PC] <= 1;</pre>
311
312
313
                 @(posedge clk)
314
                 DPout[`INPORT] <= 0; DPin[`PC] <= 0;</pre>
315
              end
          endtask
316
317
318
319
          //TO - T2 Cycles are used to fetch instructions from memory into the IR
320
          task fetch_instr ();
321
              begin
                  //T0
323
                 DPout[`PC] <= 1; DPin[`MAR] <= 1; ALUopp[`INC] <= 1; DPin[`Z] <= 1;</pre>
324
                 @(posedge clk)
                 DPout[PC] \le 0; DPin[MAR] \le 0; ALUopp[INC] \le 0; DPin[Z] \le 0;
                 DPout[`ZLO] <= 1; DPin[`PC] <= 1;</pre>
327
328
                 DPin[ MDR] <= 1; DPin[ READ] <= 1;</pre>
                 @(posedge clk)
                 DPout[`ZLO] <= 0; DPin[`PC] <= 0;
DPin[`MDR] <= 0; DPin[`READ] <= 0;</pre>
330
331
                  //T2
                 DPout[`MDR] <= 1; DPin[`IR] <= 1;</pre>
                 @(posedge clk)
335
                 DPout[`MDR] <= 0; DPin[`IR] <= 0;</pre>
336
              end
337
          endtask
338
339
          //----//
340
341
          //General ALU used for most ALU opperations
          task ALU (input [15:0] alu_code);
342
343
              begin
344
345
                 Rout <= 1; Grb <= 1; DPin[`Y] <= 1;
                 @(posedge clk)
346
347
                 Rout <= 0; Grb <= 0; DPin[`Y] <= 0;
348
                 Rout \leftarrow 1; Grc \leftarrow 1; ALUopp \leftarrow alu\_code; DPin[^z] \leftarrow 1;
                 @(posedge clk)
350
                 Rout \leftarrow 0; Grc \leftarrow 0; ALUopp \leftarrow 16'b0; DPin[^2] \leftarrow 0;
353
                 DPout[\ZLO] <= 1; Rin <= 1; Gra <= 1;
354
                 @(posedge clk)
355
                 DPout[\ZLO] \leftarrow 0; Rin \leftarrow 0; Gra \leftarrow 0;
              end
357
          endtask
358
359
          //Used for ALU opperations that involve a Immediate value from IR
360
          task ALU_imm (input [15:0] alu_code);
361
              begin
```

Date: March 06, 2025

```
362
                  //T3
363
                  Rout <= 1; Grb <= 1; DPin[`Y] <= 1;
364
                  @(posedge clk)
                  Rout <= 0; Grb <= 0; DPin[`Y] <= 0;
365
366
                  //T4
367
                  DPout[`C] <= 1; ALUopp <= alu_code; DPin[`Z] <= 1;</pre>
                  @(posedge clk)
368
                  DPout[`C] <= 0; ALUopp <= 16'b0; DPin[`Z] <= 0;</pre>
369
370
                  DPout[\ZLO] <= 1; Rin <= 1; Gra <= 1;
371
372
                  @(posedge clk)
373
                  DPout[\tilde{Z}LO] \leftarrow 0; Rin \leftarrow 0; Gra \leftarrow 0;
374
              end
375
           endtask
376
377
           //Used for the mulitplicaiton opperation
378
           task ALU_mul (input [15:0] alu_code);
379
              begin
                  //T3
380
381
                  Rout <= 1; Gra <= 1; DPin[`Y] <= 1;
382
                  @(posedge clk)
383
                  Rout \leftarrow 0; Gra \leftarrow 0; DPin[Y] \leftarrow 0;
384
                  //T4
385
                  Rout \leftarrow 1; Grb \leftarrow 1; ALUopp \leftarrow alu\_code; DPin[^z] \leftarrow 1;
386
                  @(posedge clk)
387
                  Rout \leftarrow 0; Grb \leftarrow 0; ALUopp \leftarrow 16'b0; DPin[^2Z] \leftarrow 0;
388
                   //T5
389
                  DPout[`ZLO] <= 1; DPin[`LO] <= 1;</pre>
390
                  @(posedge clk)
                  DPout[`ZLO] <= 0; DPin[`LO] <= 0;</pre>
391
392
                   //T6
393
                  DPout[\ZHI] <= 1; DPin[\HI] <= 1;</pre>
394
                  @(posedge clk)
395
                  DPout[`ZHI] <= 0; DPin[`HI] <= 0;</pre>
396
              end
397
           endtask
398
399
           //USed for the division opperation
400
           task ALU_div (input [15:0] alu_code);
401
              begin
402
403
                  Rout <= 1; Gra <= 1; DPin[`Y] <= 1;
404
                  @(posedge clk)
405
                  Rout \leftarrow 0; Gra \leftarrow 0; DPin[Y] \leftarrow 0;
406
                  //T4
                  Rout \leftarrow 1; Grb \leftarrow 1; ALUopp \leftarrow alu_code; DPin[`Z] \leftarrow 1;
407
                  repeat (34) @(posedge clk)
408
409
                  Rout \leftarrow 0; Grb \leftarrow 0; ALUopp \leftarrow 16'b0; DPin[^Z] \leftarrow 0;
410
411
                  DPout[`ZLO] <= 1; DPin[`LO] <= 1;</pre>
412
                  @(posedge clk)
413
                  DPout[`ZLO] <= 0; DPin[`LO] <= 0;</pre>
414
415
                  DPout[`ZHI] <= 1; DPin[`HI] <= 1;</pre>
416
                  @(posedge clk)
                  DPout[`ZHI] <= 0; DPin[`HI] <= 0;</pre>
417
418
              end
419
           endtask
420
421
           //Used for single argument ALU operation such as neg/not
422
           task ALU_neg_not (input [15:0] alu_code);
423
              begin
424
                  //T3
425
                  Rout \leftarrow 1; Grb \leftarrow 1; ALUopp \leftarrow alu_code; DPin[`Z] \leftarrow 1;
426
                  @(posedge clk)
427
                  Rout <= 0; Grb <= 0; ALUopp <= 16'b0; DPin[Z] <= 0;
428
                   //T4
429
                  DPout[\ZLO] <= 1; Rin <= 1; Gra <= 1;
430
                  @(posedge clk)
431
                  DPout[\ZLO] \leftarrow 0; Rin \leftarrow 0; Gra \leftarrow 0;
432
              end
433
           endtask
434
435
           //----BRANCH AND JUMP INSTRUCTIONS-----//
436
           task BRANCH();
```

begin

437

```
438
439
                  Gra \leftarrow 1; Rout \leftarrow 1; CONin \leftarrow 1;
440
                  @(posedge clk)
441
                  Gra \leftarrow 0; Rout \leftarrow 0; CONin \leftarrow 0;
442
                  #1;
if (CON) begin
443
444
445
                      // T4
                      DPout[`PC] <= 1; DPin[`Y] <= 1;</pre>
446
447
                      @(posedge clk)
448
                      DPout[`PC] <= 0; DPin[`Y] <= 0;</pre>
449
450
451
                      DPout[`C] <= 1; ALUopp[`ADD] <= 1; DPin[`Z] <= 1;</pre>
                      @(posedge clk)'
DPout[`C] <= 0; ALUopp[`ADD] <= 0; DPin[`Z] <= 0;
452
455
456
                      DPout[`ZLO] <= 1; DPin[`PC] <= 1;</pre>
                      @(posedge clk)
458
                      DPout[\Z] <= 0; DPin[\PC] <= 0;</pre>
459
                  end
460
              end
461
           endtask
462
           task JAL_T();
463
464
              begin
465
466
                  DPout[PC] <= 1; Rin <= 1; Grb <= 1; // NEED TO MAKE SURE 4'b1000 IS IN GRB SLOT??
467
                  @(posedge clk)
468
                  DPout[PC] \le 0; Rin \le 0; Grb \le 0;
469
470
471
                  Rout <= 1; Gra <= 1; DPin[`PC] <= 1;
472
                  @(posedge clk)
                  Rout \leftarrow 0; Gra \leftarrow 0; DPin[`PC] \leftarrow 0;
473
474
              end
475
           endtask
476
477
           task JR_T();
478
              begin
479
480
                  DPin[PC] <= 1; Rout <= 1; Gra <= 1;
481
                  @(posedge clk)
482
                  DPin[PC] \leftarrow 0; Rout \leftarrow 0; Gra \leftarrow 0;
483
               end
484
           endtask
485
486
           //----Load and Store Tasks----//
487
           task LOAD();
488
              begin
489
490
                  Grb <= 1; BAout <= 1; DPin[`Y] <= 1;
                  @(posedge clk)
Grb <= 0; BAout <= 0; DPin[`Y] <= 0;</pre>
491
492
493
494
495
                  DPout[`C] <= 1; ALUopp[`ADD] <= 1; DPin[`Z] <= 1;</pre>
496
                  @(posedge clk)
497
                  DPout[\C] \leftarrow 0; ALUopp[\ADD] \leftarrow 0; DPin[\Z] \leftarrow 0;
498
499
500
                  DPout[`ZLO] <= 1; DPin[`MAR] <= 1;</pre>
501
                  @(posedge clk)
                  DPout[`ZLO] <= 0; DPin[`MAR] <= 0;</pre>
502
503
504
505
                  DPin[`MDR] <= 1; DPin[`READ] <= 1;</pre>
                  @(posedge clk)
DPin[`MDR] <= 0; DPin[`READ] <= 0;</pre>
506
507
508
509
                  DPout[`MDR] <= 1; Gra <= 1; Rin <= 1;</pre>
510
511
                  @(posedge clk)
```

```
512
                  DPout[MDR] \leftarrow 0; Gra \leftarrow 0; Rin \leftarrow 0;
513
514
              end
515
           endtask
516
517
           task LOAD_imm();
518
              begin
                   // T3
519
520
                  Grb <= 1; BAout <= 1; DPin[`Y] <= 1;
                  @(posedge clk)
                  Grb \ll 0; BAout \ll 0; DPin[`Y] \ll 0;
523
524
                  DPout[`C] <= 1; ALUopp[`ADD] <= 1; DPin[`Z] <= 1;</pre>
525
526
                  @(posedge clk)
                  DPout[\tilde{C}] \leftarrow 0; ALUopp[ADD] \leftarrow 0; DPin[\tilde{Z}] \leftarrow 0;
530
                  DPout[`ZLO] <= 1; Gra <= 1; Rin <= 1;
                  @(posedge clk)
                  DPout[\tilde{Z}LO] \leftarrow 0; Gra \leftarrow 0; Rin \leftarrow 0;
533
534
                  end
535
           endtask
536
537
           task STORE();
538
              begin
539
540
                   Grb <= 1; BAout <= 1; DPin[`Y] <= 1;
541
                  @(posedge clk)
                  Grb \leftarrow 0; BAout \leftarrow 0; DPin[Y] \leftarrow 0;
542
                   //T4
545
                  DPout[`C] <= 1; ALUopp[`ADD] <= 1; DPin[`Z] <= 1;</pre>
                  @(posedge clk)
547
                  DPout[\C] \leftarrow 0; ALUopp[\ADD] \leftarrow 0; DPin[\Z] \leftarrow 0;
548
549
                   //T5
550
                  DPout[`ZLO] <= 1; DPin[`MAR] <= 1;</pre>
551
                  @(posedge clk)
                  DPout[\tilde{ZLO}] \leftarrow 0; DPin[MAR] \leftarrow 0;
553
                  DPin[MDR] <= 1; Gra <= 1; Rout <= 1;
556
                  @(posedge clk)
                  DPin[MDR] \leftarrow 0; Gra \leftarrow 0; Rout \leftarrow 0;
                   //T7
560
                  RAM_wr <= 1
561
                  @(posedge clk)
562
                  RAM_wr <= 0;
563
564
              end
           endtask
565
566
567
               //----Move and Port Tasks----//
568
569
           task Move_HI();
570
              begin
571
              Rin <= 1; Gra <= 1; DPout[`HI] <= 1;
              @(posedge clk)
              Rin \leftarrow 0; Gra \leftarrow 0; DPout[HI] \leftarrow 0;
575
576
              end
577
           endtask
578
579
           task Move_LO();
580
              begin
581
582
              Rin <= 1; Gra <= 1; DPout[`LO] <= 1;
583
              @(posedge clk)
584
               Rin \leftarrow 0; Gra \leftarrow 0; DPout[LO] \leftarrow 0;
585
586
              end
```

```
587
588
            endtask
589
             task out ();
590
                 begin
591
                 Rout <= 1; Gra <= 1; DPin[`OUTPORT] <= 1;
@(posedge clk)</pre>
592
593
594
595
                 Rout <= 0; Gra <= 0; DPin[`OUTPORT] <= 0;</pre>
596
                 end
597
             endtask
598
599
             task in ();
600
                 begin
601
                Rin <= 1; Gra <= 1; DPout[`INPORT] <= 1;
@(posedge clk)
Rin <= 0; Gra <= 0; DPout[`INPORT] <= 0;</pre>
602
603
604
605
606
                 end
             endtask
607
608
        endmodule
609
610
```