```
SelectAndEncodeLogic handles register encoding according to the Ra, Rb, and Rc segments
            of the IR.
            It accepts inputs {\sf Gra}, {\sf Grb}, and {\sf Grc}, that when asserted, places the one-hot encoded register identifier on 16-bit {\sf GRin} or {\sf GRout}
  3
                    based on Rin, Rout, or GAout.
 6
7
8
                    The module additionally provides a sign-extended immediate (C) to the DataPath Bus.
 è
            module SelectAndEncodeLogic (
10
                    input [31:0] IR,
11
12
                    input Gra, Grb, Grc, Rin, Rout, BAout,
13
                   output [31:0] C,
output [15:0] GRin,
output [15:0] GRout
14
15
16
17
18
            );
19
20
            parameter tmp = 16'b1;
21
22
            // Sign extend C by Fanning IR[18] to IR[31:18]
23
            assign C = \{\{14\{IR[18]\}\}\}, IR[17:0]\};
24
25
            // Select the register to Decode
26
            wire [3:0] RtoDecode = (IR[26:23] \& \{4\{Gra\}\}) | (IR[22:19] \& \{4\{Grb\}\}) | (IR[18:15] \& \{4\{Grca\}\}) | (IR[18:15] \& \{4\{Grca\}
            }});
27
28
            // 4-16 Decoder
29
                                                                         (RtoDecode == 4'b0000) ? tmp
            wire [15:0] GRsignal =
30
                                                                          (RtoDecode == 4'b0001) ? tmp<<1:
                                                                          (RtoDecode == 4'b0010)?
31
                                                                                                                                       tmp << 2:
32
33
34
35
                                                                          (RtoDecode == 4'b0011)?
                                                                                                                                        tmp<<3:
                                                                          (RtoDecode == 4'b0100)
                                                                                                                                        tmp << 4:
                                                                          (RtoDecode == 4'b0101)
                                                                          (RtoDecode == 4'b0110')?
                                                                                                                                        tmp<<6:
36
37
                                                                          (RtoDecode == 4'b0111')?
                                                                                                                                        tmp<<7:
                                                                          (RtoDecode == 4'b1000')?
                                                                                                                                       tmp<<8:
38
                                                                          (RtoDecode == 4'b1001) ?
                                                                                                                                        tmp<<9:
39
                                                                          (RtoDecode == 4'b1010)
                                                                                                                                        tmp<<10:
                                                                          (RtoDecode == 4'b1011)
40
                                                                                                                                        tmp<<11:
                                                                          (RtoDecode == 4'b1100) ?
41
                                                                                                                                        tmp<<12:
                                                                          (RtoDecode == 4'b1101) ? tmp<<13:
42
43
                                                                          (RtoDecode == 4'b1110) ? tmp << 14:
44
                                                                          (RtoDecode == 4'b1111) ? tmp<<15: 16'bxxxx_xxxx_xxxx_xxxx;
45
            // Set GRin and GRout based on Rin and Rout/BAout
46
            assign GRout = GRsignal & {16{Rin}};
assign GRout = GRsignal & {16{Rout|BAout}};
47
48
49
50
            endmodule
51
52
53
54
55
56
57
            //----Select and Encode Testbench-----//
            module SelectAndEncodeLogic_TB ();
            reg clk;
58
59
            reg [31:0] IR;
60
            reg Gra, Grb, Grc, Rin, Rout, BAout;
61
62
            wire [31:0] C;
            wire [15:0] GRin;
63
            wire [15:0] GRout;
64
65
66
            SelectAndEncodeLogic UUT (IR, Gra, Grb, Grc, Rin, Rout, BAout, C, GRin, GRout);
67
68
69
            initial begin
70
                    c1k \ll 0;
                    forever #5 clk <= ~clk;
71
72
73
```

115

```
initial begin
           IR <= 32'b0;
           Gra \neq 0; Grb \neq 0; Grc \neq 0; Rin \neq 0; Rout \neq 0; BAout \neq 0;
           @(posedge clk)
           IR <= 32'h2A1B8000;
Rout <=1;
Gra <= 1;</pre>
           @(posedge clk)
           Gra <=0; Grb <= 1;
           @(posedge clk)
           Grb <= 0; Rout <= 0;
Grc <= 1; Rin <= 1;
           @(posedge clk)
           Grc <= 0;
           IR <= 32'h0007FEED;</pre>
           @(posedge clk)
           IR <= 32'h0003BEEF;</pre>
           @(posedge clk)
           $stop;
       end
       endmodule
114
```