49

50

endmodule

```
2
         Bus is the central data transfer mechanism.
         The read and write ports of each registers are interfaced to the bus.

Data placed on the bus is chosen according to control signals respective to each register.
 4
 5
6
7
          PHASE 2 EDIT:
          32-bit vector C_in was added to the input sensitivity list, paired with Cout, its
      corresponding control signal.
8
9
         When C_in is high, the sign-extended immediate value from the IR is placed on the bus.
10
11
     module Bus (
          // data-out from each register.
12
13
          input [31:0] ROR15_{in}, f/ IN refers to the perspective of the Bus
         input [31:0] HI_in,
input [31:0] LO_in,
input [31:0] ZHI_in
input [31:0] ZLO_in
14
15
                         ZHI_in,
ZLO_in,
16
17
         input [31:0] PC_in,
18
19
         input [31:0] MDR_in
20
          input [31:0] INPORT_in,
21
          input [31:0] C_in,
                                      // C_in for Phase 2
22
23
     input ROR15_out, HI_out, LO_out, ZHI_out, ZLO_out, PC_out, MDR_out, INPORT_out, C_out, // C_out for Phase 2
25
         // data-out from the bus
26
27
28
         output wire [31:0] BusMuxOut
      );
29
         reg [31:0] q;
30
31
         // Selecting the data to be place on the data lines according to respective control
      signals.
32
33
         always @ (*) begin
34
                        (ROR15_out)
                                          q = ROR15_{in};
35
             else if
                        (HI_out)
                                          q = HI_{in};
36
             else if
                        (LO_out)
                                          q = LO_{in};
37
             else if
                        (ZHI_out)
                                          q = ZHI_in;
38
             else if
                        (ZLO_out)
                                          q = ZLO_in;
39
             else if
                        (PC_out)
                                          q = PC_{in};
40
             else if
                        (MDR_out)
                                          q = MDR_in
41
                                          q = INPORT_in;
                        (INPORT_out)
             else if
                                          q = C_in;
q = 32'b0;
42
             else if
                        (C_out)
43
             else
44
45
         end
46
47
         assign BusMuxOut = q;
48
```