71

```
/*----*/
   16-bit adder with 4 CLA_4b instances. This module does not incorporate a carry-out
signal, given that it is solely used in
   Carry-lookahead adders of higher degree of hierarchy. This also warrants the need of 2nd
order propagate/generate signals as outputs.
module adder_16b (
   input cin, // Input carry
   input [15:0] x, y, // Summands
output Ppp, Gpp, // 2nd order propagate/generate
output [15:0] s // output sum
   // carry signal for each 4-bit sub-adder. We use 'h' to denote a 'hierarchical' carry. wire [3:0] hc;
   assign hc[0] = cin;
   // 'hierachical' Generate and Propagate signals.
   wire [3:0] hP, hG;
   // 4 CLA_4b instances for each 4-bit subset of x and y.
   genvar i;
   generate
   for (i=0; i<4; i = i+1) begin : subadders
      CLA_4b subadder (hc[i], x[4*i+3: 4*i], y[4*i+3: 4*i], hP[i], hG[i], s[4*i+3: 4*i]);
   end
   endgenerate
   // Hierarchical carries according to the lookahead framework.
   assign hc[1] = hG[0]
                          | hP[0] & cin;
                                           | hP[1] & hP[0] & cin;
   assign hc[2] = hG[1]
                           hP[1]
                                  & hG[0]
   assign hc[3] = hG[2] \mid hP[2] \& hG[1] \mid hP[2] \& hP[1] \& hG[0] \mid hP[2] \& hP[1] \& hP[0] &
   // hc[4] not necessary since adder_16b is itself a subadder.
   ];
endmodule
/*----*/
// 4-bit Carry-Lookahead block used in the top-level hierarchy.
module CLA_4b (
   input cin,
   input [3:0] x, y
   output Pp, Gp, // 1st order propagate/generate.
output [3:0] s
   // Carry signal for each bit stage
wire [3:0] c;
assign c[0] = cin;
   // Generate and Propagate signals for each bit stage
   wire [3:0] P, G;
   // bcell instances for each bit stage.
   genvar i;
   generate
   for (i=0; i<4; i = i+1) begin : bcells
      bcell BC (x[i], y[i], c[i], s[i], P[i], G[i]);
   endgenerate
   // Verbose expressions for each carry are required to minimize gate delays from fitter's
perspective.
   // Compare with c[i+1] = G[i] \mid P[i] \& c[i] in RTL viewer.
   assign c[1] = G[0] \mid P[0] \& cin;
assign c[2] = G[1] \mid P[1] \& G[0] \mid P[1] \& P[0] \& cin;
assign c[3] = G[2] \mid P[2] \& G[1] \mid P[2] \& P[1] \& G[0] \mid P[2] \& P[1] \& P[0] & cin;
```

121

122

endmodule

```
// The 2nd level CL hierarchy will produce c[4] carries under the 'lookahead' framework
   72
               - no need to derive internally.
  // using Pp and Gp (P', G') below
  assign Pp = P[3] & P[2] & P[1] & P[0];
  assign Gp = G[3] | P[3] & G[2] | P[3] & P[2] & G[1] | P[3] & P[2] & P[1] & G[0];
   73
   74
   75
   76
   77
               endmodule
   78
   79
                /*----*/
   80
                // Bit cell producing Generate and Propagate signals for each xi, yi, ci tuple as presented
   81
               in lecture
   82
               module bcell (
   83
                      input xi, yi, ci,
   84
                      output si, Pi, Gi
   85
   86
   87
                      assign Pi = xi \land yi;
                      assign si = Pi ^ ci;
   88
   89
                      assign Gi = xi & yi;
   90
   91
               endmodule
   92
   93
   94
               /*----*/
   95
   96
               module adder_16b_testbench();
   97
   98
                       reg cin;
                      reg [15:0] x, y;
wire Ppp, Gpp;
wire [15:0] s;
   99
100
101
102
103
                      adder_16b dut (cin, x, y, Ppp, Gpp, s);
104
              // Further testcases were validated during the design phase, but only three edge cases were kept for submission clarity.
105
                      initial begin
106
107
                              // Test 1: Small positive values
108
                              cin = 0; x = 16'b0000_0000_0000_0101; y = 16'b0000_0000_0000_1011; #10;
                              sigma = 1: cin = 1: cin, x, y, s, s
109
                 Ppp, Gpp);
110
111
                              // Test 2: Mixed range values
112
                              cin = 0; x = 16'b0000_1000_0000_1111; y = 16'b0001_0111_1100_1100; #10;
                              sigma = sigm
113
                 Ppp, Gpp);
114
115
                              // Test 3: Maximum 16-bit values
                             116
117
                  Ppp, Gpp);
118
119
                              $stop;
120
                      end
```