```
2
3
          Modular 2 \cdot depth \ x \ width memory array with 1 read port and 1 write port.
          Read port accesses r_data according to address r_addr asynchronously. The single write port writes w_data to address w_addr synchronously.
456789
      module ram #(
          // for modularity
1Ŏ
          parameter depth = 9,
parameter width = 32
11
12
13
          input clk, wr_en,
14
          input [depth-1:0] r_addr, w_addr,
15
          input [width-1:0] w_data,
16
17
          output [width-1:0] r_data
18
19
20
          // Internal memory array consisting of 2^depth, width-lengthed registers.
// This definition enforces a right-to-left increasing bit significance, and an
      up-to-down addressing scheme.
21
22
23
24
          reg [width-1:0] memory_array [0:2**depth-1];
          // DESIGN LIMITATION: an absolute path is required to read the contents of ram.txt,
      which needs to be changed based on the device.
25
26
27
28
29
30
31
32
33
          initial $readmemh("C:/Users/21fje/Desktop/ELEC374_MINI_SRC/ram.txt" , memory_array);
          // r_data is immediately available as r_addr is presented to the RF (asynchronous)
          assign r_data = memory_array[r_addr];
          // Data writes are synchronous to clk with wr_en high.
          always @(posedge clk) begin
              if (wr_en) memory_array[w_addr] <= w_data;</pre>
35
      endmodule
36
```