```
2
         Modular 2^depth x width register file with 1 read port and 1 write port.
         Read port accesses r_data according to address r_addr. The single write port writes w_data to address w_addr.
 4
5
6
7
8
9
      /*
         DESIGN DECISION:
10
         An internal register array was chosen rather than instatiating 16 register.v entities,
         since register arrays are implemented using on-board FPGA memory, rather than costly FFs.
11
12
13
\overline{14}
     module req_file #(
15
         // for modularity
16
17
          parameter depth = 4
         parameter width = 32
18
         input clk, clr, wr_en,
input [depth-1:0] r_addr, w_addr,
19
20
21
22
23
24
          input [width-1:0] w_data,
         output [width-1:0] r_data
          integer i;
25
26
27
         // Internal memory array consisting of 2^depth, width-lengthed registers.
         // This definition enforces a right-to-left increasing bit significance, and an
      up-to-down addressing scheme.
28
29
         reg [width-1:0] reg_array [0:2**depth-1];
30
          // Default all contents to 0.
31
          initial begin
             for (i=0; i<2**depth; i = i+1) begin
reg_array[i] = 32'b0;
32
33
34
35
36
             end
         end
37
38
39
          // r_data is immediately available as r_addr is presented to the RF (asynchronous read)
         assign r_data = reg_array[r_addr];
40
         // Data writes are synchronous to clk with wr_en high.
41
          always @(posedge clk) begin
             if (clr) begin

for (i=0; i<2**depth; i = i+1) begin

reg_array[i] = 32'b0;
42
43
44
45
                 end
46
             end
47
48
             else if (wr_en) begin
49
                 reg_array[w_addr] = w_data;
50
51
52
         end
53
54
      endmodule
55
```