

```

1  /*
2  DataPath.v stands as the top-level module, instantiating all registers, the ALU, the
3  Bus, and Memory.
4  For Phase 1/2 purposes, all control signals are simulated to validate the correctness of
5  datapath operations.
6  */
7
8  `timescale 1ns / 1ps
9
10 /*
11 DESIGN DECISION:
12 Our group decided to incorporate as much vectorization as possible, given the sparsity
13 of control signals such as:
14 register enables, register 'reads', and ALU operation IDs. This allows for far cleaner
15 and legible description,
16 without loss of convenience associated to referencing registers by name.
17
18 All register and operation IDs are associated their own indices. This is achieved with
19 the following const. definitions.
20
21 - Enable signals for general purpose registers (like 'rxin') are grouped under GRin
22 (One-Hot-Encoded).
23 - Enable signals for datapath registers (like 'PCin', 'IRin', 'MARin', 'MDRin', etc.)
24 are grouped under DPin (One-Hot-Encoded).
25 - Read signals for general purpose registers (like 'rxout') are grouped under GROUT
26 (One-Hot-Encoded).
27 - Read signals for datapath registers (like 'PCout', 'IRout', 'MARout', 'MDRout', etc.)
28 are grouped under DPout (One-Hot-Encoded).
29 - ALU control signals (like 'add', 'sub', etc.) are grouped under ALUopp
30 (One-Hot-Encoded).
31 */
32
33 /*
34 PHASE 2 EDITS:
35 New module instances:
36 - ram: The 512x32 memory unit.
37 - SelectAndEncodeLogic: IR decoding logic.
38 - condition_ff_logic: branch condition decoding logic.
39
40 New control signals were added to the module's I/O list:
41
42 Inputs
43 - CONin serves as the enable for conditional branch logic decoding.
44 - Gra, Grb, Grc, Rout, Rin, BAout select the contents of the IR to be placed on the GRin
45 / GROUT register-enable Buses.
46 - RAM_wr enables the memory write operation.
47
48 Outputs:
49 - CON indicates whether a branch condition as been met.
50 */
51
52 `define PC 0
53 `define IR 1
54 `define Y 2
55 `define MAR 3
56 `define MDR 4
57 `define INPORT 5
58 `define OUTPORT 6
59 `define Z 7 //Z used for Enable
60 `define ZHI 8 //ZHI / ZLO used for outputs
61 `define ZLO 9
62 `define HI 10
63 `define LO 11
64 `define READ 12
65 `define C 13
66
67 `define ADD 0
68 `define SUB 1
69 `define NEG 2
70 `define MUL 3
71 `define DIV 4
72 `define AND 5
73 `define OR 6
74 `define ROR 7

```

```

66 `define ROL 8
67 `define SLL 9
68 `define SRA 10
69 `define SRL 11
70 `define NOT 12
71 `define INC 13
72
73 module DataPath (
74     /*****Control Signals*****/
75
76     input clk, clr, CONin,
77     input Gra, Grb, Grc, Rin, Rout, BAout, RAM_wr,
78
79
80     // Register Write Control
81     input [15:0] DPin,
82
83     // Register Read Control
84     input [15:0] DPout,
85
86     // ALU Control
87     input [15:0] ALUopp,
88
89     input [31:0] INPORTin,
90     output [31:0] OUTPORTout,
91     output [31:27] IROP,
92     output CON
93 );
94
95 // Output from Bus
96 wire [31:0] BusMuxOut;
97
98 // Inputs to Bus
99 wire [31:0] BusMuxInGR;
100 wire [31:0] BusMuxInPC;
101 wire [31:0] BusMuxInINPORT;
102 wire [31:0] BusMuxInMDR;
103 wire [31:0] BusMuxInHI;
104 wire [31:0] BusMuxInLO;
105 wire [31:0] YtoA;
106 wire [63:0] CtoZ;
107 wire [63:0] ZtoBusMux;
108 wire [31:0] IROUT;
109 wire [31:0] MARout;
110 wire [31:0] C;
111 wire [15:0] GRin;
112 wire [15:0] GRout;
113 wire [31:0] Mdatain;
114
115 assign IROP = IROUT[31:27];
116
117 wire GR_Read;
118 assign GR_Read = |GRout;
119
120 wire [31:0] MDRin;
121 assign MDRin = DPin[`READ] ? Mdatain : BusMuxOut;
122
123 // General Purpose Register instantiation
124 R0_R15_GenPurposeRegs GR(clk, clr, BAout, BusMuxOut, GRin, GRout, BusMuxInGR);
125
126 // All Datapath Register instantiations.
127 register PC (clr, clk, DPin[`PC], BusMuxOut, BusMuxInPC);
128 register IR (clr, clk, DPin[`IR], BusMuxOut, IROUT);
129 register Y (clr, clk, DPin[`Y], BusMuxOut, YtoA);
130 register MAR (clr, clk, DPin[`MAR], BusMuxOut, MARout);
131 register MDR (clr, clk, DPin[`MDR], MDRin, BusMuxInMDR);
132 register INPORT (clr, clk, DPin[`INPORT], INPORTin, BusMuxInINPORT);
133 register OUTPORT (clr, clk, DPin[`OUTPORT], BusMuxOut, OUTPORTout);
134 register HI (clr, clk, DPin[`HI], BusMuxOut, BusMuxInHI);
135 register LO (clr, clk, DPin[`LO], BusMuxOut, BusMuxInLO);
136 register Z (clr, clk, DPin[`Z], CtoZ, ZtoBusMux);
137 defparam Z.DATA_WIDTH_IN = 64,
138          Z.DATA_WIDTH_OUT = 64;
139
140 conditional_ff_logic CON_FF (IROUT[20:19], BusMuxOut, CONin, clk, CON);
141

```

```
142 // Bus
143 Bus DataPathBus (BusMuxInGR, BusMuxInHI, BusMuxInLO, ZtoBusMux[63:32], ZtoBusMux[31:0],
BusMuxInPC, BusMuxInMDR, BusMuxInINPORT, C,
144 GR_Read, DPout[`HI], DPout[`LO], DPout[`ZHI], DPout[`ZLO], DPout[`PC],
DPout[`MDR], DPout[`INPORT], DPout[`C], BusMuxOut );
145
146 // ALU
147 ALU DP_ALU (YtoA, BusMuxOut, ALUopp, clk, CtoZ);
148
149 // Select And Encode Module
150
151 SelectAndEncodeLogic DP_SnEL(IRout, Gra, Grb, Grc, Rin, Rout, BAout, C, GRin, GRout);
152
153 // RAM
154 ram DP_ram (clk, RAM_wr, MARout[8:0], MARout[8:0], BusMuxInMDR, Mdatain);
155
156 endmodule
157
```