```
module mini_src_group_1 (
         input clk, reset, stop,
input [31:0] INPORTin,
output [31:0] OUTPORTOUt,
 3
 4
 5
6
7
          output run
 8
          // Program Execution Control
         wire clr, CONin, CON, RAM_wr;
wire [31:27] IRop;
10
11
12
13
          // General Purpose Register Control
14
          wire Gra, Grb, Grc, Rin, Rout, BAout;
15
16
17
          // Datapath Register Control
          wire [15:0] DPin, DPout;
18
19
         // ALU Control
20
21
         wire [15:0] ALUopp;
22
23
24
          DataPath DP (clk, clr, CONin, Gra, Grb, Grc, Rin, Rout, BAout, RAM_wr, DPin, DPout,
      ALUopp, INPORTin, OUTPORTout, IRop, CON);
25
26
          Control ctrl (reset, stop, clk, CON, IRop, clr, CONin, RAM_wr, Gra, Grb, Grc, Rin, Rout,
      BAout, DPin, DPout, ALUopp, run);
27
28
      endmodule
29
30
      `timescale 1ns/1ps
31
32
33
      module tl_testbench();
          reg clk, reset, stop;
         reg [31:0] INPORTin;
wire [31:0] OUTPORTout;
34
35
36
         wire run;
37
38
         mini_src_group_1 uut (clk, reset, stop, INPORTin, OUTPORTout, run);
39
40
          initial begin
41
             clk \ll 0;
42
             forever #5 clk <= ~clk;</pre>
43
          end
44
45
          initial begin
46
             reset <= 1;
47
             @(posedge clk);
48
             @(posedge clk);
49
50
51
52
53
54
55
             reset \leftarrow 0;
             while(1) begin
                 @(posedge clk);
if(!run) $stop;
             end
56
57
          end
58
59
      endmodule
60
```