

```

1  /*-----Top-Level-----*/
2
3  /*
4   16-bit adder with 4 CLA_4b instances. This module does not incorporate a carry-out
5   signal, given that it is solely used in
6   Carry-lookahead adders of higher degree of hierarchy. This also warrants the need of 2nd
7   order propagate/generate signals as outputs.
8   */
9   module adder_16b (
10       input cin, // Input carry
11       input [15:0] x, y, // Summands
12       output Ppp, Gpp, // 2nd order propagate/generate
13       output [15:0] s // output sum
14   );
15
16   // carry signal for each 4-bit sub-adder. we use 'h' to denote a 'hierarchical' carry.
17   wire [3:0] hc;
18   assign hc[0] = cin;
19
20   // 'hierachical' Generate and Propagate signals.
21   wire [3:0] hP, hG;
22
23   // 4 CLA_4b instances for each 4-bit subset of x and y.
24   genvar i;
25   generate
26   for (i=0; i<4; i = i+1) begin : subadders
27       CLA_4b subadder (hc[i], x[4*i+3: 4*i], y[4*i+3: 4*i], hP[i], hG[i], s[4*i+3: 4*i]);
28   end
29   endgenerate
30
31   // Hierarchical carries according to the lookahead framework.
32   assign hc[1] = hG[0] | hP[0] & cin;
33   assign hc[2] = hG[1] | hP[1] & hG[0] | hP[1] & hP[0] & cin;
34   assign hc[3] = hG[2] | hP[2] & hG[1] | hP[2] & hP[1] & hG[0] | hP[2] & hP[1] & hP[0] &
35   cin;
36   // hc[4] not necessary since adder_16b is itself a subadder.
37   assign Ppp = hP[3] & hP[2] & hP[1] & hP[0];
38   assign Gpp = hG[3] | hP[3] & hG[2] | hP[3] & hP[2] & hG[1] | hP[3] & hP[2] & hP[1] & hG[0]
39   ];
40   endmodule
41
42  /*-----Mid-Level-----*/
43
44  // 4-bit Carry-Lookahead block used in the top-level hierarchy.
45  module CLA_4b (
46      input cin,
47      input [3:0] x, y,
48      output Pp, Gp, // 1st order propagate/generate.
49      output [3:0] s
50  );
51
52  // Carry signal for each bit stage
53  wire [3:0] c;
54  assign c[0] = cin;
55
56  // Generate and Propagate signals for each bit stage
57  wire [3:0] P, G;
58
59  // bcell instances for each bit stage.
60  genvar i;
61  generate
62  for (i=0; i<4; i = i+1) begin : bcells
63      bcell BC (x[i], y[i], c[i], s[i], P[i], G[i]);
64  end
65  endgenerate
66
67  // Verbose expressions for each carry are required to minimize gate delays from fitter's
68  perspective.
69  // Compare with c[i+1] = G[i] | P[i] & c[i] in RTL viewer.
70  assign c[1] = G[0] | P[0] & cin;
71  assign c[2] = G[1] | P[1] & G[0] | P[1] & P[0] & cin;
72  assign c[3] = G[2] | P[2] & G[1] | P[2] & P[1] & G[0] | P[2] & P[1] & P[0] & cin;

```

```

72 // The 2nd level CL hierarchy will produce c[4] carries under the 'lookahead' framework
73 - no need to derive internally.
74 // using Pp and Gp (P', G') below
75 assign Pp = P[3] & P[2] & P[1] & P[0];
76 assign Gp = G[3] | P[3] & G[2] | P[3] & P[2] & G[1] | P[3] & P[2] & P[1] & G[0];
77 endmodule
78
79 /*-----Bottom-Level-----*/
80
81 // Bit cell producing Generate and Propagate signals for each xi, yi, ci tuple as presented
82 in lecture.
83 module bcell (
84     input xi, yi, ci,
85     output si, Pi, Gi
86 );
87     assign Pi = xi ^ yi;
88     assign si = Pi ^ ci;
89     assign Gi = xi & yi;
90 endmodule
91
92
93
94 /*-----Top-Level Testbench-----*/
95
96 module adder_16b_testbench ();
97
98     reg cin;
99     reg [15:0] x, y;
100     wire Ppp, Gpp;
101     wire [15:0] s;
102
103     adder_16b dut (cin, x, y, Ppp, Gpp, s);
104
105     // Further testcases were validated during the design phase, but only three edge cases
106     // were kept for submission clarity.
107     initial begin
108         // Test 1: Small positive values
109         cin = 0; x = 16'b0000_0000_0000_0101; y = 16'b0000_0000_0000_1011; #10;
110         $display("Test 1: cin = %b, x = %b, y = %b, s = %b, Ppp = %b, Gpp = %b", cin, x, y, s,
111             Ppp, Gpp);
112
113         // Test 2: Mixed range values
114         cin = 0; x = 16'b0000_1000_0000_1111; y = 16'b0001_0111_1100_1100; #10;
115         $display("Test 2: cin = %b, x = %b, y = %b, s = %b, Ppp = %b, Gpp = %b", cin, x, y, s,
116             Ppp, Gpp);
117
118         // Test 3: Maximum 16-bit values
119         cin = 0; x = 16'b1111_1111_1111_1111; y = 16'b1111_1111_1111_1111; #10;
120         $display("Test 3: cin = %b, x = %b, y = %b, s = %b, Ppp = %b, Gpp = %b", cin, x, y, s,
121             Ppp, Gpp);
122         $stop;
123     end
124 endmodule

```