37

```
Ram block implements a modular sized RAM block with a syncronous write and asyncronous
      read
 3
         Depth and Width parameters can be used to change the capacity and word size respectively
         Due to limitation the group faced with readmemh an Absolute path must be used to the
      ram.txt file
         This must be Changed on every device that runs the project
 8
 9
10
      module ram #(
    // for modularity
11
12
13
          parameter depth = 9
          parameter width = \frac{32}{2}
14
15
         input clk, wr_en,
input [depth-1:0] r_addr, w_addr,
16
17
18
19
          input [width-1:0] w_data,
          output [width-1:0] r_data
20
21
22
23
         // Internal memory array consisting of 2^depth, width-lengthed registers.
// This definition enforces a right-to-left increasing bit significance, and an
      up-to-down addressing scheme.
24
          reg [width-1:0] memory_array [0:2**depth-1];
25
26
          initial $readmemh(
      "C:/Users/foste/Documents/3rd_Year_24-25/ELEC374/ELEC374_MINI_SRC/ram.txt", memory_array);
27
          // r_data1/2 are immediately available as r_addr1/2 is presented to the RF // Two read addresses are supported by the register file should we choose to implement a
28
29
      3-bus design in later phases.
30
31
32
33
          assign r_data = memory_array[r_addr];
          // Data writes are synchronous to clk with wr_en high.
          always @(posedge clk) begin
34
35
             if (wr_en) memory_array[w_addr] <= w_data;</pre>
36
      endmodule
```

ram.v