```
ALU instantiates all computational units and selects the desired result based on a
     respective control signal.
 3
     /*
         DESIGN DECISION:
        We chose to *vectorize* the control signals for design clarity.

Therefore, signals like 'add', 'sub', etc. are grouped as ALUopp, which is one-hot
8
9
         We use the following const. definitions to refer to each control signal under an
     indexable framework.
10
11
12
      `define ADD <mark>0</mark>
13
      define SUB 1
14
      define NEG
15
      define MUL
      define DIV 4
16
17
      define AND 5
18
      define OR
19
      define ROR 7
20
      define ROL 8
21
22
      define SLL 9
      define SRA 10
23
      define SRL 11
24
      define NOT 12
25
      define INC 13
26
27
28
29
     module ALU (
         input [31:0] x, y,
input [15:0] ALUopp
30
         input clk, // for division algorithm
output reg [63:0] Z
31
32
33
34
35
         //----- ADD/SUB/NEG/INC -----//
36
37
         wire [31:0] adder_operand1, adder_operand2, input_to_XOR;
38
         assign input_to_XOR = (ALUopp[`NEG]) ? x : y;
39
         assign adder_operand1 = (ALUopp[[NEG]]) ? 32'b0 :
40
41
                                     (ALUopp[`INC]) ? 32'b1 : x;
42
43
         assign adder_operand2 = input_to_XOR ^ {32{ALUopp[`SUB] | ALUopp[`NEG]}};
44
45
         wire [31:0] adder_result;
46
47
         // 32-bit CLA instance that covers all four instructions through careful selection of
     operands.
48
         adder_32b add (.x(adder_operand1), .y(adder_operand2), .cin(ALUopp[`SUB] | ALUopp[`NEG]),
       .s(adder_result), .cout());
49
50
51
52
53
54
         //----//
         wire [63:0] mult_result;
         multiplier_32b mul (.M(x), .Q(y), .result(mult_result));
55
         //----//
56
57
     wire [63:0] div_result; DIV divider(.Q(x), .M(y), .clk(clk), .resetn(ALUopp[`DIV]), .quotient(div_result[31:0]), .remainder(div_result[63:32]));
58
59
60
         //----- Shift and Rotate -----//
61
62
         // BARREL SHIFT/ROTATE Design.
         reg [31:0] shift_result;
63
         always @(*) begin
64
65
            shift_result = x;
            if (ALUopp[`SLL]) begin
66
               if (y[4]) shift_result = shift_result << 16;
if (y[3]) shift_result = shift_result << 8;</pre>
67
68
69
                if (y[2]) shift_result = shift_result << 4;</pre>
```

```
if (y[1]) shift_result = shift_result << 2;
if (y[0]) shift_result = shift_result << 1;</pre>
 71
  72
                     end
  73
                     else
                     if (ALUopp[`SRL]) begin
                          if (y[4]) shift_result = shift_result >> 16;
if (y[3]) shift_result = shift_result >> 8;
if (y[2]) shift_result = shift_result >> 4;
if (y[1]) shift_result = shift_result >> 2;
  76
 77
  78
 79
                               (y[0]) shift_result = shift_result >> 1;
 80
                     end
                     else
 81
 82
                     if (ALUopp[`SRA]) begin
                               (y[4]) shift_result = shift_result >>> 16;
(y[3]) shift_result = shift_result >>> 8;
(y[2]) shift_result = shift_result >>> 4;
(y[1]) shift_result = shift_result >>> 2;
 83
 84
                          if
 85
 86
 87
                               (y[0]) shift_result = shift_result >>> 1;
 88
                     end
 89
                     else
 90
                     if (ALUopp[`ROR]) begin
                          if (y[4]) shift_result = {shift_result[15:0], shift_result[31:16]};
if (y[3]) shift_result = {shift_result[7:0], shift_result[31:8]};
if (y[2]) shift_result = {shift_result[3:0], shift_result[31:4]};
if (y[1]) shift_result = {shift_result[1:0], shift_result[31:2]};
if (y[0]) shift_result = {shift_result[0], shift_result[31:1]};
 91
 92
 93
 94
 95
 96
                     end
 97
                     else
                    if (ALUopp[`ROL]) begin
  if (y[4]) shift_result = {shift_result[15:0], shift_result[31:16]};
  if (y[3]) shift_result = {shift_result[23:0], shift_result[31:24]};
  if (y[2]) shift_result = {shift_result[27:0], shift_result[31:28]};
  if (y[1]) shift_result = {shift_result[29:0], shift_result[31:30]};
  if (y[1]) shift_result = {shift_result[29:0], shift_result[31:30]};
}
 98
 99
100
101
102
                               (y[0]) shift_result = {shift_result[30:0], shift_result[31]};
103
104
                     end
105
106
                end
107
108
                // Choose ALU Operation of interest
109
               always @(*) begin
110
111
                     if (ALUopp[`ADD] | ALUopp[`SUB] | ALUopp[`NEG] | ALUopp[`INC])
112
                          Z = adder_result;
113
                     else if (ALUopp[`MUL])
114
                          Z = mult_result;
115
                     else if (ALUopp[`DIV])
116
                          Z = div_result;
117
                     else if (ALUopp[`AND])
118
                          Z = x \& y;
119
                     else if (ALUopp[`OR])
                          Z = x \mid y;
120
                     else if (ALUopp[`SLL] | ALUopp[`SLL] | ALUopp[`SLL] | ALUopp[`ROR] | ALUopp[`ROL])
121
122
                          Z = shift_result;
123
                     else if (ALUopp[`NOT])
124
                          Z = \sim x;
125
                     else
126
                          Z = 64'b0;
127
               end
128
          endmodule
129
130
           `timescale 1ns / 1ps
131
132
133
          module ALU_tb;
134
135
                 reg [31:0] x, y;
136
                  reg [15:0] ALUopp;
137
                 reg clk;
138
139
                 wire [63:0] Z;
140
141
                 ALU dut (x, y, ALUopp, clk, Z);
142
143
                 initial begin
144
                     clk \ll 0;
```

```
forever #(5) clk <= ~clk;</pre>
145
146
147
148
                       // Task to test a single operation
149
                       task test_op(input [1\overline{5}:0] op, input [31:0] a, input [31:0] b);
150
                                 begin
151
                                          ALUopp = op;
152
                                          x = a;
                                          y = b;
153
                                          #10; // wait for operation to complete
154
155
                                 end
156
                       endtask
157
                       // Test procedure
158
159
                       initial begin
160
                                test_op(1 << `ADD, 32'd10, 32'd5);
test_op(1 << `SUB, 32'd15, 32'd5);
test_op(1 << `NEG, 32'd7, 32'd0);
test_op(1 << `MUL, 32'd4, 32'd3);
test_op(1 << `DIV, 32'd20, 32'd5);</pre>
                                                                                                                       // ADD: 10 + 5 = 15

// SUB: 15 - 5 = 10

// NEG: -7

// MUL: 4 * 3 = 12

// DIV: 20 / 5 = 4
161
162
163
164
165
166
                                 #340;
                                #340;
test_op(1 << `AND, 32'hF0F0F0F0F0, 32'h0F0F0F0F); // AND
test_op(1 << `OR, 32'hF0F0F0F0, 32'h0F0F0F0F); // OR
test_op(1 << `ROR, 32'h80000001, 0); // Rotate Right
test_op(1 << `ROL, 32'h40000000, 0); // Rotate Left
test_op(1 << `SLL, 32'h00000001, 2); // Shift Left Logical
test_op(1 << `SRA, 32'h80000000, 2); // Shift Right Arithmetic
test_op(1 << `SRL, 32'h80000000, 2); // Shift Right Logical
test_op(1 << `NOT, 32'hAAAAAAAAA, 0); // NOT</pre>
167
168
169
170
171
172
173
174
175
                                 $stop;
176
177
                       end
              endmodule
178
```