```
module conditional_ff_logic (
  input [1:0] IR_20_19,
  input [31:0] BusMuxOut,
 3
 4
5
6
7
         input CONin, clk,
         output reg CON
         );
 8
9
         wire bus_zero = ~| BusMuxOut;
10
         wire bus_neg = BusMuxOut[31];
11
12
         wire CON_D;
13
14
         assign CON_D = (IR_20_19 == 2'b00) && bus_zero || (IR_20_19 == 2'b01) && !bus_zero
15
             || (IR_20_19 == 2'b10) && !bus_neg || (IR_20_19 == 2'b11) && bus_neg;
16
17
         initial CON <= 1'b0;
18
         always @(posedge clk) if (CONin) CON <= CON_D;
19
20
21
22
23
24
25
26
27
      endmodule
     module con_ff_tb();
    reg [1:0] IR_20_19;
         reg [31:0] BusMuxOut;
28
29
         reg CONin, clk;
         wire CON;
30
31
32
         // Design Under Test
         conditional_ff_logic DUT (IR_20_19, BusMuxOut, CONin, clk, CON);
33
34
         // Establishing clock behaviour.
35
         parameter clock_period = 20;
36
         initial begin
37
             clk <= 0
38
             forever #(clock_period/2) clk <= ~clk;</pre>
39
40
41
         initial begin
42
             // Branch if 0
             IR_20_19 \leftarrow 2'b00; BusMuxOut \leftarrow 32'b0; CONin \leftarrow 1'b0; @(posedge c]k) // No impact.
43
             IR_20_19 <= 2'b00; BusMuxOut <= 32'b0; CONin <= 1'b1; @(posedge clk) // Success IR_20_19 <= 2'b00; BusMuxOut <= 32'b1; CONin <= 1'b1; @(posedge clk) // Failure
44
45
46
47
             // Branch if not 0
             48
49
50
51
52
53
54
55
             // Branch if pos
             IR_20_19 \ll 2'b10; BusMuxOut \ll 32'b1; CONin \ll 1'b1; @(posedge clk) // Success
             IR_20_19 \leftarrow 2'b10; BusMuxOut \leftarrow 32'hFFFF0000; CONin \leftarrow 1'b1; @(posedge clk) // Failure
             // Branch if neg
56
57
             IR_20_19 \leftarrow 2'b11; BusMuxOut \leftarrow 32'hFFFF0000; CONin \leftarrow 1'b1; @(posedge clk) // Success
             IR_20_19 \leftarrow 2'b11; BusMuxOut \leftarrow 32'b1; CONin \leftarrow 1'b1; @(posedge clk); // Failure
58
59
             @(posedge clk)
60
             $stop;
61
         end
62
      endmodule
63
```