

```

1  /*
2  ALU instantiates all computational units and selects the desired result based on a
   respective control signal.
3  */
4
5  /*
6  DESIGN DECISION:
7  We chose to *vectorize* the control signals for design clarity.
8  Therefore, signals like 'add', 'sub', etc. are grouped as ALUopp, which is one-hot
   encoded.
9  We use the following const. definitions to refer to each control signal under an
   indexable framework.
10 */
11
12 `define ADD 0
13 `define SUB 1
14 `define NEG 2
15 `define MUL 3
16 `define DIV 4
17 `define AND 5
18 `define OR 6
19 `define ROR 7
20 `define ROL 8
21 `define SLL 9
22 `define SRA 10
23 `define SRL 11
24 `define NOT 12
25 `define INC 13
26
27
28 module ALU (
29     input [31:0] x, y,
30     input [15:0] ALUopp,
31     input clk, // for division algorithm
32     output reg [63:0] z
33 );
34
35 //----- ADD/SUB/NEG/INC -----//
36
37 wire [31:0] adder_operand1, adder_operand2, input_to_XOR;
38 assign input_to_XOR = (ALUopp[`NEG]) ? x : y;
39
40 assign adder_operand1 = (ALUopp[`NEG]) ? 32'b0 :
41                         (ALUopp[`INC]) ? 32'b1 : x;
42
43 assign adder_operand2 = input_to_XOR ^ {32{ALUopp[`SUB] | ALUopp[`NEG]}};
44
45 wire [31:0] adder_result;
46
47 // 32-bit CLA instance that covers all four instructions through careful selection of
   operands.
48 adder_32b add (.x(adder_operand1), .y(adder_operand2), .cin(ALUopp[`SUB] | ALUopp[`NEG]),
   .s(adder_result), .cout());
49
50 //----- MUL -----//
51
52 wire [63:0] mult_result;
53 multiplier_32b mul (.M(x), .Q(y), .result(mult_result));
54
55 //----- DIV -----//
56
57 //wire [63:0] div_result;
58 //DIV divider(.Q(x), .M(y), .clk(clk), .resets(ALUopp[`DIV]),
   .quotient(div_result[31:0]), .remainder(div_result[63:32]));
59
60 //----- Shift and Rotate -----//
61
62 // BARREL SHIFT/ROTATE Design.
63 reg [31:0] shift_result;
64 always @(*) begin
65     shift_result = x;
66     if (ALUopp[`SLL]) begin // Barrel shift left
67         if (y[4]) shift_result = {shift_result[15:0], 16'b0};
68         if (y[3]) shift_result = {shift_result[23:0], 8'b0};
69         if (y[2]) shift_result = {shift_result[27:0], 4'b0};
70         if (y[1]) shift_result = {shift_result[29:0], 2'b0};

```

```

71     if (y[0]) shift_result = {shift_result[30:0], 1'b0};
72   end
73   else
74     if (ALUopp[`SRL]) begin // Barrel shift right
75       if (y[4]) shift_result = {16'b0, shift_result[31:16]};
76       if (y[3]) shift_result = {8'b0, shift_result[31:8]};
77       if (y[2]) shift_result = {4'b0, shift_result[31:4]};
78       if (y[1]) shift_result = {2'b0, shift_result[31:2]};
79       if (y[0]) shift_result = {1'b0, shift_result[31:1]};
80     end
81   else
82     if (ALUopp[`SRA]) begin // Barrel shift right arithmetic (>>>)
83       if (y[4]) shift_result = {{16{shift_result[31]}}, shift_result[31:16]};
84       if (y[3]) shift_result = {{8{shift_result[31]}}, shift_result[31:8]};
85       if (y[2]) shift_result = {{4{shift_result[31]}}, shift_result[31:4]};
86       if (y[1]) shift_result = {{2{shift_result[31]}}, shift_result[31:2]};
87       if (y[0]) shift_result = {shift_result[31], shift_result[31:1]};
88     end
89   else
90     if (ALUopp[`ROR]) begin // Barrel rotate right
91       if (y[4]) shift_result = {shift_result[15:0], shift_result[31:16]};
92       if (y[3]) shift_result = {shift_result[7:0], shift_result[31:8]};
93       if (y[2]) shift_result = {shift_result[3:0], shift_result[31:4]};
94       if (y[1]) shift_result = {shift_result[1:0], shift_result[31:2]};
95       if (y[0]) shift_result = {shift_result[0], shift_result[31:1]};
96     end
97   else
98     if (ALUopp[`ROL]) begin // Barrel rotate left
99       if (y[4]) shift_result = {shift_result[15:0], shift_result[31:16]};
100      if (y[3]) shift_result = {shift_result[23:0], shift_result[31:24]};
101      if (y[2]) shift_result = {shift_result[27:0], shift_result[31:28]};
102      if (y[1]) shift_result = {shift_result[29:0], shift_result[31:30]};
103      if (y[0]) shift_result = {shift_result[30:0], shift_result[31]};
104    end
105  end
106
107  // Choose ALU Operation of interest, based on control signal ALUopp.
108
109  always @(*) begin
110    if (ALUopp[`ADD] | ALUopp[`SUB] | ALUopp[`NEG] | ALUopp[`INC])
111      Z = adder_result;
112    else if (ALUopp[`MUL])
113      Z = mult_result;
114    else if (ALUopp[`DIV])
115      Z = {x % y, x / y};
116    else if (ALUopp[`AND])
117      Z = x & y;
118    else if (ALUopp[`OR])
119      Z = x | y;
120    else if (ALUopp[`SLL] | ALUopp[`SRA] | ALUopp[`SRL] | ALUopp[`ROR] | ALUopp[`ROL])
121      Z = shift_result;
122    else if (ALUopp[`NOT])
123      Z = ~x;
124    else
125      Z = 64'b0;
126  end
127 endmodule
128
129
130
131 `timescale 1ns / 1ps
132
133 module ALU_tb;
134
135   reg [31:0] x, y;
136   reg [15:0] ALUopp;
137   reg clk;
138
139   wire [63:0] Z;
140
141   ALU dut (x, y, ALUopp, clk, Z);
142
143   initial begin
144     clk <= 0;
145     forever #(5) clk <= ~clk;
146   end

```

```

147
148 // Task to test a single operation
149 task test_op(input [15:0] op, input signed [31:0] a, input signed [31:0] b, input signed
[31:0] expected_result);
150     begin
151         ALUopp = op;
152         x = a;
153         y = b;
154         #10; // wait for operation to complete
155
156         if ($signed(Z) != expected_result) begin
157             $display("Test Failed: op=%d, a=%d, b=%d -> Expected result=%d but got
result=%d",
158                 op, a, b, expected_result, Z);
159         end
160     end
161 endtask
162
163 // Test procedure
164 initial begin
165     test_op(1 << `ADD, 32'sd10, 32'sd5, 32'sd15); // ADD: 10 + 5 = 15
166     test_op(1 << `SUB, 32'sd15, 32'sd5, 32'sd10); // SUB: 15 - 5 = 10
167     test_op(1 << `NEG, 32'sd7, 32'sd0, -32'sd7); // NEG: -7
168     test_op(1 << `MUL, 32'sd4, 32'sd3, 32'sd12); // MUL: 4 * 3 = 12
169     test_op(1 << `DIV, 32'sd20, 32'sd5, 32'sd4); // DIV: 20 / 5 = 4
170
171     #340; // wait before bitwise and shift operations
172
173     test_op(1 << `AND, 32'hF0F0F0F0, 32'h0F0F0F0F, 32'h00000000); // AND
174     test_op(1 << `OR, 32'hF0F0F0F0, 32'h0F0F0F0F, 32'hFFFFFFF); // OR
175     test_op(1 << `ROR, 32'h80000001, 32'd1, 32'hC0000000); // Rotate Right
176 (example) test_op(1 << `ROL, 32'h40000000, 32'd1, 32'h80000000); // Rotate Left
177     test_op(1 << `SLL, 32'h00000001, 32'd2, 32'h00000004); // Shift Left Logical
178     test_op(1 << `SRA, 32'h80000000, 32'd2, 32'hE0000000); // Shift Right
Arithmetic
179     test_op(1 << `SRL, 32'h80000000, 32'd2, 32'h20000000); // Shift Right Logical
180     test_op(1 << `NOT, 32'hAAAAAAAA, 32'd0, 32'h55555555); // NOT
181
182     $display("Testbench completed successfully");
183
184     $stop;
185 end
186
187 endmodule
188

```