```
2
         Non-restoring 32-bit division with quotient placed in Z[31:0] and remainder places in
      Z[63:32].
 3
         Operations takes 32 cycles to complete.
     module DIV(
          input [31:0] Q, // Dividend
input [31:0] M, // Divisor
 9
10
          input clk, resetn,
11
12
          output [31:0] quotient,
13
          output [31:0] remainder
14
15
      );
         reg [63:0] AQ_reg;
16
17
         integer count;
wire [31:0] M_signed = (M[31]) ? -M : M;
18
         wire [31:0] Q_signed = (Q[31]) ? -Q : Q;
19
20
21
22
23
24
25
26
27
28
29
31
32
         always @(posedge clk) begin
             if (~resetn) begin
                AQ_reg = 64'b0;
                count = 0;
             end
             else if (count == 0) begin
                count = count + 1;
33
34
35
36
37
38
39
                AQ_reg = {32'b0, Q_signed};
             end
             else if (count >= 1 && count <= 32) begin
40
                count = count + 1;
41
42
43
                AQ_reg = AQ_reg << 1;
44
45
46
47
                if (AQ_reg[63] == 1'b0) begin
                    AQ_{reg}[63:32] = AQ_{reg}[63:32] - M_{signed};
48
49
50
51
52
53
54
55
56
57
                end
                else begin
                    AQ_{reg}[63:32] = AQ_{reg}[63:32] + M_{signed};
                end
                AQ_{reg}[0] = (AQ_{reg}[63] == 1'b0) ? 1'b1 : 1'b0;
58
             end
59
60
             else if (AQ_reg[63] == 1) begin
61
                AQ_{reg}[63:32] = AQ_{reg}[63:32] + M_{signed};
63
64
             end
65
66
         end
67
68
69
70
         assign quotient = (M[31] \land Q[31])? -AQ_reg[31:0] : AQ_reg[31:0];
71
72
         assign remainder = AQ_reg[63:32];
73
      endmodule
```

```
76
        module DIV_tb;
 77
 78
             // Declare inputs as reg type
             reg [31:0] Q;
reg [31:0] M;
 79
 80
 81
             reg clk, resetn;
 82
             // Declare outputs as wire type
wire [31:0] quotient;
wire [31:0] remainder;
 83
 84
 85
 86
 87
             // Instantiate the DIV module
 88
             DIV uut (
 89
                  Q(Q),
                  M(M),
 90
 91
                  .clk(clk),
 92
                  .resetn(resetn),
 93
                  .quotient(quotient)
 94
                  .remainder(remainder)
 95
             );
 96
 97
             // Clock generation
             always begin

clk = 0;

forever #5 clk = ~clk;
 98
 99
100
101
             end
102
103
            initial begin
104
105
               resetn = 0;
106
               @ (posedge clk)
107
108
109
               resetn = 1;
               Q = 32'd38;
M = 32'd6;
110
111
112
113
               #340;
114
115
               @ (posedge clk)
116
117
               resetn = 0;
118
119
               @ (posedge clk)
120
               resetn = 1;
Q = 32'd100;
M = 32'd25;
121
122
123
124
               #340;
125
126
               @ (posedge clk)
127
128
               resetn = 0;
129
130
               @ (posedge clk)
131
132
               resetn = 1;
               Q = {0, {31{1'b1}}};
M = {0, {31{1'b1}}};
133
134
135
               #340:
136
137
               @ (posedge clk)
138
139
               resetn = 0;
140
141
               @ (posedge clk)
142
               resetn = 1;
Q = {0,{31{1'b1}}};
M = 32'b1;
143
144
145
               #340;
146
147
148
               @ (posedge clk)
149
```

```
150
151
152
153
                         resetn = 0;
                         @ (posedge clk)
                        resetn = 1;
Q = 32'b1;
M = 32'd50;
154
155
156
157
158
159
160
161
162
163
                         #340;
                         @ (posedge clk)
                         resetn = 0;
                         @ (posedge clk)
164
165
166
167
168
169
170
                  $stop;
            endmodule
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
```