```
// 64-bit adder with 4 adder_16b instances. This is a simple extension of adder_32b, thus
      no testbench was required for validation.
 3
     module adder_64b (
         input cin,
 6
7
         input [63:0] x, y,
         output cout, output [63:0] s
 8
 9
10
11
         // carry-in signal for each 16-bit sub-adder. We use 'h' to denote a 'hierarchical' carry.
12
         wire [4:0] hc;
13
         assign hc[0] = cin;
14
15
         // 'hierachical' Generate and Propagate signals.
16
         wire [3:0] hP, hG;
17
         // 4 adder_16b instances for each 16-bit subset of x and y.
18
19
         genvar i;
20
         generate
21
         for (i=0; i<4; i = i+1) begin : subadders
22
             adder_16b subadder (hc[i], x[16*i+15: 16*i], y[16*i+15: 16*i], hP[i], hG[i], s[16*i+15
      : 16*i]);
23
         end
24
25
         endgenerate
26
27
         // Hierarchical carries according to the lookahead framework.
         assign hc[1] = hG[0] \mid hP[0] \& cin;
assign hc[2] = hG[1] \mid hP[1] \& hG[0] \mid hP[1] \& hP[0] \& cin;
assign hc[3] = hG[2] \mid hP[2] \& hG[1] \mid hP[2] \& hP[1] \& hG[0] \mid hP[2] \& hP[1] & hP[0] &
28
29
30
         assign hc[4] = hG[3] \mid hP[3] \& hG[2] \mid hP[3] \& hP[2] \& hG[1] \mid hP[3] \& hP[2] \& hP[1] \& hG
      [0] \mid hP[3] \& hP[2] \& hP[1] \& hP[0] \& cin;
31
         assign cout = hc[4];
32
33
      endmodule
```

34