```
1
 2
3
         DataPath.v stands as the top-level module, instantiating all registers and the ALU. For Phase 1 purposes, all control signals are *simulated* to validate the correctness of
     datapath operations.
 4
5
6
7
8
9
      `timescale 1ns / 1ps
         DESIGN DECISION:
10
         Our group decided to incorporate as much vectorization as possible, given the sparsity
     of control signals such as:
         register enables, register 'reads', and ALU operation IDs. This allows for far cleaner
11
     and legible description, without loss of convenience associated to referencing registers by name.
13
14
         All register and operation IDs are associated their own indices. This is achieved with
     the following const. definitions.
15
         Enable signals for general purpose registers (like 'rXin') are grouped under GRin
16
     (One-Hot-Encoded).
         Enable signals for datapath registers (like 'PCin', 'IRin', 'MARin', 'MDRin', etc.) are
17
     grouped under_DPin (One-Hot-Encoded).
18
         Read signals for general purpose registers (like 'rXout') are grouped under GRout
      (One-Hot-Encoded).
19
         Read signals for datapath registers (like 'PCout', 'IRout', 'MARout', 'MDRout', etc.)
     are grouped under DPout (One-Hot-Encoded).
20
        ALU control signals (like 'add', 'sub', etc.) are grouped under ALUopp (One-Hot-Encoded).
21
22
23
24
25
      define PC 0
      define IR 1
26
      define Y 2
27
      define MAR 3
28
29
      define MDR 4
      define INPORT 5
30
      define OUTPORT 6
31
                   7 //Z used for Enable
      define Z
32
      define ZHI 8 //ZHI / ZLO used for outputs
33
34
      define ZLO 9
      define HI 10
35
      define LO 11
      define READ 12
36
37
38
      `define ADD 0
39
      define SUB 1
40
      define NEG 2
41
      define MUL 3
42
      define DIV 4
43
       define AND 5
44
      define OR
      define ROR 7 define ROL 8
45
46
47
      define SLL 9
48
49
      define SRA 10
      define SRL 11
50
      define NOT 12
51
52
53
      define INC 13
     module DataPath (
         /******Control Signals*****/
55
         input clk, clr,
56
57
         //Register Write Control
58
         input [15:0] GRin.
59
         input [15:0] DPin,
60
61
         //Register Read Control
         input [15:0] GRout,
input [15:0] DPout,
62
63
64
65
         //ALU Control
         input [15:0] ALUopp,
66
```

```
//Input for Disconnected register ends (INPortIn)
 68
                     [31:0]INPORTin,
[31:0]Mdatain,
 69
            input
 70
            input
           //Output Disconnected Register ends (IRout, MARout, OUTPORTout) output [31:0] IRout, output [31:0] MARout,
 73
74
75
76
77
            output [31:0] OUTPORTout, output [31:0] BusMuxInMDR
        );
 78
79
80
            wire [31:0] BusMuxOut;
 81
 82
            wire [31:0] BusMuxInGR;
 83
                   [31:0]
                           BusMuxInGR2;
            wire
 84
            wire
                   [31:0]
                           BusMuxInPC;
 85
                  [31:0] BusMuxInINPORT;
            wire
 86
            wire [31:0] BusMuxInHI;
 87
            wire [31:0] BusMuxInLO;
 88
           wire [31:0] YtoA;
wire [63:0] CtoZ;
 89
 90
 91
 92
            wire [63:0] ZtoBusMux;
 93
 94
            wire GR_Read;
 95
            assign GR_Read = |GRout;
 96
 97
            wire [31:0] MDRin;
 98
            assign MDRin = DPin[`READ] ? Mdatain : BusMuxOut ;
 99
100
            // General Purpose Register instantiation
101
            RO_R15_GenPurposeRegs GR(clk, clr, BusMuxOut, GRin, GRout, BusMuxInGR, BusMuxInGR2);
102
103
            // All Datapath Register instantiations.
104
            register PC
                                    (clr, clk, DPin[\PC], BusMuxOut, BusMuxInPC);
105
            register IR
                                    (c]r, c]k, DPin[\[ IR], BusMuxOut, IRout);
                                    (clr, clk, DPin[ Y], BuSMuxOut, YtoA);
(clr, clk, DPin[ Y], BuSMuxOut, MAROut);
(clr, clk, DPin[ MAR], BuSMuxOut, MAROut);
(clr, clk, DPin[ MDR], MDRin, BuSMuxInMDR);
(clr, clk, DPin[ INPORT], INPORTin, BuSMuxInINPORT);
(clr, clk, DPin[ OUTPORT], BuSMuxOut, OUTPORTOUt);
(clr, clk, DPin[ HI], BuSMuxOut, BuSMuxInHI);
(clr, clk, DPin[ Cl], BuSMuxOut, BuSMuxInLO);
106
            register Y
107
            register MAR
108
            register MDR
            register INPORT register OUTPORT
109
110
            register HI
111
            register LO
112
113
            register Z
                                    (clr, clk, DPin[`Z] , CtoZ, ZtoBusMux);
114
                defparam Z.DATA_WIDTH_IN = 64;
115
                            Z.DATA\_WIDTH\_OUT = 64;
116
117
            // Bus
118
            Bus DataPathBus
                                    (BusMuxInGR, BusMuxInHI, BusMuxInLO, ZtoBusMux[63:32], ZtoBusMux[31:0],
         BusMuxInPC, BusMuxInMDR, BusMuxInINPORT
                                     GR_Read, DPout[`HI], DPout[`LO], DPout[`ZHI], DPout[`ZLO], DPout[`PC],
119
         DPout[`MDR], DPout[`INPORT], BusMuxOut );
120
121
            // ALU
122
            ALU DP_ALU
                                    (YtoA, BusMuxOut, ALUopp, clk, CtoZ);
123
124
        endmodule
125
126
127
128
       module datapath_tb();
129
130
            // Control Signals
131
            reg clk, clr;
132
133
            // Register Write Control
134
            reg [15:0] GRin;
135
            reg [15:0] DPin;
136
137
            // Register Read Control
138
            reg [15:0] GRout;
```

Date: February 06, 2025

```
139
         reg [15:0] DPout;
140
141
         // ALU Control
         reg [15:0] ALUopp;
142
143
144
         // Input for Disconnected register ends (INPortIn)
145
         reg [31:0] INPORTin;
         reg [31:0] Mdatain;
146
147
          // Output Disconnected Register ends (IRout, MARout, OUTPORTout)
148
         wire [31:0] IRout;
         wire [31:0] MARout;
149
         wire [31:0] OUTPORTout;
150
151
         wire [31:0] BusMuxInMDR;
152
153
          // Unit Under Test
154
         DataPath UUT (clk, clr, GRin, DPin, GRout, DPout, ALUopp, INPORTin, Mdatain, IRout,
      MARout, OUTPORTout, BusMuxInMDR);
155
156
         // Establishing Clock Behaviour
157
         parameter clock_period = 20;
158
          initial begin
159
             c1k \ll 0;
160
            forever #(clock_period/2) clk <= ~clk;</pre>
161
         end
162
163
         initial begin
164
             //----Default Values----//
165
166
             // Clear signal
167
             clr <= 0;
168
             // Register Identifiers: GR = General Register, DP = Datapath Register
             GRin <= 16'b0; DPin <= 16'b0; GRout <= 16'b0; DPout <= 16'b0;
169
170
             //ALU Control.
171
            ALUopp \leq 16'b0
             // Memory Data in.
172
173
             Mdatain <= 32'b0;
174
175
176
            @(posedge clk)
177
             //----Preset R3----//
178
179
             load_reg(4'd2, -{32'd374});
180
             //----Preset R7----//
181
182
183
            load_reg(4'd6, {32'd10});
184
185
186
            //-----AND R4, R3, R7-----//
187
            T0 ();
T1 (32'h81300000);
188
189
            T2 ();
T3 (4'd2);
T4 (4'd6, `MUL);
T5 (4'd0, 1'b1); //HILO
190
191
192
193
194
195
196
            @(posedge clk)
197
            $stop;
198
         end
199
         task load_reg (input [3:0] reg_id, input [31:0] value);
200
201
            begin
                Mdatain <= value; DPin[`READ] <= 1; DPin[`MDR] <= 1;
202
203
204
                @(posedge clk)
                Mdatain <= 32'b0; DPin[READ] <= 0; DPin[MDR] <= 0; // Reset from previous cycle
205
206
                DPout[`MDR] <= 1; GRin[reg_id] <= 1;</pre>
207
208
                @(posedge clk)
209
                DPout[`MDR] <= 0; GRin[reg_id] <= 0;</pre>
210
            end
211
         endtask
```

212

```
213
          task T0 ();
214
             begin
                 DPout[`PC] <= 1; DPin[`MAR] <= 1; ALUopp[`INC] <= 1; DPin[`Z] <= 1; // MAR <-</pre>
215
       [PC], PC \leftarrow [PC] + 1
                 @(posedge clk)
216
217
                 DPout[`PC] <= 0; DPin[`MAR] <= 0; ALUopp[`INC] <= 0; DPin[`Z] <= 0;</pre>
218
              end
219
          endtask
220
221
          task T1 (input [31:0] op_code);
222
              begin
223
                 DPout[`ZLO] <= 1; DPin[`PC] <= 1;</pre>
                                                           // Accept incremented value.
                 DPin[`MDR] <= 1; DPin[`READ] <= 1; Mdatain <= op_code; // MDR <- op_code</pre>
226
                 @(posedge clk)
227
                 DPout[`ZLO] <= 0; DPin[`PC] <= 0;</pre>
228
                 DPin[ MDR] <= 0; DPin[ READ] <= 0; Mdatain <= 32'b0;</pre>
229
              end
230
          endtask
231
          task T2 ();
232
233
             begin
                 DPout[`MDR] <= 1; DPin[`IR] <= 1; // IR <- [MDR] (op_code)</pre>
235
236
                 @(posedge clk)
                 DPout[`MDR] <= 0; DPin[`IR] <= 0;</pre>
238
             end
239
          endtask
240
241
          task T3 (input [3:0] reg_id);
242
             begin
243
                 GRout[reg_id] <= 1; DPin[`Y] <= 1; // Y <- [GR[reg_id]]
244
245
                 @(posedge clk)
                 GRout[reg_id] <= 0; DPin[`Y] <= 0;</pre>
246
247
             end
248
          endtask
249
          task T4 (input [3:0] reg_id, input [3:0] opp);
250
251
              begin
                 GRout[reg_id] <= 1; ALUopp[opp] <= 1; DPin[`Z] <= 1; // Z <- [Y] opp [GR[reg_id]]
if (opp == `DIV) begin
    repeat (34) begin</pre>
                        @(posedge clk);
256
                     end
                 end
258
                 @(posedge clk)
259
                 GRout[reg\_id] \leftarrow 0; ALUopp[opp] \leftarrow 0; DPin[`Z] \leftarrow 0;
260
              end
261
          endtask
262
263
          task T5 (input [3:0] reg_id, input HILO);
264
              begin
265
                 DPout[`ZLO] <= 1;
                 if (HILO)
266
267
                     DPin[`LO] <= 1;
268
269
                     GRin[reg_id] <= 1; // GR[reg_id] <- [ZLO]</pre>
270
271
                 @(posedge clk)
272
                 DPout[`ZLO] <= 0; GRin[reg_id] <= 0; DPin[`LO] <= 0;</pre>
273
             end
274
          endtask
275
276
          task T6 ();
277
             begin
278
                 DPout[`ZHI] <= 1; DPin[`HI] <= 1;</pre>
279
280
                 @(posedge clk)
281
                 DPout[`ZHI] <= 0; DPin[`HI] <= 0;</pre>
282
             end
283
          endtask
284
```

285 286 endmodule 287