

```
1  /*
2  Ram block implements a modular sized RAM block with a synchronous write and asynchronous
3  read
4  Depth and width parameters can be used to change the capacity and word size respectively
5
6  Design Issue
7  Due to limitation the group faced with readmemh an Absolute path must be used to the
8  ram.txt file
9  This must be changed on every device that runs the project
10 */
11
12 module ram #(
13     // for modularity
14     parameter depth = 9,
15     parameter width = 32
16 ) (
17     input clk, wr_en,
18     input [depth-1:0] r_addr, w_addr,
19     input [width-1:0] w_data,
20     output [width-1:0] r_data
21 );
22
23 // Internal memory array consisting of 2^depth, width-lengthed registers.
24 // This definition enforces a right-to-left increasing bit significance, and an
25 up-to-down addressing scheme.
26 reg [width-1:0] memory_array [0:2**depth-1];
27
28 initial $readmemh(
29     "C:/Users/foste/Documents/3rd_Year_24-25/ELEC374/ELEC374_MINI_SRC/ram.txt", memory_array);
30
31 // r_data1/2 are immediately available as r_addr1/2 is presented to the RF
32 // Two read addresses are supported by the register file should we choose to implement a
33 3-bus design in later phases.
34 assign r_data = memory_array[r_addr];
35
36 // Data writes are synchronous to clk with wr_en high.
37 always @(posedge clk) begin
38     if (wr_en) memory_array[w_addr] <= w_data;
39 end
40 endmodule
```