```
/*----*/
 3
 4
       16-bit adder with 4 CLA_4b instances. This module does not incorporate a carry-out
     signal, given that it is solely used in Carry-lookahead adders of higher degree of hierarchy. This also warrants the need of 2nd
 5
     order propagate/generate signals as outputs.
6
8
    module adder_16b (
9
        input cin, // Input carry
       input [15:0] x, y, // Summands
output Ppp, Gpp, // 2nd order propagate/generate
output [15:0] s // output sum
10
11
12
13
14
        // carry signal for each 4-bit sub-adder. We use 'h' to denote a 'hierarchical' carry.
15
16
        wire [3:0] hc;
17
        assign hc[0] = cin;
18
19
        // 'hierachical' Generate and Propagate signals.
20
        wire [3:0] hP, hG;
21
22
        // 4 CLA_4b instances for each 4-bit subset of x and y.
23
        genvar i;
24
25
        generate
        for (i=0; i<4; i = i+1) begin : subadders
26
27
          CLA_4b subadder (hc[i], x[4*i+3: 4*i], y[4*i+3: 4*i], hP[i], hG[i], s[4*i+3: 4*i]);
28
        endgenerate
29
30
31
        // Hierarchical carries according to the lookahead framework.
       32
33
     cin;
        // hc[4] not necessary since adder_16b is itself a subadder.
35
       36
37
     ];
38
39
    endmodule
40
41
     /*----*/
42
43
44
     // 4-bit Carry-Lookahead block used in the top-level hierarchy.
     module CLA_4b (
45
        input cin,
       input [3:0] x, y,
output Pp, Gp, // 1st order propagate/generate.
output [3:0] s
46
47
48
49
50
51
        // Carry signal for each bit stage
52
        wire [3:0] c;
53
        assign c[0] = cin;
54
55
        // Generate and Propagate signals for each bit stage
56
57
        wire [3:0] P, G;
58
        // bcell instances for each bit stage.
59
        genvar i;
60
        generate
61
        for (i=0; i<4; i = i+1) begin : bcells
62
          bcell BC (x[i], y[i], c[i], s[i], P[i], G[i]);
63
64
        endgenerate
65
       // Verbose expressions for each carry are required to minimize gate delays from fitter's
66
     perspective.
        // Compare with c[i+1] = G[i] \mid P[i] \& c[i] in RTL viewer.
        assign c[1] = G[0] \mid P[0] \& cin;
68
        assign c[2] = G[1] \mid P[1] \& G[0] \mid P[1] \& P[0] \& cin;
69
```

```
assign c[3] = G[2] | P[2] & G[1] | P[2] & P[1] & G[0] | P[2] & P[1] & P[0] & cin;
          // The 2nd level CL hierarchy will produce c[4] carries under the 'lookahead' framework
       - no need to derive internally.
// using Pp and Gp (P', G') below
assign Pp = P[3] & P[2] & P[1] & P[0];
assign Gp = G[3] | P[3] & G[2] | P[3] & P[2] & G[1] | P[3] & P[2] & P[1] & G[0];
 75
 76
77
       endmodule
 78
 79
       /*----*/
 80
       // Bit cell producing Generate and Propagate signals for each xi, yi, ci tuple as presented
 81
       in lecture.
 82
      module bcell (
 83
          input xi, yi, ci,
output si, Pi, Gi
 84
 85
 86
 87
          assign Pi = xi \land yi;
 88
          assign si = Pi ^ ci;
 89
          assign Gi = xi & yi;
 90
 91
       endmodule
 92
 93
 94
       /*-----*/
 95
 96
      module adder_16b_testbench();
 97
 98
          reg cin;
 99
          reg [15:0] x, y;
          wire Ppp, Gpp;
wire [15:0] s;
100
101
102
103
          adder_16b dut (cin, x, y, Ppp, Gpp, s);
104
105
          // Further testcases were validated during the design phase, but only three edge cases
      were kept for submission clarity.
106
          initial begin
             // Test 1: Small positive values cin = 0; x = 16'b0000\_0000\_0000\_0101; y = 16'b0000\_0000\_1011; #10; $display("Test 1: cin = %b, x = %b, y = %b, s = %b, Ppp = %b, Gpp = %b", cin, x, y, s,
107
108
109
        Ppp, Gpp);
110
111
             // Test 2: Mixed range values
             cin = 0; x = 16'b0000_1000_0000_11111; y = 16'b0001_0111_1100_1100; #10;
112
113
             sdisplay("Test 2: cin = %b, x = %b, y = %b, s = %b, Ppp = %b, Gpp = %b", cin, x, y, s,
        Ppp, Gpp);
114
             // Test 3: Maximum 16-bit values
115
116
             cin = 0; x = 16'b1111_1111_1111_1111; y = 16'b1111_1111_1111_1111; #10;
             sdisplay("Test 3: cin = %b, x = %b, y = %b, s = %b, Ppp = %b, Gpp = %b", cin, x, y, s,
117
        Ppp, Gpp);
118
119
             $stop;
          end
120
121
       endmodule
122
```