```
define PC 0
      define IR <mark>1</mark>
define Y <mark>2</mark>
      `define MAR 3
       define MDR 4
       define INPORT 5
       define OUTPORT 6
       define Z 7 //Z used for Enable define ZHI 8 //ZHI / ZLO used for outputs
       define ZLO 9
       define HI 10
       define LO <mark>11</mark>
       define READ <mark>12</mark>
       define C 13
      `define ADD 0
      `define SUB 1
       define NEG 2
       define MUL 3
       define DIV 4
       define AND 5 define OR 6
       define ROR 7
       define ROL 8
       define SLL 9
       define SRA 10
      `define SRL 11
`define NOT 12
`define INC 13
     module Control (
          // External Inputs
         input reset, stop, clk,
          // Datapath Inputs
          input CON,
         input [31:27] IRop,
         // Execution Control Signals
43
         output reg clr, CONin, RAM_wr,
44
45
          // General Purpose Register Control
46
         output reg Gra, Grb, Grc, Rin, Rout, BAout,
47
48
          // Datapath Register Control
49
         output reg [15:0] DPin, DPout,
50
51
52
53
54
55
56
57
          // ALU Control
         output [15:0] ALUopp,
         // Status indicator
         output run
58
59
60
61
         //----- INTERNAL REGISTERS -----//
62
          reg [4:0] ps, ns; // State Registers
reg [3:0] op; // ALU operation state.
63
64
65
66
67
         //----//
68
         //-----PARAMETER DEFINITIONS -----//
70
71
         // IR op code labels
         parameter LD = 5'b00000, LDI = 5'b00001, ST = 5'b00010,
72
                      ADD = 5'b00011', SUB = 5'b00100', AND = 5'b00101', OR = 5'b00110', ROR = 5'b00111',
73
      ROL = 5'b01000, SHR = 5'b01001, SHRA = 5'b01010, SHL = 5'b01011, ADDI = 5'b01100, ANDI = 5'b01101, ORI = 5'b01110, DIV = 5'b01111, MUL = 5'b10000, NEG = 5'b10001, NOT = 5'b10010,
74
```

```
75
                         BR = 5'b10011, JAL = 5'b10100, JR = 5'b10101, JR = 5'b10110, JR = 5'b10110, JR = 5'b10111,
       MFLO = 5'b11000, MFHI = 5'b11001,
 76
                         NOP = 5'b11010, HALT = 5'b11011;
 77
 78
            // State variable labels
       parameter Treset = 5'b11111, Thalt = 5'b11110, T0 = 5'b00000, T1 = 5'b00001, T2 = 5'b00010, T3 = 5'b00011, // States common to all instructions

T4ALU = 5'b00100, T4dm = 5'b00101, T4ALUimm = 5'b00110, T4nn = 5'b00111, T4br = 5'b01000, T4ldst = 5'b01001, T4jal = 5'b01010, // T4 states

T5ALU = 5'b01011, T5br = 5'b01100, T5ldi = 5'b01101, T5ld = 5'b01110, T5st =
 79
 80
 81
        5'b01111, // T5 states
 82
                         T6dm = 5'b10000, T6br = 5'b10001, T6ld = 5'b10010, T6st = 5'b10011, // T6states
                         T71d = 5'b10100', T7st = 5'b10101'; // T7 states
 83
 84
 85
 86
            //----//
 87
 88
 89
            //----- NEXT-STATE LOGIC AND CONTROL SIGNAL ASSERTION ------//
 90
 91
 92
            always @(*) begin
 93
                // Default all control signals to zero.
 94
                zeroes ();
 95
 96
                // Assert next state behaviour and control signals according to present state.
 97
 98
                    // INSTRUCTION FETCH STAGE
 99
                    T0:
100
                    begin
101
                       ns = T1;
                       DPout[\hat{P}C] = 1'b1;
102
                       DPin[]MAR] = 1'b1;
103
                       DPin[^Z] = 1'b1;
104
105
                    end
106
107
                    T1:
108
                    begin
109
                       ns = T2;
                       DPout[`ZLO] = 1'b1;
110
                       DPin[ PC] = 1'b1;
DPin[ MDR] = 1'b1;
DPin[ READ] = 1'b1;
111
112
113
114
                    end
115
116
                    T2:
117
                    begin
118
                       ns = T3;
                       DPout[`MDR] = 1'b1;
DPin[`IR] = 1'b1;
119
120
121
122
123
                    // DECODE STAGE
124
                    T3: case(IRop[31:27])
125
                               MUL, DIV:
126
                                begin
127
                                   ns = T4dm;
128
                                   Rout = 1'b1;
                                   Gra = 1'b1;
129
130
                                   DPin[Y] = 1'b1;
131
132
133
                                ADD, SUB, AND, OR, ROR, ROL, SHR, SHRA, SHL:
134
                               begin
135
                                   ns = T4ALU;
136
                                   Rout = 1'b1;
                                   Grb = 1'b1;
137
138
                                   DPin[`Y] = 1'b1;
139
140
141
                               ADDI, ANDI, ORI:
142
                                begin
143
                                   ns = T4ALUimm;
                                   Rout = 1'b1;
Grb = 1'b1;
DPin[`Y] = 1'b1;
144
145
146
```

```
NEG, NOT:
begin
    ns = T4nn;
    Rout = 1'b1;
Grb = 1'b1;
DPin[`Y] = 1'b1;
begin
    ns = T4br;
    Rout = 1'b1;
    Gra = 1'b1;
    CONin = 1'b1;
LD, LDI, ST:
begin
    ns = T4ldst;
    BAout = 1'b1;
Grb = 1'b1;
DPin[`Y] = 1'b1;
JAL:
begin
    ns = T4jal;
Rin = 1'b1;
Grb = 1'b1;
    DPout[`PC] = 1'b1;
JR:
begin
   ns = T0;
Rout = 1'b1;
Gra = 1'b1;
    DPin[PC] = 1'b1;
end
HALT:
    ns = Thalt;
IN:
begin
    ns = T0;
Rin = 1'b1;
Gra = 1'b1;
    DPout[`INPORT] = 1'b1;
OUT:
begin
    ns = T0;
Rout = <mark>1'b1</mark>;
    Gra = 1'b1:
    DPin[`OUTPORT] = 1'b1;
end
MFLO:
begin
    ns = T0;
Rin = 1'b1;
    Gra = 1'b1;
    DPout[`LO] = 1'b1;
end
MFHI:
begin
    ns = T0;
    Rin = 1'b1;
Gra = 1'b1;
DPout[`HI] = 1'b1;
end
```

end

223

```
224
225
                             default: ns = T0;
226
                          endcase
227
228
                  // T4-T7 ACCORDING TO DECODE STAGE.
                  // T4 Steps.
230
                  T4dm:
231
                  begin
232
                      ns = T5ALU;
                      Rout = 1'b1;
Grb = 1'b1;
233
234
                      DPin[`Z] = 1'b1;
235
236
                  end
237
                  T4ALU:
238
                  begin
240
                      ns = T5ALU;
                      Rout = 1'b1;
241
                      Grc = 1'b1;
242
                      DPin[`Z] = 1'b1;
243
244
                  end
245
246
                  T4ALUimm:
247
                  begin
                      ns = T5ALU;
248
                      DPout[`C] = 1'b1;
249
250
                      DPin[`Z] = 1'b1;
251
                  end
253
                  T4nn:
254
                  begin
                      ns = T5ALU;
                      Rout = 1'b1;
Grb = 1'b1;
DPin[`Z] = 1'b1;
256
257
258
259
                  end
260
                  T4br: if (CON) begin
ns = T5br;
261
262
                             DPout[PC] = 1'b1;
263
                             DPin[\(\bar{Y}\)] = 1'b1;
264
265
266
                          else ns = T0;
267
268
                  T4ldst:
269
                  begin
                      DPout[`C] = 1'b1;
DPin[`Z] = 1'b1;
270
271
272
273
                      if (IRop[31:27] == ST) ns = T5st;
                      else if (IRop[31:27] == LD) ns = T5ld;
274
275
                      else ns = T5ldi;
276
                  end
277
                  T4jal:
279
                  begin
                      ns = T0;
280
                      Rout = 1'b1;
281
                      Gra = 1'b1;
282
                      DPin[PC] = 1'b1;
283
284
285
                  // T5 Steps.
286
                  T5ALU:
287
288
                  begin
                      DPout[`ZLO] = 1'b1;
if (IRop[31:27] == MUL || IRop[31:27] == DIV) begin
289
290
                         ns = T6dm;
DPin[`LO] = 1'b1;
292
293
                      end
294
                      else begin
                         ns = T0;
Rin = 1'b1;
295
296
297
                          Gra = 1'b1;
298
                      end
```

```
299
                   end
300
301
                   T5br:
302
                   begin
303
                       ns = T6br;
                       DPout[`C] = 1'b1;
DPin[`Z] = 1'b1;
304
305
306
307
308
                   T5st:
309
                   begin
310
                       ns = T6st;
311
                       DPout[`ZLO] = 1'b1;
312
                       DPin[`MAR] = 1'b1;
313
314
                   T51d:
315
316
                   begin
                       ns = T61d;
317
318
                       DPout[`ZLO] = 1'b1;
319
                       DPin[`MAR] = 1'b1;
320
                   end
321
322
                   T51di:
323
                   begin
324
                       ns = T0:
325
                       DPout[`ZLO] = 1'b1;
                       Gra = 1'b1;
326
327
                       Rin = 1'b1;
                   end
329
330
                   T6st:
331
                   begin
332
                       ns = T7st;
333
                       DPin[`MDR] = 1'b1;
                       Gra = 1'b1;
Rout = 1'b1;
334
335
336
                   end
337
                   T61d:
338
339
                   begin
                       ns = T7ld;
DPin[`MDR] = 1'b1;
DPin[`READ] = 1'b1;
340
341
342
343
                   end
344
                   T6br:
345
346
                   begin
347
                       ns = T0;
                       DPout[`ZLO] = 1'b1;
DPin[`PC] = 1'b1;
348
349
350
351
352
                   T6dm:
353
                   begin
354
                       ns = T0;
                       DPout[`ZHI] = 1'b1;
DPin[`HI] = 1'b1;
355
356
357
                   end
358
359
                   T71d:
360
                   begin
361
                       ns = T0;
                       DPout[`MDR] = 1'b1;
Gra = 1'b1;
362
363
                       Rin = 1'b1;
364
365
                   end
366
367
                   T7st:
368
                   begin
369
                       ns = T0;
                       RAM_wr = 1'b1;
370
371
                   end
372
373
                   Treset:
374
                   begin
```

Date: March 27, 2025

Control.v

```
clr = 1'b1;
376
                  ns = T0;
               end
               Thalt: ns = Thalt;
380
               default: ns = Thalt;
            endcase
382
         end
383
384
         //----//
385
386
387
         //----- STATE TRANSITIONS -----//
388
         always @(posedge clk) begin
389
390
            if (reset) begin
391
               ps <= Treset;</pre>
392
               op <= 4'b0;
393
            end
394
            else if (stop)
395
               ps <= Thalt;</pre>
396
            else
397
               ps <= ns;
               if (ps == T3) // Assign op only when exiting T3
398
399
                  op \leftarrow op_to_alu(IRop[31:27]);
400
         end
401
         //----//
402
403
404
         //----- MODULE FUNCTIONS -----//
405
406
407
            function [3:0] op_to_alu (input [4:0] op_code);
408
            begin
409
               case (op_code)
                  ADD, ADDI, LD, ST, LDI, BR:
                                                op_{to}alu = ADD;
410
                                           `SUB;
411
                              op_to_alu =
                                          AND;
412
                  AND, ANDI:
                              op_to_alu =
                              op_to_alu =
                  OR , ORI :
413
414
                  ROR:
                              op_to_alu = ROR;
415
                              op_{to} = ROL;
                  ROL:
                                          SRL;
416
                  SHR:
                              op_to_alu =
                  SHRA:
                              op_to_alu =
                                           SRA;
                                          `SLL;
418
                              op_to_alu =
                  SHL:
                              op_to_alu = `DIV
419
                  DIV:
420
                              op_to_alu =
                  MUL:
                                          `MUL;
                              op_to_alu =
421
                  NEG:
                              op_to_alu = NOT;
422
                  NOT:
                              op_{to} = 4'b0;
423
                  default:
424
               endcase
            end
425
426
         endfunction
427
         assign ALUopp = (ps == T0) ? 1'b1 << inc : 1'b1 << op;
428
429
         assign run = ~(ps == Thalt);
431
         task zeroes();
432
            begin
               clr = 0; CONin = 0;
               Gra = 0; Grb = 0; Grc = 0; Rin = 0; Rout = 0; RAM_wr = 0;
434
435
               DPin = 16'b0; DPout = 16'b0;
436
            end
437
         endtask
438
439
      endmodule
440
441
442
443
444
445
      `timescale 1ns/1ps
446
447
      module Control_tb;
448
449
          // Inputs to DUT
                      reset, stop, clk, CON;
450
```

Project: mini_src_group_1

```
[31:27] IR; // Only bits 31:27 are used in decoding
452
453
           // Outputs from DUT
                        clr, CONin, RAM_wr;
Gra, Grb, Grc, Rin, Rout, BAout;
454
           wire
455
           wire
          wire [15:0] DPin, DPout, ALUopp;
456
457
           wire
458
459
           // Instantiate the Device Under Test (DUT)
460
           Control uut (
461
               .reset(reset),
               .stop(stop),
462
463
               .clk(clk)
464
               .CON(CON),
465
               .IR(IR)
               .clr(clr)
466
467
               .CONin(CONin)
468
               .RAM_wr(RAM_wr),
469
               .Gra(Gra),
470
               .Grb(Grb),
471
               .Grc(Grc),
472
               .Rin(Rin)
473
               .Rout(Rout)
474
               .BAout(BAout),
475
               .DPin(DPin)
476
               .DPout(DPout)
477
               .ALUopp(ALUopp),
478
               .run(run)
479
          );
480
481
           // Clock generation: 10 ns period
           initial begin
482
483
               c1k = 0;
               forever #5 clk = ~clk;
484
485
           end
486
487
           // Task to run simulation for a given number of clock cycles
488
           task run_cycles(input integer n);
489
               integer i;
490
               begin
491
                   for(i = 0; i < n; i = i + 1)
                        @(posédge clk);
492
493
               end
494
          endtask
495
496
           // Task to apply an instruction and wait for the expected number of cycles.
497
           // We use the expected cycle count to wait until the FSM should have returned to TO.
498
           // Optionally, the branch instruction takes a CON input.
499
           task apply_instruction(input [4:0] instr, input integer expected_cycles, input con_val);
500
               begir
501
                   $display("\n[%0t] Applying instruction: %b, CON = %b" , $time, instr, con_val);
502
                   IR = instr:
503
                   CON = con_val;
504
505
                   run_cycles(expected_cycles);
506
507
                   // Check if the FSM has returned to TO (the instruction fetch state)
                     ' (Note: In this design TO is used as the starting/fetch state.)
508
509
                   if(uut.ps !== 5'b00000)
510
                        $display("WARNING: FSM did not return to TO after %Od cycles. Current state
      = %b", expected_cycles, uut.ps);
511
512
                        $display("PASSED: FSM returned to TO as expected after %0d cycles" ,
      expected_cycles);
513
           endtask
514
515
           // Main stimulus sequence
516
517
           initial begin
               $display("Starting Control Module Testbench");
// Initialize signals
518
519
520
               reset = 1; stop = 0; CON = 0; IR = 5'b0;
521
               run_cycles(2); // Hold reset for a couple of cycles
522
               reset = 0;
               run_cycles(2); // Allow FSM to complete reset and move into TO
523
524
```

```
// FSM path: T0 -> T1 -> T2 -> T3 -> T4ALU -> T5ALU -> T0 (\sim6 cycles) // Instruction code for ADD is 5'b00011. apply_instruction(5'b00011, 6, 0);
                    // Test 1: ALU Operation (e.g. ADD)
                    /// Test 2: ALU Immediate Operation (e.g. ADDI)
// FSM path: T0 -> T1 -> T2 -> T3 -> T4ALUimm -> T5ALU -> T0 (~6 cycles)
// Instruction code for ADDI is 5'b01100.
apply_instruction(5'b01100, 6, 0);
532
533
534
536
537
                    /// Test 3: Negative Operation (NEG)
// FSM path: T0 -> T1 -> T2 -> T3 -> T4nn -> T5ALU -> T0 (~6 cycles)
// Instruction code for NEG is 5'b10001.
apply_instruction(5'b10001, 6, 0);
538
539
                    /// Test 4: Multiply (MUL) Operation
// FSM path: T0 -> T1 -> T2 -> T3 -> T4dm -> T5ALU -> T6dm -> T0 (~7 cycles)
// Instruction code for MUL is 5'b10000.
apply_instruction(5'b10000, 7, 0);
545
546
547
548
549
                    // Test 5: Division (DIV) Operation
550
                    // FSM path: Similar to MUL: TO -> T1 -> T2 -> T3 -> T4dm -> T5ALU -> T6dm -> T0
551
         (~7 cycles)
                    // Instruction code for DIV is 5'b01111.
apply_instruction(5'b01111, 7, 0);
553
554
555
                    // Test 6: Branch (BR) with false condition
                    // FSM path: When CON is false, T4br goes directly to T0:
// T0 -> T1 -> T2 -> T3 -> T4br -> T0 (~5 cycles)
// Instruction code for BR is 5'b10011.
apply_instruction(5'b10011, 5, 0);
557
558
560
561
562
                    // Test 7: Branch (BR) with true condition
563
                    // FSM path: When CON is true, branch takes the full path: 
// TO -> T1 -> T2 -> T3 -> T4br -> T5br -> T6br -> T0 (~7 cycles) apply_instruction(5'b10011, 7, 1);
564
565
567
568
                    // Test 8: Memory Load (LD)
                    // FSM path: T0 -> T1 -> T2 -> T3 -> T4ldst -> T5ld -> T6ld -> T7ld -> T0 (~8 cycles) // Instruction code for LD is 5'b00000. apply_instruction(5'b00000, 8, 0);
570
                    //-----
574
                    // Test 9: Memory Store (ST)
                    // FSM path: T0 -> T1 -> T2 -> T3 -> T4ldst -> T5st -> T6st -> T7st -> T0 (~8 cycles) // Instruction code for ST is 5'b00010. apply_instruction(5'b00010, 8, 0);
                                                                 -----
580
                    // Test 10: Jump and Link (JAL)
// FSM path: T0 -> T1 -> T2 -> T3 -> T4jal -> T0 (~5cycles)
// Instruction code for JAL is 5'b10100.
583
584
                    apply_instruction(5'b10100, 5, 0);
585
                                                                _____
586
                    /// Test 11: Jump Register (JR)
// FSM path: TO -> T1 -> T2 -> T3 -> TO (~4 cycles) because the control goes
587
588
        directly to TO in JR.
589
                    // Instruction code for JR is 5'b10101.
590
                    apply_instruction(5'b10101, 4, 0);
591
                                                        -----
592
                    // Test 12: IN Instruction
593
                    // FSM path: T0 -> T1 -> T2 -> T3 -> T0 (~5 cycles) // Instruction code for IN is 5'b10110.
595
                    apply_instruction(5'b10110, 4, 0);
596
597
                    //-----
598
```

636

```
599
                // Test 13: OUT Instruction
                // FSM path: T0 -> T1 -> T2 -> T3 -> T0 (~5 cycles)
// Instruction code for OUT is 5'b10111.
apply_instruction(5'b10111, 4, 0);
600
601
602
603
604
                // Test 14: MFLO Instruction
605
                // FSM path: T0 -> T1 -> T2 -> T3 -> T0 (~5 cycles)
// Instruction code for MFLO is 5'b11000.
apply_instruction(5'b11000, 4, 0);
606
607
608
609
                //-----
610
                // Test 15: MFHI Instruction
611
                // FSM path: T0 -> T1 -> T2 -> T3 -> T0 (~5 cycles)
612
                // Instruction code for MFHI is 5'b11001.
613
614
                apply_instruction (5'b11001, 4, 0);
615
                //-----
616
                // Test 16: HALT Instruction
617
618
                // FSM path: TO -> T1 -> T2 -> T3 -> Thalt and then remain in Thalt (~5 cycles)
                // Instruction code for HALT is 5'b11011.
619
                apply_instruction(5'b11011, 4, 0);
620
621
622
                // End simulation after a short delay
623
624
                $display("Simulation complete.");
625
                $stop;
626
           end
627
           // Optional: Monitor important signals and the FSM state
// (Accessing the internal state variable (ps) hierarchically from the DUT)
628
629
           initial begin
630
       $monitor("Time=%0t | FSM State=%b | IR=%b | clr=%b | CONin=%b | RAM_wr=%b | Gra=%b | Grb=%b | Grc=%b | Rin=%b | Rout=%b | BAout=%b",
631
                          $time, uut.ps, IR, clr, CONin, RAM_wr, Gra, Grb, Grc, Rin, Rout, BAout);
632
633
           end
634
635
       endmodule
```