```
3
         RO_R15_GenPurposeRegs is an abstraction layer for reg_file.v, given the control signals
     required in the project specification.
         It encodes the 16 one-hot-encoded enable and 'read' signals as 4-bit write and read
 4
     addresses to the register file.
 5
6
7
8
9
         DESIGN DECISIONS:
         We chose to *vectorize* the enable and read signals to provide more clarity to our design.
10
         Therefore, in all instantiations of this module, signals like 'rXin' are grouped as a
     single vector GRin.
         Similarly, signals like 'rXout' are grouped as a single vector GRout.
12
13
         Furthermore, this module incorporates two read ports in case we opt for a 3-bus design
     at a later phase.
15
16
     module R0_R15_GenPurposeRegs #(
17
         parameter ClrVal = 32'b\bar{0}
18
         input clk, reg_clear,
input [31:0] BusMuxOut,
input [15:0] GRin, // enable vector (One-Hot). IN refers to the perspective of the
19
20
21
     registers, not the Bus. input [15:0] GRoutA, // read vector (One-Hot). OUT refers to the perspective of the
22
     registers, not the Bus.
23
24
         output [31:0] BusMuxIn,
25
         output [31:0] BusMuxIn2
26
27
         wire [3:0] w_addr; // Encoded write address
wire [3:0] r_addrA; // Encoded read addresses
28
29
30
         wire
               [3:0] r_addrB;
         wire [31:0] w_data; // Write data from Bus.
31
32
         wire enable:
33
34
35
         //Encode 16 r..in signals to w_addr
36
37
         assign w_{addr}[0] = GRin[1] | GRin[3] | GRin[5] | GRin[7] | GRin[9] | GRin[11] | GRin[13]
      | GRin[15];
38
         assign w_addr[1] = GRin[2] \mid GRin[3] \mid GRin[6] \mid GRin[7] \mid GRin[10] \mid GRin[11] \mid GRin[14]
        GRin[15];
39
         assign w_addr[2] = GRin[4] \mid GRin[5] \mid GRin[6] \mid GRin[7] \mid GRin[12] \mid GRin[13] \mid GRin[14]
40
         assign w_addr[3] = GRin[8] | GRin[9] | GRin[10] | GRin[11] | GRin[12] | GRin[13] | GRin[
     14] |GRin[15];
41
42
         //Encode 16 r..out signals to r_addr
43
         assign r_addrA[0] = GRoutA[1] | GRoutA[3] | GRoutA[5] | GRoutA[7] | GRoutA[9] | GRoutA[11]
44
     ] | GROUTA[13] | GROUTA[15];
     assign \bar{r}_addrA[1] = \bar{G}RoutA[2] | \bar{G}RoutA[3] | \bar{G}RoutA[6] | \bar{G}RoutA[7] | \bar{G}RoutA[10] | \bar{G}RoutA[11] | \bar{G}RoutA[14] | \bar{G}RoutA[15];
45
46
         assign r_addrA[2] = GRoutA[4] | GRoutA[5] | GRoutA[6] | GRoutA[7] | GRoutA[12] | GRoutA[
     13] | GROUTA[14] | GROUTA[15];
assign r_addrA[3] = GROUTA[8] | GROUTA[9] | GROUTA[10] | GROUTA[11] | GROUTA[12] | GROUTA
47
     [13] | GROUTA[14] | GROUTA[15];
48
49
         // (To be edited if 3-bus design)
50
         assign r_addrB = r_addrA;
51
52
         // Mux BusMuxOut with default value for clear
53
54
         assign w_data = reg_clear ? ClrVal : BusMuxOut;
55
56
57
         // Enable logic: clear or any r..in signal
         // Using Reduction or to check if any value in encoded signal w_addr is 1
58
59
         assign enable = reg_clear | GRin[0] | (|w_addr);
60
```

```
// 16x32reg_file Module
reg_file RF(clk, enable, r_addrA, r_addrB, w_addr, w_data, BusMuxIn, BusMuxIn2);
endmodule
endmodule
file RF(clk, enable, r_addrA, r_addrB, w_addr, w_data, BusMuxIn, BusMuxIn2);
file RF(clk, enable, r_addrA, r_addrB, w_addr, w_data, BusMuxIn, BusMuxIn2);
file RF(clk, enable, r_addrA, r_addrB, w_addr, w_data, BusMuxIn, BusMuxIn2);
file RF(clk, enable, r_addrA, r_addrB, w_addr, w_data, BusMuxIn, BusMuxIn2);
file RF(clk, enable, r_addrA, r_addrB, w_addr, w_data, BusMuxIn, BusMuxIn2);
file RF(clk, enable, r_addrA, r_addrB, w_addr, w_data, BusMuxIn, BusMuxIn2);
file RF(clk, enable, r_addrA, r_addrB, w_addr, w_data, BusMuxIn, BusMuxIn2);
file RF(clk, enable, r_addrA, r_addrB, w_addr, w_data, BusMuxIn, BusMuxIn2);
file RF(clk, enable, r_addrA, r_addrB, w_addr, w_add
```