```
2
         ALU instantiates all computational units and selects the desired result based on a
      respective control signal.
 3
 4
5
6
     /*
         DESIGN DECISION:
         We chose to *vectorize* the control signals for design clarity.
8
         Therefore, signals like 'add', 'sub', etc. are grouped as ALUopp, which is one-hot
     encoded.
9
         We use the following const. definitions to refer to each control signal under an
      indexable framework.
10
11
12
      `define ADD <mark>0</mark>
13
      define SUB 1
14
       define NEG
      define MUL
15
      define DIV 4
16
17
      define AND 5
18
      define OR
19
       define ROR 7
20
       define ROL 8
21
       define SLL 9
      define SRA 10
22
23
24
25
      define SRL 11
       define NOT 12
      define INC 13
26
27
28
     module ALU (
         input [31:0] x, y, input [15:0] ALUopp
29
30
         input clk, // for division algorithm output reg [63:0] Z
31
32
33
34
35
         //----- ADD/SUB/NEG/INC -----//
36
37
         wire [31:0] adder_operand1, adder_operand2, input_to_XOR;
38
         assign input_to_XOR = (ALUopp[`NEG]) ? x : y;
39
         40
41
42
43
         assign adder_operand2 = input_to_XOR ^ {32{ALUopp[`SUB] | ALUopp[`NEG]}};
44
45
         wire [31:0] adder_result;
46
47
         // 32-bit CLA instance that covers all four instructions through careful selection of
     operands.
48
         adder_32b add (.x(adder_operand1), .y(adder_operand2), .cin(ALUopp[`SUB] | ALUopp[`NEG]),
       .s(adder_result), .cout());
49
50
51
52
53
54
55
         //----//
         wire [63:0] mult_result;
         multiplier_32b mul (.M(x), .Q(y), .result(mult_result));
         //-----//
56
57
         //wire [63:0] div_result;
//DIV divider(.Q(x), .M(y), .clk(clk), .resetn(ALUopp[`DIV]),
58
      .quotient(div_result[31:0]), .remainder(div_result[63:32]));
59
60
         //----- Shift and Rotate -----//
61
         // BARREL_SHIFT/ROTATE Design.
62
         reg [31:0] shift_result; always @(*) begin
63
64
             shift_result = x
65
            if (ALUopp[`SLL]) begin // Barrel shift left
  if (y[4]) shift_result = {shift_result[15:0], 16'b0};
  if (y[3]) shift_result = {shift_result[23:0], 8'b0};
  if (y[2]) shift_result = {shift_result[27:0], 4'b0};
  if (y[1]) shift_result = {shift_result[29:0], 2'b0};
66
67
68
69
70
```

```
if (y[0]) shift_result = {shift_result[30:0], 1'b0};
                end
 73
                else
                if (ALUopp[`SRL]) begin // Barrel shift right
  if (y[4]) shift_result = {16'b0, shift_result[31:16]};
 74
 75
                         (y[3]) shift_result = \{8'b0, shift_result[31:8]\};
 76
                         (y[2]) shift_result = \{4'b0', shift_result[31:4]\};
 77
                         (y[1]) shift_result = {2'b0, shift_result[31:2]};
 78
                     if
 79
                         (y[0]) shift_result = \{1'b0, shift_result [31:1]\};
 80
                end
 81
                else
 82
                if (ALUopp[`SRA]) begin // Barrel shift right arithmetic (>>>)
 83
                         (y[4]) shift_result = {{16{shift_result[31]}}}, shift_result[31:16]};
                     if (y[3]) shift_result = {{8{shift_result[31]}}, shift_result[31:8]};
if (y[2]) shift_result = {{4{shift_result[31]}}, shift_result[31:4]};
if (y[1]) shift_result = {{2{shift_result[31]}}, shift_result[31:2]};
if (y[0]) shift_result = {shift_result[31], shift_result[31:1]};
 84
 85
 86
 87
 88
                end
                else
 89
 90
                 if (ALUopp[`ROR]) begin // Barrel rotate right
 91
                         (y[4]) shift_result = {shift_result[15:0], shift_result[31:16]};
                         (y[3]) shift_result = {shift_result[7:0], shift_result[31:8]};
(y[2]) shift_result = {shift_result[3:0], shift_result[31:4]};
(y[1]) shift_result = {shift_result[1:0], shift_result[31:2]};
                     įf
 92
 93
                     if
                     if
 94
 95
                         (y[0]) shift_result = {shift_result[0], shift_result[31:1]};
 96
                end
 97
                else
 98
                 if (ALUopp[`ROL]) begin // Barrel rotate left
                     if (y[4]) shift_result = {shift_result[15:0], shift_result[31:16]};
if (y[3]) shift_result = {shift_result[23:0], shift_result[31:24]};
if (y[2]) shift_result = {shift_result[27:0], shift_result[31:28]};
if (y[1]) shift_result = {shift_result[29:0], shift_result[31:30]};
 99
100
101
102
103
                         (y[0]) shift_result = {shift_result[30:0], shift_result[31]};
104
                end
105
106
            end
107
108
            // Choose ALU Operation of interest, based on control signal ALUopp.
109
            always @(*) begin
110
111
                if (ALUopp[`ADD] | ALUopp[`SUB] | ALUopp[`NEG] | ALUopp[`INC])
112
                     Z = adder_result;
113
                else if (ALUopp[`MUL])
114
                     Z = mult_result;
115
                else if (ALUopp[`DIV])
                     Z = \{x \% y, x / y\};
116
                 else if (ALUopp[`AND])
117
118
                     Z = x \& y;
                 else if (ALUopp[`OR])
119
120
                     Z = x \mid y;
                 else if (ALUopp[`SLL] | ALUopp[`SRA] | ALUopp[`SRL] | ALUopp[`ROR] | ALUopp[`ROL])
121
                    Z = shift_result;
122
123
                 else if (ALUopp[`NOT])
124
                     Z = \sim x;
125
                else
126
                     z = 64'b0;
127
            end
128
        endmodule
129
130
131
         `timescale 1ns / 1ps
132
133
        module ALU_tb;
134
135
              reg [31:0] x, y;
136
              reg [15:0] ALUopp;
137
              reg clk;
138
139
              wire [63:0] Z;
140
141
              ALU dut (x, y, ALUopp, clk, Z);
142
143
              initial begin
144
                clk <= 0
                forever #(5) clk <= ~clk;
145
146
```

188

```
147
148
            // Task to test a single operation
        task test_op(input [15:0] op, input signed [31:0] a, input signed [31:0] b, input signed [31:0] expected_result);
149
150
                 begin
151
                       ALUopp = op;
152
                       x = a;
153
                       y = b;
154
                       #10; // Wait for operation to complete
155
                       if ($signed(Z) !== expected_result) begin
    $display("Test Failed: op=%d, a=%d, b=%d -> Expected result=%d but got
156
157
        result=%d",
158
                                         op, a, b, expected_result, Z);
159
                       end
160
                 end
161
            endtask
162
163
            // Test procedure
164
            initial begin
                                                          32'sd5, 32'sd15);
32'sd5, 32'sd10);
32'sd0, -32'sd7);
32'sd3, 32'sd12);
32'sd5, 32'sd4);
                                             32'sd10,
32'sd15,
32'sd7,
32'sd4,
165
                 test_{op}(1 \ll ADD,
                                                                                       // ADD: 10 + 5 = 15
                                                                                       // SUB: 15 - 5 = 10
// NEG: -7
// MUL: 4 * 3 = 12
                                    SUB,
166
                 test_op(1 <<
                                   NEG,
167
                 test_op(1 <<
168
                 test_op(1 <<
                                    `MUL,
                                   DIV,
                                             32'sd20,
169
                 test_op(1 <<
                                                                                       // DIV: 20 / 5 = 4
170
                 #340; // Wait before bitwise and shift operations
171
172
                                             32'hF0F0F0F0, 32'h0F0F0F0F, 32'h00000000); // AND 32'hF0F0F0F0, 32'h0F0F0F0F, 32'hFFFFFFF); // OR 32'h80000001, 32'd1, 32'hC0000000); // Rotate Right
173
                 test_op(1 << AND,
174
175
        (example)
176
                 test_op(\frac{1}{} << \mathbb{R}ROL,
                                             32'h40000000, 32'd1,
                                                                                   32'h80000000); // Rotate Left
                                             32'h00000001, 32'd2,
                                                                                   32'h00000004); // Shift Left Logical
32'hE0000000); // Shift Right
                                    SLL,
177
                 test_op(1 <<
178
                                    SRA,
                                             32'h80000000, 32'd2,
                 test_op(1 <<
        Arithmetic
                                                                                   32'h20000000); // Shift Right Logical
32'h55555555); // NOT
179
                 test_op(1 << `SRL,
test_op(1 << `NOT,</pre>
                                             32'h80000000, 32'd2,
                                             32'hAAAAAAAA, 32'd0,
180
181
                 $display("Testbench completed successfully");
182
183
184
                  $stop;
185
            end
186
187
        endmodule
```