44

```
1
         Bus is the central data transfer mechanism.
23456789
         The read and write ports of each registers are interfaced to the bus.
         Data placed on the bus is chosen according to control signals respective to each register.
     module Bus (
          // data-out from each register.
          input [31:0] ROR15_in, // IN refers to the perspective of the Bus
10
         input [31:0] HI_in,
         input [31:0] LO_in,
input [31:0] ZHI_in,
input [31:0] ZLO_in,
input [31:0] PC_in,
input [31:0] MDR_in,
input [31:0] MDR_in,
11
12
13
14
15
16
         input [31:0] INPORT_in,
17
18
19
         input ROR15_out, HI_out, LO_out, ZHI_out, ZLO_out, PC_out, MDR_out, INPORT_out,
20
21
22
         // data-out from the bus
         output wire [31:0] BusMuxOut
      );
23
24
         reg [31:0] q;
      // Selecting the data to be place on the data lines according to respective control signals.
25
26
27
         always @ (*) begin
28
29
30
             if
                        (ROR15_out)
                                          q = R0R15_{in};
             else if
                        (HI_out)
                                          q = HI_in;
31
32
33
                                          q = LO_{in};
             else if
                        (LO_out)
             else if
                                          q = ZHI_in;
                        (ZHI_out)
             else if
                                          q = ZLO_{in};
                        (ZLO_out)
34
35
36
37
             else if
                        (PC_out)
                                          q = PC_{in};
             else if
                        (MDR_out)
                                          q = MDR_in;
                                          q = INPORT_in;
             else if
                        (INPORT_out)
             else
                                          q = 32'b0;
38
39
         end
40
41
         assign BusMuxOut = q;
42
43
      endmodule
```