```
3
        RO_R15_GenPurposeRegs is an abstraction layer for reg_file.v, given the control signals
     required in the project specification.
 4
        It encodes the 16 one-hot-encoded enable and 'read' signals as 4-bit write and read
     addresses to the register file.
6
     /*
8
        DESIGN DECISIONS:
9
        We chose to *vectorize* the enable and read signals to provide more clarity to our design.
        Therefore, in all instantiations of this module, signals like 'rXin' are grouped as a
10
     sinale vector GRin.
11
         Similarly, signals like 'rXout' are grouped as a single vector GRout.
12
13
        PHASE 2 EDIT:
        When BAout is high and the address presented to the module refers to RO, zero is placed on the output data lines rather than the contents of the register.
14
15
16
17
18
     module R0_R15_GenPurposeRegs (
        input clk, reg_clear, BAout,
input [31:0] BusMuxOut,
input [15:0] GRin, // enable vector (One-Hot). IN refers to the perspective of the
19
20
21
     registers, not the Bus.
         input [15:0] GRout, // read vector (One-Hot). OUT refers to the perspective of the
22
     registers, not the Bus.
23
24
         output [31:0] BusMuxIn
25
26
27
        wire [3:0] w_addr; // Encoded write address
wire [3:0] r_addr; // Encoded read addresses
28
29
        wire [31:0] w_data; // Write data from Bus.
30
        wire enable;
31
        wire [31:0] data_out;
32
33
34
        //Encode 16 r..in signals to w_addr
35
36
        assign w_addr[0] = GRin[1] | GRin[3] | GRin[5] | GRin[7] | GRin[9] | GRin[11] | GRin[13]
     | GRin[15];
        37
       | GRin[15];
38
         assign w_addr[2] = GRin[4] \mid GRin[5] \mid GRin[6] \mid GRin[7] \mid GRin[12] \mid GRin[13] \mid GRin[14]
       | GRin[15];
39
         assign w_{addr}[3] = GRin[8] \mid GRin[9] \mid GRin[10] \mid GRin[11] \mid GRin[12] \mid GRin[13] \mid GRin[
     14] | GRin[15];
40
41
        //Encode 16 r..out signals to r_addr
42
        43
     GRout[1\overline{3}] \mid GRout[15];
44
         assign r_addr[1] = GRout[2] \mid GRout[3] \mid GRout[6] \mid GRout[7] \mid GRout[10] \mid GRout[11] \mid
     GRout[14] \mid GRout[15];
     45
        assign r_addr\begin{bmatrix} \overline{3} \end{bmatrix} = GRout\begin{bmatrix} 8 \end{bmatrix} | GRout\begin{bmatrix} 9 \end{bmatrix} | GRout\begin{bmatrix} 10 \end{bmatrix} | GRout\begin{bmatrix} 11 \end{bmatrix} | GRout\begin{bmatrix} 12 \end{bmatrix} | GRout\begin{bmatrix} 13 \end{bmatrix} |
46
     GRout [14] | GRout [15];
47
48
        //BusMuxOut is w_data
49
50
        assign w_data = BusMuxOut;
51
52
         // Enable logic: clear or any r..in signal
53
        // Using Reduction or to check if any value in encoded signal w_addr is 1
54
55
        assign enable = GRin[0] | (|w_addr);
56
57
         // 16x32req_file Module
58
         reg_file RF(clk, reg_clear, enable, r_addr, w_addr, w_data, data_out);
59
60
        assign BusMuxIn = (GRout[0] && BAout) ? 32'b0 : data_out;
61
     endmodule
62
63
```

64 65