```
1   /*
2      Select and Encode Logic Block, Encodes the Ra, Rb and Rc signals from IR
3      GRout and GRin outputs are selected using the signals Rin, Rout and BAout
4      Also Provides a Sign-Extended C to the DataPath Bus
5   */
6
7
8   module SelectAndEncodeLogic (
9
10     input [31:0] IR,
11     input Gra, Grb, Grc, Rin, Rout, BAout,
12
13     output [31:0] C,
14     output [15:0] GRin,
15     output [15:0] GRout
16
17  );
18
19  parameter tmp = 16'b1;
20
21  // Sign extend C by Fanning IR[18] to IR[31:18]
22  assign C = {{14{IR[18]}} , IR[17:0]};
23
24  // Select the register to Decode
25  wire [3:0] RtoDecode = (IR[26:23] & {4{Gra}}) | (IR[22:19] & {4{Grb}}) | (IR[18:15] & {4{Grc
    }});
26
27  // 4-16 Decoder
28  wire [15:0] GRsignal =  (RtoDecode == 4'b0000) ? tmp    :
29                          (RtoDecode == 4'b0001) ? tmp<<1:
30                          (RtoDecode == 4'b0010) ? tmp<<2:
31                          (RtoDecode == 4'b0011) ? tmp<<3:
32                          (RtoDecode == 4'b0100) ? tmp<<4:
33                          (RtoDecode == 4'b0101) ? tmp<<5:
34                          (RtoDecode == 4'b0110) ? tmp<<6:
35                          (RtoDecode == 4'b0111) ? tmp<<7:
36                          (RtoDecode == 4'b1000) ? tmp<<8:
37                          (RtoDecode == 4'b1001) ? tmp<<9:
38                          (RtoDecode == 4'b1010) ? tmp<<10:
39                          (RtoDecode == 4'b1011) ? tmp<<11:
40                          (RtoDecode == 4'b1100) ? tmp<<12:
41                          (RtoDecode == 4'b1101) ? tmp<<13:
42                          (RtoDecode == 4'b1110) ? tmp<<14:
43                          (RtoDecode == 4'b1111) ? tmp<<15: 16'bxxxx_xxxx_xxxx_xxxx;
44
45  // Set GRin and GRout based on Rin and Rout/BAout
46  assign GRin = GRsignal & {16{Rin}};
47  assign GRout = GRsignal & {16{Rout|BAout}};
48
49  endmodule
50
51
52  //--------Select and Encode Testbench--------//
53
54  module SelectAndEncodeLogic_TB ();
55
56  reg clk;
57
58  reg [31:0] IR;
59  reg Gra, Grb, Grc, Rin, Rout, BAout;
60
61  wire [31:0] C;
62  wire [15:0] GRin;
63  wire [15:0] GRout;
64
65
66  SelectAndEncodeLogic UUT (IR, Gra, Grb, Grc, Rin, Rout, BAout, C, GRin, GRout);
67
68  initial begin
69     clk <= 0;
70     forever #5 clk <= ~clk;
71  end
72
73
74  initial begin
```

```
75
76      IR <= 32'b0;
77      Gra <= 0; Grb <= 0; Grc <= 0; Rin <= 0; Rout <= 0; BAout <= 0;
78
79      @(posedge clk)
80
81      IR <= 32'h2A1B8000;
82      Rout <=1;
83      Gra <= 1;
84
85      @(posedge clk)
86
87      Gra <=0; Grb <= 1;
88
89      @(posedge clk)
90
91      Grb <= 0; Rout <= 0;
92      Grc <= 1; Rin <= 1;
93
94      @(posedge clk)
95
96      Grc <= 0;
97
98      IR <= 32'h0007FEED;
99
100     @(posedge clk)
101
102     IR <= 32'h0003BEEF;
103
104     @(posedge clk)
105
106     $stop;
107
108  end
109
110  endmodule
111
112
113
114
```