

```

1  /*
2  ALU instantiates all computational units and selects the desired result based on a
   respective control signal.
3  */
4
5  /*
6  DESIGN DECISION:
7  We chose to *vectorize* the control signals for design clarity.
8  Therefore, signals like 'add', 'sub', etc. are grouped as ALUopp, which is one-hot
   encoded.
9  We use the following const. definitions to refer to each control signal under an
   indexable framework.
10 */
11
12 `define ADD 0
13 `define SUB 1
14 `define NEG 2
15 `define MUL 3
16 `define DIV 4
17 `define AND 5
18 `define OR 6
19 `define ROR 7
20 `define ROL 8
21 `define SLL 9
22 `define SRA 10
23 `define SRL 11
24 `define NOT 12
25 `define INC 13
26
27
28 module ALU (
29     input [31:0] x, y,
30     input [15:0] ALUopp,
31     input clk, // for division algorithm
32     output reg [63:0] z
33 );
34
35 //----- ADD/SUB/NEG/INC -----//
36
37 wire [31:0] adder_operand1, adder_operand2, input_to_XOR;
38 assign input_to_XOR = (ALUopp[`NEG]) ? x : y;
39
40 assign adder_operand1 = (ALUopp[`NEG]) ? 32'b0 :
41                         (ALUopp[`INC]) ? 32'b1 : x;
42
43 assign adder_operand2 = input_to_XOR ^ {32{ALUopp[`SUB] | ALUopp[`NEG]}};
44
45 wire [31:0] adder_result;
46
47 // 32-bit CLA instance that covers all four instructions through careful selection of
   operands.
48 adder_32b add (.x(adder_operand1), .y(adder_operand2), .cin(ALUopp[`SUB] | ALUopp[`NEG]),
   .s(adder_result), .cout());
49
50 //----- MUL -----//
51
52 wire [63:0] mult_result;
53 multiplier_32b mul (.M(x), .Q(y), .result(mult_result));
54
55 //----- DIV -----//
56
57 wire [63:0] div_result;
58 DIV divider(.Q(x), .M(y), .clk(clk), .resetn(ALUopp[`DIV]), .quotient(div_result[31:0]),
   .remainder(div_result[63:32]));
59
60 // Choose ALU Operation of interest
61
62 always @(*) begin
63     if (ALUopp[ ADD] | ALUopp[ SUB] | ALUopp[ NEG] | ALUopp[ INC])
64         z = adder_result;
65     else if (ALUopp[ MUL])
66         z = mult_result;
67     else if (ALUopp[ DIV])
68         z = div_result; // TO BE UPDATED

```

```

69     else if (ALUopp[`AND])
70         Z = x & y;
71     else if (ALUopp[`OR])
72         Z = x | y;
73     else if (ALUopp[`ROR])
74         Z = {x[0], x[31:1]};
75     else if (ALUopp[`ROL])
76         Z = {x[30:0], x[31]};
77     else if (ALUopp[`SLL])
78         Z = {x[30:0], 1'b0};
79     else if (ALUopp[`SRA])
80         Z = {x[31], x[31:1]};
81     else if (ALUopp[`SRL])
82         Z = {1'b0, x[31:1]};
83     else if (ALUopp[`NOT])
84         Z = ~x;
85     else
86         Z = 64'b0;
87     end
88 endmodule
89
90
91 `timescale 1ns / 1ps
92
93 module ALU_tb;
94
95     reg [31:0] x, y;
96     reg [15:0] ALUopp;
97     reg clk;
98
99     wire [63:0] Z;
100
101     ALU dut (x, y, ALUopp, clk, Z);
102
103     initial begin
104         clk <= 0;
105         forever #(5) clk <= ~clk;
106     end
107
108     // Task to test a single operation
109     task test_op(input [15:0] op, input [31:0] a, input [31:0] b);
110         begin
111             ALUopp = op;
112             x = a;
113             y = b;
114             #10; // wait for operation to complete
115         end
116     endtask
117
118     // Test procedure
119     initial begin
120
121         test_op(1 << `ADD, 32'd10, 32'd5); // ADD: 10 + 5 = 15
122         test_op(1 << `SUB, 32'd15, 32'd5); // SUB: 15 - 5 = 10
123         test_op(1 << `NEG, 32'd7, 32'd0); // NEG: -7
124         test_op(1 << `MUL, 32'd4, 32'd3); // MUL: 4 * 3 = 12
125         test_op(1 << `DIV, 32'd20, 32'd5); // DIV: 20 / 5 = 4
126         #340;
127         test_op(1 << `AND, 32'hF0F0F0F0, 32'h0F0F0F0F); // AND
128         test_op(1 << `OR, 32'hF0F0F0F0, 32'h0F0F0F0F); // OR
129         test_op(1 << `ROR, 32'h80000001, 0); // Rotate Right
130         test_op(1 << `ROL, 32'h40000000, 0); // Rotate Left
131         test_op(1 << `SLL, 32'h00000001, 2); // Shift Left Logical
132         test_op(1 << `SRA, 32'h80000000, 2); // Shift Right Arithmetic
133         test_op(1 << `SRL, 32'h80000000, 2); // Shift Right Logical
134         test_op(1 << `NOT, 32'hAAAAAAAA, 0); // NOT
135         $stop;
136     end
137 endmodule
138

```