

```

1  /*
2  SelectAndEncodeLogic handles register encoding according to the Ra, Rb, and Rc segments
  of the IR.
3  It accepts inputs Gra, Grb, and Grc, that when asserted, places the one-hot encoded
  register identifier on 16-bit GRin or GRout
4  based on Rin, Rout, or GAout.
5
6  The module additionally provides a sign-extended immediate (C) to the DataPath Bus.
7  */
8
9  module SelectAndEncodeLogic (
10
11      input [31:0] IR,
12      input Gra, Grb, Grc, Rin, Rout, BAout,
13
14      output [31:0] C,
15      output [15:0] GRin,
16      output [15:0] GRout
17
18  );
19
20  parameter tmp = 16'b1;
21
22  // Sign extend C by Fanning IR[18] to IR[31:18]
23  assign C = {{14{IR[18]}} , IR[17:0]};
24
25  // Select the register to Decode
26  wire [3:0] RtoDecode = (IR[26:23] & {4{Gra}}) | (IR[22:19] & {4{Grb}}) | (IR[18:15] & {4{Grc}});
27
28  // 4-16 Decoder
29  wire [15:0] GRsignal = (RtoDecode == 4'b0000) ? tmp :
30                        (RtoDecode == 4'b0001) ? tmp<<1:
31                        (RtoDecode == 4'b0010) ? tmp<<2:
32                        (RtoDecode == 4'b0011) ? tmp<<3:
33                        (RtoDecode == 4'b0100) ? tmp<<4:
34                        (RtoDecode == 4'b0101) ? tmp<<5:
35                        (RtoDecode == 4'b0110) ? tmp<<6:
36                        (RtoDecode == 4'b0111) ? tmp<<7:
37                        (RtoDecode == 4'b1000) ? tmp<<8:
38                        (RtoDecode == 4'b1001) ? tmp<<9:
39                        (RtoDecode == 4'b1010) ? tmp<<10:
40                        (RtoDecode == 4'b1011) ? tmp<<11:
41                        (RtoDecode == 4'b1100) ? tmp<<12:
42                        (RtoDecode == 4'b1101) ? tmp<<13:
43                        (RtoDecode == 4'b1110) ? tmp<<14:
44                        (RtoDecode == 4'b1111) ? tmp<<15: 16'bxxxx_xxxx_xxxx_xxxx ;
45
46  // Set GRin and GRout based on Rin and Rout/BAout
47  assign GRin = GRsignal & {16{Rin}};
48  assign GRout = GRsignal & {16{Rout|BAout}};
49
50  endmodule
51
52
53  //-----Select and Encode Testbench-----//
54
55  module SelectAndEncodeLogic_TB ();
56
57      reg clk;
58
59      reg [31:0] IR;
60      reg Gra, Grb, Grc, Rin, Rout, BAout;
61
62      wire [31:0] C;
63      wire [15:0] GRin;
64      wire [15:0] GRout;
65
66
67      SelectAndEncodeLogic UUT (IR, Gra, Grb, Grc, Rin, Rout, BAout, C, GRin, GRout);
68
69      initial begin
70          clk <= 0;
71          forever #5 clk <= ~clk;
72      end
73

```

```
74
75  initial begin
76
77      IR <= 32'b0;
78      Gra <= 0; Grb <= 0; Grc <= 0; Rin <= 0; Rout <= 0; BAout <= 0;
79
80      @(posedge clk)
81
82      IR <= 32'h2A1B8000;
83      Rout <= 1;
84      Gra <= 1;
85
86      @(posedge clk)
87
88      Gra <= 0; Grb <= 1;
89
90      @(posedge clk)
91
92      Grb <= 0; Rout <= 0;
93      Grc <= 1; Rin <= 1;
94
95      @(posedge clk)
96
97      Grc <= 0;
98
99      IR <= 32'h0007FEED;
100
101      @(posedge clk)
102
103      IR <= 32'h0003BEEF;
104
105      @(posedge clk)
106
107      $stop;
108
109  end
110
111  endmodule
112
113
114
115
```