```
Select and Encode Logic Block, Encodes the Ra, Rb and Rc signals from IR GRout and GRin outputs are selected using the signals Rin, Rout and BAout
 3
4
5
6
7
8
9
         Also Provides a Sign-Extended C to the DataPath Bus
     module SelectAndEncodeLogic (
10
         input [31:0] IR,
11
         input Gra, Grb, Grc, Rin, Rout, BAout,
12
13
         output [31:0] C,
14
         output [15:0] GRin,
15
         output [15:0] GRout
16
17
     );
18
19
20
21
22
23
24
25
     parameter tmp = 16'b1;
      // Sign extend C by Fanning IR[18] to IR[31:18]
      assign C = \{\{14\{IR[18]\}\}\}, IR[17:0]\};
      // Select the register to Decode
      wire [3:0] RtoDecode = (IR[26:23] & {4{Gra}}) | (IR[22:19] & {4{Grb}}) | (IR[18:15] & {4{Grc}}
      }});
26
27
28
29
30
31
32
33
34
35
36
37
38
      // 4-16 Decoder
                                  (RtoDecode == 4'b0000) ?
     wire [15:0] GRsignal =
                                  (RtoDecode == 4'b0001)
                                                               tmp<<1:
                                  (RtoDecode == 4'b0010)
                                                               tmp << 2:
                                  (RtoDecode == 4'b0011)
                                                                tmp<<3:
                                  (RtoDecode == 4'b0100)
                                                                tmp << 4:
                                  (RtoDecode == 4'b0101)
                                                               tmp<<5:
                                  (RtoDecode == 4'b0110)
                                                                tmp<<6:
                                  (RtoDecode == 4'b0111)
                                                                tmp < < 7:
                                  (RtoDecode == 4'b1000)
                                                                tmp<<8:
                                  (RtoDecode == 4'b1001)
                                                                tmp<<9:
                                  (RtoDecode == 4'b1010)
                                                                tmp<<10:
                                   (RtoDecode == 4'b1011)
                                                                tmp<<11:
40
                                  (RtoDecode == 4'b1100)
                                                                tmp<<12:
                                  (RtoDecode == 4'b1101) ?
41
                                                               tmp<<13:
                                  (RtoDecode == 4'b1110) ? tmp << 14:
42
43
                                  (RtoDecode == 4'b1111) ? tmp<<15: 16'bxxxx_xxxx_xxxx_xxxx;
44
45
      // Set GRin and GRout based on Rin and Rout/BAout
      assign GRin = GRsignal & {16{Rin}};
46
47
      assign GRout = GRsignal & {16{Rout|BAout}};
48
49
50
51
     endmodule
52
53
54
55
56
57
      //----Select and Encode Testbench-----//
     module SelectAndEncodeLogic_TB ();
      reg clk;
58
      reg [31:0] IR;
59
      reg Gra, Grb, Grc, Rin, Rout, BAout;
60
     wire [31:0] C;
wire [15:0] GRin;
wire [15:0] GRout;
61
62
63
64
65
      SelectAndEncodeLogic UUT (IR, Gra, Grb, Grc, Rin, Rout, BAout, C, GRin, GRout);
66
67
68
      initial begin
69
         clk \ll 0;
70
         forever #5 clk <= ~clk;</pre>
71
72
73
     initial begin
```

```
75
76
77
             IR <= 32'b0;
             Gra \leftarrow 0; Grb \leftarrow 0; Grc \leftarrow 0; Rin \leftarrow 0; Rout \leftarrow 0; BAout \leftarrow 0;
 78
79
             @(posedge clk)
 80
 81
82
83
84
85
86
87
88
89
91
92
93
95
             IR <= 32'h2A1B8000;</pre>
             Rout <=1;
Gra <= 1;
             @(posedge clk)
             Gra <=0; Grb <= 1;
             @(posedge clk)
             Grb <= 0; Rout <= 0;
Grc <= 1; Rin <= 1;
             @(posedge clk)
 96
97
98
99
             Grc <= 0;
             IR <= 32'h0007FEED;</pre>
100
             @(posedge clk)
101
102
             IR <= 32'h0003BEEF;</pre>
103
104
             @(posedge clk)
105
106
107
             $stop;
108
109
         end
110
         endmodule
111
112
113
114
```