```
3
              RO_R15_GenPurposeRegs is an abstraction layer for reg_file.v, given the control signals
         required in the project specification.
 4
              It encodes the 16 one-hot-encoded enable and 'read' signals as 4-bit write and read
         addresses to the register file.
 6
7
         /*
 8
              DESIGN DECISIONS:
              We chose to *vectorize* the enable and read signals to provide more clarity to our design.
 9
10
              Therefore, in all instantiations of this module, signals like 'rXin' are grouped as a
         single vector GRin.
11
               Similarly, signals like 'rXout' are grouped as a single vector GRout.
12
13
              The RO register has additional function added to it to allow BAout to select all zeros
14
15
16
         module R0_R15_GenPurposeRegs #(
17
               parameter ClrVal = 32'b\bar{0}
18
              input clk, reg_clear, BAout,
input [31:0] BusMuxOut,
input [15:0] GRin, // enable vector (One-Hot). IN refers to the perspective of the
19
20
21
               isters, not the Bus. input [15:0] GRoutA, // read vector (One-Hot). OUT refers to the perspective of the
         registers,
22
         registers, not the Bus.
23
24
               output [31:0] BusMuxIn
25
26
              wire [3:0] w_addr; // Encoded write address
wire [3:0] r_addr; // Encoded read addresses
wire [31:0] w_data; // Write data from Bus.
27
28
29
30
               wire enable;
31
               wire [31:0] data_out;
32
33
34
               //Encode 16 r..in signals to w_addr
35
36
               assign w_addr[0] = GRin[1] | GRin[3] | GRin[5] | GRin[7] | GRin[9] | GRin[11] | GRin[13]
         \mid GRin[\overline{15}];
37
              assign w_addr[1] = GRin[2] | GRin[3] | GRin[6] | GRin[7] | GRin[10] | GRin[11] | GRin[14]
           | GRin[15];
38
               assign w_addr[2] = GRin[4] | GRin[5] | GRin[6] | GRin[7] | GRin[12] | GRin[13] | GRin[14]
             GRin[<mark>15</mark>];
39
               assign w_addr[3] = GRin[8] | GRin[9] | GRin[10] | GRin[11] | GRin[12] | GRin[13] | GRin[
         14] |GRin[15];
40
41
               //Encode 16 r..out signals to r_addr
42
43
               assign r_addr[0] = GRoutA[1] | GRoutA[3] | GRoutA[5] | GRoutA[7] | GRoutA[9] | GRoutA[11]
           | GRoutA[13] | GRoutA[15];
               44
         ] | GRoutA[14] | GRoutA[15];
            assign r_addr[2] = GRoutA[4] | GRoutA[5] | GRoutA[6] | GRoutA[7] | GRoutA[12] | GRoutA[13 | GRoutA[14] | GRoutA[15];
45
               assign r_addr[3] = GRoutA[8] | GRoutA[9] | GRoutA[10] | GRoutA[11] | GRoutA[12] | GRoutA[12] | GRoutA[13] | GRoutA[14] | GRoutA[15] |
46
         13] | GRoutA[14] | GRoutA[15];
47
48
               // Mux BusMuxOut with default value for clear
49
50
               assign w_data = reg_clear ? ClrVal : BusMuxOut;
51
52
               // Enable logic: clear or any r..in signal
53
               // Using Reduction or to check if any value in encoded signal w_addr is 1
54
55
               assign enable = reg_clear | GRin[0] | (|w_addr);
56
57
               // 16x32reg_file Module
58
               reg_file RF(clk, enable, r_addr, w_addr, w_data, data_out);
59
60
               assign BusMuxIn = (GRin[0] && BAout) ? 32'b0 : data_out;
61
62
         endmodule.
```

63 64 65