

```

1  /*-----Top-Level-----*/
2
3  /*
4   16-bit adder with 4 CLA_4b instances. This module does not incorporate a carry-out
5   signal, given that it is solely used in
6   Carry-lookahead adders of higher degree of hierarchy. This also warrants the need of 2nd
7   order propagate/generate signals as outputs.
8   */
9
10 module adder_16b (
11     input cin, // Input carry
12     input [15:0] x, y, // Summands
13     output Ppp, Gpp, // 2nd order propagate/generate
14     output [15:0] s // output sum
15 );
16
17 // carry signal for each 4-bit sub-adder. We use 'h' to denote a 'hierarchical' carry.
18 wire [3:0] hc;
19 assign hc[0] = cin;
20
21 // 'hierachical' Generate and Propagate signals.
22 wire [3:0] hP, hG;
23
24 // 4 CLA_4b instances for each 4-bit subset of x and y.
25 genvar i;
26 generate
27     for (i=0; i<4; i = i+1) begin : subadders
28         CLA_4b subadder (hc[i], x[4*i+3: 4*i], y[4*i+3: 4*i], hP[i], hG[i], s[4*i+3: 4*i]);
29     end
30 endgenerate
31
32 // Hierarchical carries according to the lookahead framework.
33 assign hc[1] = hG[0] | hP[0] & cin;
34 assign hc[2] = hG[1] | hP[1] & hG[0] | hP[1] & hP[0] & cin;
35 assign hc[3] = hG[2] | hP[2] & hG[1] | hP[2] & hP[1] & hG[0] | hP[2] & hP[1] & hP[0] &
36 cin;
37 // hc[4] not necessary since adder_16b is itself a subadder.
38
39 assign Ppp = hP[3] & hP[2] & hP[1] & hP[0];
40 assign Gpp = hG[3] | hP[3] & hG[2] | hP[3] & hP[2] & hG[1] | hP[3] & hP[2] & hP[1] & hG[0]
41 ];
42
43 endmodule
44
45 /*-----Mid-Level-----*/
46
47 // 4-bit Carry-Lookahead block used in the top-level hierarchy.
48 module CLA_4b (
49     input cin,
50     input [3:0] x, y,
51     output Pp, Gp, // 1st order propagate/generate.
52     output [3:0] s
53 );
54
55 // Carry signal for each bit stage
56 wire [3:0] c;
57 assign c[0] = cin;
58
59 // Generate and Propagate signals for each bit stage
60 wire [3:0] P, G;
61
62 // bcell instances for each bit stage.
63 genvar i;
64 generate
65     for (i=0; i<4; i = i+1) begin : bcells
66         bcell BC (x[i], y[i], c[i], s[i], P[i], G[i]);
67     end
68 endgenerate
69
70 // Verbose expressions for each carry are required to minimize gate delays from fitter's
71 perspective.
72 // Compare with c[i+1] = G[i] | P[i] & c[i] in RTL viewer.
73 assign c[1] = G[0] | P[0] & c[0];
74 assign c[2] = G[1] | P[1] & G[0] | P[1] & P[0] & c[0];
75 assign c[3] = G[2] | P[2] & G[1] | P[2] & P[1] & G[0] | P[2] & P[1] & P[0] & c[0];

```

```

71 // The 2nd level CL hierarchy will produce c[4] carries under the 'lookahead' framework
72 - no need to derive internally.
73 // using Pp and Gp (P', G') below
74 assign Pp = P[3] & P[2] & P[1] & P[0];
75 assign Gp = G[3] | P[3] & G[2] | P[3] & P[2] & G[1] | P[3] & P[2] & P[1] & G[0];
76
77 endmodule
78
79 /*-----Bottom-Level-----*/
80
81 // Bit cell producing Generate and Propagate signals for each xi, yi, ci tuple as presented
82 in lecture.
83 module bcell (
84     input xi, yi, ci,
85     output si, Pi, Gi
86 );
87     assign Pi = xi ^ yi;
88     assign si = Pi ^ ci;
89     assign Gi = xi & yi;
90
91 endmodule
92
93
94 /*-----Top-Level Testbench-----*/
95
96 module adder_16b_testbench();
97     reg cin;
98     reg [15:0] x, y;
99     wire Ppp, Gpp;
100     wire [15:0] s;
101
102     adder_16b dut (cin, x, y, Ppp, Gpp, s);
103
104     // Further testcases were validated during the design phase, but only three edge cases
105     were kept for submission clarity.
106     initial begin
107         // Test 1: Small positive values
108         cin = 0; x = 16'b0000_0000_0000_0101; y = 16'b0000_0000_0000_1011; #10;
109         $display("Test 1: cin = %b, x = %b, y = %b, s = %b, Ppp = %b, Gpp = %b", cin, x, y, s,
110 Ppp, Gpp);
111
112         // Test 2: Mixed range values
113         cin = 0; x = 16'b0000_1000_0000_1111; y = 16'b0001_0111_1100_1100; #10;
114         $display("Test 2: cin = %b, x = %b, y = %b, s = %b, Ppp = %b, Gpp = %b", cin, x, y, s,
115 Ppp, Gpp);
116
117         // Test 3: Maximum 16-bit values
118         cin = 0; x = 16'b1111_1111_1111_1111; y = 16'b1111_1111_1111_1111; #10;
119         $display("Test 3: cin = %b, x = %b, y = %b, s = %b, Ppp = %b, Gpp = %b", cin, x, y, s,
120 Ppp, Gpp);
121
122         $stop;
123     end
124 endmodule

```