```
2
            multiplier_32b is a 32-bit multiplier leveraging both optimization structures: bit-pair
       recoding and carry-save addition.
            It accepts M and Q as the multiplication and multiplier, respectively.
 3
4
5
6
7
       module multiplier_32b (
8
            input [31:0] M, Q,
            output [63:0] result
10
11
            // All relevant variations of M for booth augend selection.
12
            wire [32:0] Q_shifted = {Q, 1'b0}; // Left shifted Q by 1 such that the i-1 Booth check
13
       is valid with i = 0.
           wire [31:0] negM = -M;
wire [32:0] Mx2 = {M, 1'b0};
wire [32:0] negMx2 = {negM, 1'b0};
14
15
16
17
18
            // Augends.
19
            reg [63:0] partial_products [15:0];
20
21
22
            integer i;
            // Perform Booth Augend Selection
23
            always @(*) begin
24
25
                for (i = 0; i < 31; i = i+2) begin
                     // Choose variant of M based on partial_products
26
27
28
                     case ({Q_shifted[i+2], Q_shifted[i+1], Q_shifted[i]})
                         // All values are properly sign-extended.
3'b000: partial_products[i>>1] = 64'b0;
29
                         3'b000: partial_products [i>>1] = 64'b0; // 0 x M
3'b001: partial_products [i>>1] = {{32{M[31]}}, M}; // +1 x M
3'b010: partial_products [i>>1] = {{32{M[31]}}, M}; // +1 x M
3'b011: partial_products [i>>1] = {{31{Mx2[32]}}, Mx2}; // +2 x M
3'b100: partial_products [i>>1] = {{31{negMx2[32]}}}, negMx2}; // -2 x M
3'b101: partial_products [i>>1] = {{32{negM[31]}}}, negM}; // -1 x M
3'b110: partial_products [i>>1] = {{32{negM[31]}}}, negM}; // -1 x M
3'b111: partial_products [i>>1] = 64'b0; // 0 x M
default: partial_products [i>>1] = 64'b0;
30
31
32
33
34
35
36
37
                         default: partial_products[i>>1] = 64'b0;
38
                     endcase
39
                     // Apply appropriate shift before addition.
40
                     partial_products[i>>1] = partial_products[i>>1] << i;</pre>
41
42
            end
43
44
            // Final operands after reduction process
45
            wire [63:0] reduced1, reduced2;
46
47
            // 16-to-2 CSA reducer.
48
            CSA_tree_16to2 reduction (.augends(partial_products), .reduced1(reduced1), .reduced2(
       reduced2));
50
            // Final carry-propagate stage, with no carry-in, nor carry-out (result for 32-bit mult.
       is 64-bits)
51
            adder_64b carry_propagate (.cin(1'b0), .x(reduced1), .y(reduced2), .s(result)); // No
       cout.
52
53
       endmodule
54
55
56
57
        `timescale <mark>1ns</mark> / <mark>1ps</mark>
58
       module multiplier_32b_tb;
             reg signed [31:0] M, Q;
wire signed [63:0] result;
59
60
61
62
             // Instantiate the multiplier
63
             multiplier_32b dut (M, Q, result);
64
65
            initial begin
                  run_test(32'd0, 32'd0, 32'd0);
run_test(32'd15, 32'd10, 32'd150);
                                                                                           // 0 * 0 = 0
66
                                                                                           // 15 * 10 = 150
67
                 run_test(32'd15, 32'd10, -32'd150);
run_test(32'd15, -32'd10, -32'd150);
run_test(-32'd15, -32'd10, 32'd150);
run_test(32'h7FFFFFFF, 32'd1, 32'h7FFFFFFF);
                                                                                          // -15 * 10 = -150
// 15 * -10 = -150
// -15 * -10 = 150
68
69
70
                                                                                           // Largest positive * 1
71
```

```
run_test(32'h80000000, 32'd1, 32'h80000000);
                                                                         // Smallest negative * 1
73
74
75
76
77
78
79
              run_test(32'hffffffff, 32'hffffffff, 32'd1);
                                                                         // -1 * -1 = 1
              $display("Testbench completed successfully");
              $stop;
         end
80
         task run_test(input signed [31:0] M_in, input signed [31:0] Q_in, input signed [31:0]
      expected_result);
81
82
83
84
85
                  M = M_{in};
                  Q = Q_in;
#10; // Wait for computation
86
87
                  if (result !== expected_result) begin
    $display("Test Failed: M=%d, Q=%d -> Expected Result=%d but got Result=%d" ,
88
89
90
                                  M_in, Q_in, expected_result, result);
                  end
             end
91
92
93
94
          endtask
      endmodule
95
```