45

```
1
2
3
         Modular 2^depth x width register file with 1 read port and 1 write port.
         Read port accesses r_data according to address r_addr.
4
5
6
7
8
9
         The single write port writes w_data to address w_addr.
     /*
         DESIGN DECISION:
10
         An internal register array was chosen rather than instatiating 16 register.v entities,
11
         since register arrays are implemented using on-board FPGA memory, rather than costly FFs.
12
13
14
     module reg_file #(
15
         // for modularity
16
17
         parameter depth = 4
         parameter width = 32
18
19
20
21
22
23
24
25
26
27
         input clk, wr_en,
         input [depth-1:0] r_addr, w_addr,
input [width-1:0] w_data,
         output [width-1:0] r_data
         integer i;
         // Internal memory array consisting of 2^depth, width-lengthed registers.
         // This definition enforces a right-to-left increasing bit significance, and an
     up-to-down addressing scheme.
28
29
30
31
32
         reg [width-1:0] reg_array [0:2**depth-1];
         // Default all contents to 0.
         initial begin
  for (i=0; i<2**depth; i = i+1) begin
    reg_array[i] = 32'b0;</pre>
33
34
35
            end
         end
36
37
         // r_data1/2 are immediately available as r_addr1/2 is presented to the RF
38
         // Two read addresses are supported by the register file should we choose to implement a
     3-bus design in later phases
39
         assign r_data = reg_array[r_addr];
40
41
         // Data writes are synchronous to clk with wr_en high.
42
         always @(posedge clk) if (wr_en) reg_array[w_addr] = w_data;
43
44
     endmodule
```