



Luca Tornatore - I.N.A.F.

Advanced HPC 2024-2025 @ Università di Trieste

Outline

- Introduction
- Checking the flags
- Vectorization by compiler's wow effect
- Vectortization by vector types
- Vectorization by intrinsics
- Vectorization by OpenMP SIMD



Main sources


- Intel's Intrinsics Guide
- Cornell's Virtual Workshop on Vectorization (cited as vwv)
- SIMD at Algorithmica.org
- High Performance Parallelism Pearls, Volume 1 & 2
- Materials and examples uploaded in the git

[o]

Introduction



Recap: the levels of parallelism



Group of nodes connected via a fast network

Set of CPUs and Accelerators connected via fast lanes Memory is shared among CPUs; may be shared also with accelerators on new emerging architectures

Special devices specialized for high throughput massive parallelism of many simple cores

Set of cores that share levels of cache memory

Group of funtional units that communicate / operate via registers and L1 cache

Group of thread contexts that share functional units


Group of instructions sharing functional units thanks to out-of-order capability

Multiple instructions sharing functional units

Single instructions on Multiple Data



Recap: the levels of parallelism



Group of nodes connected via a fast network

Set of CPUs and Accelerators connected via fast lanes Memory is shared among CPUs; may be shared also with accelerators on new emerging architectures

Special devices specialized for high throughput massive parallelism of many simple cores

Set of cores that share levels of cache memory

Group of funtional units that communicate / operate via registers and L1 cache :

Group of thread contexts that share functional units

Group of instructions sharing functional units thanks to out-of-order capability

Multiple instructions sharing functional units

Single instructions on Multiple Data




Recap: why vectorization?

Dennard et al. (1974) showed that if MOSFET transistors in a semiconductor device shrink by a factor k in each dimension, then the voltage V and current I required by each circuit element can also be made to decrease by k.

This reduces each element's power consumption (VI) by k^2 . But the number of these elements per unit area increases by k^2 , so the power dissipated per unit area stays the same.

This means the power and cooling constraints of the overall device remain unaltered. Yet these scaled-down elements can operate at higher frequency, because the delay time TRC per circuit element is reduced by k. (Basic physics: per element, the resistance R=V/I is unchanged, while the capacitance C depends on area/distance and shrinks by k.) Unfortunately, starting around 2005, this favorable Dennard scaling began to run into trouble due to leakage currents that develop at super-small dimensions. As a result, even though transistors are still shrinking in size, the frequency cannot be made to go higher.



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2019 by K. Rupp

Picture and text quoted from the Cornell Virtual Workshop




Recap: why vectorization?

Dennard et al. (1974) showed that if MOSFET transistors in a semiconductor device shrink by a factor k in each dimension, then the voltage V and current I required by each circuit element can also be made to decrease by k.

This reduces each element's power consumption (VI) by k^2 . But the number of these elements per unit area increases by k^2 , so the power dissipated per unit area stays the same.

This means the power and cooling constraints of the overall device remain unaltered. Yet these scaled-down elements can operate at higher frequency, because the delay time TRC per circuit element is reduced by k. (Basic physics: per element, the resistance R=V/I is unchanged, while the capacitance C depends on area/distance and shrinks by k.) Unfortunately, starting around 2005, this favorable Dennard scaling began to run into trouble due to leakage currents that develop at super-small dimensions. As a result, even though transistors are still shrinking in size, the frequency cannot be made to go higher.

performance increase partially due to vectorization




More cores to increase parallelism since the frequency has hit the power wall



Vector instructions

What is the nature of vector operations?



Vector instructions, evolution


Example for Intel ISA.

AMD (3dNow),


ARM (SVE, Neon), IBM (AltiVec),

RISC-V (V), etc,
have their own.

Different ISA share several similar features while having some peculiar ones.




Vector instructions, evolution






Introduction

Vector instructions, registers size





From the Cornell Virtual Workshop on Vectorization https://cvw.cac.comell.edu/vector

From the Wikipedia page

12



Strategies for vectorization

How is it possible to achieve the vectorization?

More Convenience

- Higher Level
- More abstraction
- No HW dependence

- Less abstraction
- HW specific
- Lower level

More Control



C++ classes

Compiler-dependent vector types

Intrinsics

Assembler





Strategies for vectorization

What we'll see

More Convenience

- Higher Level
- More abstraction
- No HW dependence

- Less abstraction
- HW specific
- Lower level

More Control



✓ Compiler Auto-Vectorization

C++ classes

✓ Compiler-dependent vector types

✓ Intrinsics

Assembler





[I]

How to check for SIMD capablities

1) statically get the value for your cpu, for instance by **grep** the output of either **lscpu** or **/proc/cpuinfo**

Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mm x fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb ssbd ibrs ibpb stibp ibrs_enhanced tpr_shadow flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid rdseed adx smap clflushopt clwb intel_pt sha_ni xsaveopt xsavec xgetbv1 xsaves split_lock_detect user_shstk avx_vnni dtherm ida arat pln pts hwp hwp_not ify hwp_act_window hwp_epp hwp_pkg_req hfi vnmi umip pku ospke waitpkg gfni vaes vpclmulqdq rdpid movdiri movdir64b fsrm md clear serialize arch_lbr ibt flush l1d arch capabilities

2) discover from the source code at both compile-time and run-time

Check capabilities



How can we check what capabilities has the cpu on which the code runs?

include the relevant header that defines low-level routines

get the cpu data via the cpuid instruction

parse the cpu's flags looking for precise tags

```
#include <cpuid.h>
int main ( void )
  __builtin_cpu_init();
  if ( __builtin_cpu_supports("avx512f") )
    printf("CPU supports AVX512f\n");
  if ( builtin cpu supports("avx2") )
    printf("CPU supports AVX2\n");
  if ( builtin cpu supports("avx") )
    printf("CPU supports AVX\n");
  if ( builtin_cpu_supports("sse4.2") )
    printf("CPU supports SSE4.2\n");
  if ( builtin cpu supports("sse4.1") )
    printf("CPU supports SSE4.1\n");
  if ( __builtin_cpu_supports("sse3") )
    printf("CPU supports SSE3\n");
```

How can we check what capabilities has the cpu on which the code runs?

It is possible to parse the compile-time macros defined by the compiler to check what flags are active on the current cpu.

... however, let's try to run the code support.c

to understand that the compiler needs some directives too.

```
#include <immintrin.h>
#ifdef AVX512
#define VD_SIZE ( sizeof( __m512d ) / sizeof(double) )
#elif defined ( AVX ) || defined ( AVX2 )
#define VD SIZE ( sizeof( m256d ) / sizeof(double) )
#elif defined ( SSE4 ) || defined ( SSE3 )
#define VD SIZE ( sizeof( m128d ) / sizeof(double) )
#else
#define VD SIZE 1
#endif
```

How can we check what capabilities has the cpu on which the code runs?

It is possible to parse the compile-time > macros defined by the compiler to check what flags are active on the current cpu.

... however, let's try to run the code support.c

to understand that the compiler needs some directives too.

note: including **immintrin.h** is needed to have all the basic intrinsics (for instance, the types __mm512d, mm256d, ..)

```
#include <immintrin.h>
#ifdef AVX512
#define VD_SIZE ( sizeof( __m512d ) / sizeof(double) )
#elif defined ( __AVX__ ) || defined ( __AVX2__ )
#define VD SIZE ( sizeof( m256d ) / sizeof(double) )
#elif defined ( SSE4 ) || defined ( SSE3 )
#define VD SIZE ( sizeof( m128d ) / sizeof(double) )
#else
#define VD SIZE 1
#endif
```

How can we check what capabilities has the cpu on which the code runs?

```
:> $ gcc -o support support.c
:> $ ./support

CPU supports AVX / AVX2
CPU supports SSE4.2
CPU supports SSE4.1
CPU supports SSE3
The double vector size is: 1
```

Why the compiler is able to correctly recognize the CPU's capabilities but actually gets a wrong vector size?

Also compiling with **-03** does not make it to behave appropriately

Exercise: compile & run support.c

How can we check what capabilities has the cpu on which the code runs?

```
:> $ gcc -march=native -o support support.c
:> $ ./support

CPU supports AVX / AVX2

CPU supports SSE4.2

CPU supports SSE4.1

CPU supports SSE4.1

The double vector size is: 4
```

We need to instruct the compiler to set the current architecture as a target, instead of a generic **x86_64**

How can we check what capabilities has the cpu on which the code runs?

```
:> $ gcc -msse4.2 -o support support.c
:> $ ./support

CPU supports AVX / AVX2
CPU supports SSE4.2
CPU supports SSE4.1
CPU supports SSE3
The double vector size is : 2
```

We may ask to support a specific SIMD extension (Intel's and AMD's)

- -msse
- -msse2
- . .
- -msse4.2
- -mavx
- -mavx2
- -mavx512f

Exercise: compile with icx and clang

ARM, POWER, and others have their own specific targets

How can we check what capabilities has the cpu on which the code runs?

Add the directive

#pragma GCC target("avx2")

at the top of the code

```
#pragma GCC target("avx2")

#include <immintrin.h>
#include <cpuid.h>

#ifdef __AVX512__

#define VD_SIZE ( sizeof( __m512d ) / sizeof(double) )

#elif defined ( __AVX__ ) || defined ( __AVX2__ )

#define VD_SIZE ( sizeof( __m256d ) / sizeof(double) )
```

Exercise: compile with and run with gcc



That's all folks, have fun

