


CS3021

Tutorial 4

Q1)

1)




ADD R0, R0, R1

NOP


ADD R1, R0, R1

2)



ADD R0, R0, R0
ADD R1, R1, R1
ADD R2, R0, R1

3)



ADD R0, R0, R0
ST R0, R0, 00


4)

```
ADDi R0, R0, 01
```

5)


LD R0,R1,01

6)




SUB R0, R0, R1
BEQZ R0, 01

7)



JR R0


8)



J 00

Q2)

i)




R1 = 15

Clock cycles = 10

With ALU forwarding there are no stalls due to O0 and O1 values being used directly without having to use registers, thus clock cycles is 10 and the answer stored in R1 is correct.

ii)





R1 = 15

Clock cycles = 18

Without ALU forwarding, stalls occur due to O0 and O1 values being stored to registers before being accessed by the ALU, this causes more clock cycles however the answer in R1 is still correct due to the CPU data dependency interlocks ensuring that the correct register values are used.

iii)






Instructions executed = 39

Clock cycles = 51

The clock cycles and instructions are not equal due to stall cycles which occur when branching initially or shifting, since no instructions are executed during these cycles, the number of cycles increases independently to the number of instructions.

ii)




Instructions executed = 39

Clock cycles = 53

Similarly to part (i) above, the difference between instructions and clock cycles is again due to stalls when branching and shifting however there are an extra 2 stall cycles due to branch prediction being disabled in this case causing the program to stall for every branch even after the initial branch for every loop.

iii)



Instructions executed = 39

Clock cycles = 47

The effect on execution time if the two shift instructions are swapped is that the program will no longer stall before the first shift thus causing the clock cycles to decrease by 4, giving 47 clock cycle instead of 51.

Thomas Fowley

15315353