1/3-inch 1.2 Mp CMOS Digital Image Sensor with Global Shutter

Description

The AR0135CS from ON Semiconductor is a 1/3-inch 1.2 Mp CMOS digital image sensor with an active-pixel array of 1280 (H) × 960 (V). It is designed for low light performance and features a global shutter for accurate capture of moving scenes and synchronization with pulsed light sources. It includes sophisticated camera functions such as auto exposure control, windowing, scaling, row skip mode, and both video and single frame modes. It is programmable through a simple two-wire serial interface. The AR0135CS produces extraordinarily clear, sharp images, and its ability to capture both continuous video and single frames makes it the perfect choice for a wide range of applications, including scanning and machine vision.


Table 1. KEY PERFORMANCE PARAMETERS

Parameter	Typical Value
Optical Format	1/3-inch (6 mm)
Active Pixels	1280 (H) × 960 (V) = 1.2 Mp
Pixel Size	3.75 μm
Color Filter Array	RGB Bayer, Monochrome
CRA	0°, 25°
Shutter Type	Global Shutter
Input Clock Range	6–50 MHz
Output Pixel Clock (Maximum)	74.25 MHz
Output Serial Parallel	HiSPi 12-bit
Frame Rate Full Resolution 720p	54 fps 60 fps
Responsivity (Under D65 with 670 nm IRCF) RGB Bayer Monochrome	34 ke ⁻ /lux*sec 85 ke ⁻ /lux*sec
SNR _{MAX}	40.7 dB
Dynamic Range	71.1 dB
Supply Voltage I/O Digital Analog HiSPi	1.8 or 2.8 V 1.8 V 2.8 V 0.4 V
Power Consumption	< 400 mW
Operating Temperature	-30°C to + 70°C (Ambient) -30°C to + 80°C (Junction)
Package Options	9×9 mm 63-pin IBGA
	Bare Die



ON Semiconductor®

www.onsemi.com



IBGA63 9 × 9 CASE 503AZ

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

Features

- ON Semiconductor's Next Generation Global Shutter Technology
- Superior Low-light Performance
- HD Video (720p60)
- Video/Single Frame Mode
- Flexible Row-skip Modes
- On-chip AE and Statistics Engine
- Parallel and Serial Output
- Support for External LED or Flash
- Auto Black Level Calibration
- Context Switching

Applications

- Barcode Scanner
- 3D Scanning
- Positional Tracking
- Iris Scanning
- Augmented Reality
- Virtual Reality
- Biometrics
- Machine Vision
- Gesture Control

ORDERING INFORMATION

Table 2. ORDERABLE PART NUMBERS

Part Number	Description	Orderable Product Attribute Description
AR0135CS2M00SUD20	Mono, 0° CRA, Bare Die	
AR0135CS2M00SUEA0-DPBR	Mono, 0° CRA, IBGA	Dry Pack with Protective Film, Double Side BBAR Glass
AR0135CS2M00SUEA0-DPBR1	Mono, 0° CRA, IBGA	Dry Pack with Protective Film, Double Side BBAR Glass, MPQ = 260
AR0135CS2M00SUEA0-DRBR	Mono, 0° CRA, IBGA	Dry Pack without Protective Film, Double Side BBAR Glass
AR0135CS2M00SUEA0-DRBR1	Mono, 0° CRA, IBGA	Dry Pack without Protective Film, Double Side BBAR Glass, MPQ = 260
AR0135CS2M00SUEA0-TPBR	Mono, 0° CRA, IBGA	Tape & Reel with Protective Film, Double Side BBAR Glass
AR0135CS2M00SUEA0-TRBR	Mono, 0° CRA, IBGA	Tape & Reel without Protective Film, Double Side BBAR Glass
AR0135CS2M00SUEAH3-GEVB	Mono, 0° CRA, Head Board	
AR0135CS2M25SUD20	Mono, 25° CRA, Die	
AR0135CS2M25SUEA0-DPBR	Mono, 25° CRA, IBGA	Dry Pack with Protective Film, Double Side BBAR Glass
AR0135CS2M25SUEA0-DPBR1	Mono, 25° CRA, IBGA	Dry Pack with Protective Film, Double Side BBAR Glass, MPQ = 260
AR0135CS2M25SUEA0-DRBR	Mono, 25° CRA, IBGA	Dry Pack without Protective Film, Double Side BBAR Glass
AR0135CS2M25SUEA0-DRBR1	Mono, 25° CRA, IBGA	Dry Pack without Protective Film, Double Side BBAR Glass, MPQ = 260
AR0135CS2M25SUEA0-TPBR	Mono, 25° CRA, IBGA	Tape & Reel with Protective Film, Double Side BBAR Glass
AR0135CS2M25SUEA0-TRBR	Mono, 25° CRA, IBGA	Tape & Reel without Protective Film, Double Side BBAR Glass
AR0135CS2M25SUEAH3-GEVB	Mono, 25° CRA, Head Board	
AR0135CS2C00SUD20	Color, 0° CRA, Die	
AR0135CS2C00SUEA0-DPBR	Color, 0° CRA, IBGA	Dry Pack with Protective Film, Double Side BBAR Glass
AR0135CS2C00SUEA0-DPBR1	Color, 0° CRA, IBGA	Dry Pack with Protective Film, Double Side BBAR Glass, MPQ = 260
AR0135CS2C00SUEA0-DRBR	Color, 0° CRA, IBGA	Dry Pack without Protective Film, Double Side BBAR Glass
AR0135CS2C00SUEA0-DRBR1	Color, 0° CRA, IBGA	Dry Pack without Protective Film, Double Side BBAR Glass, MPQ = 260
AR0135CS2C00SUEA0-TPBR	Color, 0° CRA, IBGA	Tape and Reel with Protective Film, Double Side BBAR Glass
AR0135CS2C00SUEA0-TRBR	Color, 0° CRA, IBGA	Tape and Reel without Protective Film, Double Side BBAR Glass
AR0135CS2C00SUEAH3-GEVB	Color, 0° CRA, Head Board	

GENERAL DESCRIPTION

The AR0135CS from ON Semiconductor can be operated in its default mode or programmed for frame size, exposure, gain, and other parameters. The default mode output is a full-resolution image at 54 frames per second (fps). It outputs 12-bit raw data, using either the parallel or serial (HiSPi) output ports. The device may be operated in video (master) mode or in frame trigger mode.

FRAME_VALID and LINE_VALID signals are output on dedicated pins, along with a synchronized pixel clock.

A dedicated FLASH pin can be programmed to control external LED or flash exposure illumination.

The AR0135CS includes additional features to allow application-specific tuning: windowing, adjustable auto-exposure control, auto black level correction, on-board temperature sensor, and row skip and digital binning modes.

The sensor is designed to operate in a wide temperature range (-30°C to +80°C).

FUNCTIONAL OVERVIEW

The AR0135CS is a progressive-scan sensor that generates a stream of pixel data at a constant frame rate. It uses an on-chip, phase-locked loop (PLL) that can be optionally enabled to generate all internal clocks from

a single master input clock running between 6 and 50 MHz. The maximum output pixel rate is 74.25 Mp/s, corresponding to a clock rate of 74.25 MHz. Figure 1 shows a block diagram of the sensor.




Figure 1. Block Diagram

User interaction with the sensor is through the two-wire serial bus, which communicates with the array control, analog signal chain, and digital signal chain. The core of the sensor is a 1.2 Mp Active-Pixel Sensor array. The AR0135CS features global shutter technology for accurate capture of moving images. The exposure of the entire array is controlled by programming the integration time by register setting. All rows simultaneously integrate light prior to readout. Once a row has been read, the data from the columns is sequenced through an analog signal chain (providing offset correction and gain), and then through an analog-to-digital converter (ADC). The output from the ADC is a 12-bit value for each pixel in the array. The ADC output passes through a digital processing signal chain (which provides further data path corrections and applies digital gain). The pixel data are output at a rate of up to 74.25 Mp/s, in parallel to frame and line synchronization signals.

FEATURES OVERVIEW

The AR0135CS Global Sensor shutter has a wide array of features to enhance functionality and to increase versatility. A summary of features follows. Please refer to the AR0135CS Developer Guide for detailed feature descriptions, register settings, and tuning guidelines and recommendations.

Operating Modes

The AR0135CS works in master (video), trigger (single frame), or Auto Trigger modes. In master mode, the sensor generates the integration and readout timing. In trigger mode, it accepts an external trigger to start exposure, then generates the exposure and readout

timing. The exposure time is programmed through the two-wire serial interface for both modes. Trigger mode is not compatible with the HiSPi interface.

• Window Control

Configurable window size and blanking times allow a wide range of resolutions and frame rates. Digital binning and skipping modes are supported, as are vertical and horizontal mirror operations.

• Context Switching

Context switching may be used to rapidly switch between two sets of register values. Refer to the AR0135CS Developer Guide for a complete set of context switchable registers.

Gain

The AR0135CS Global Shutter sensor can be configured for analog gain of up to 8x, and digital gain of up to 8x.

• Automatic Exposure Control

The integrated automatic exposure control may be used to ensure optimal settings of exposure and gain are computed and updated every other frame. Refer to the AR0135CS Developer Guide for more details.

• HiSPi

The AR0135CS Global Shutter image sensor supports two or three lanes of Packetized-SP protocols of ON Semiconductor's High-Speed Serial Pixel Interface.

PLL

An on chip PLL provides reference clock flexibility and supports spread spectrum sources for improved EMI performance.

• Reset

The AR0135CS may be reset by a register write, or by a dedicated input pin.

• Output Enable

The AR0135CS output pins may be tri-stated using a dedicated output enable pin.

• Temperature Sensor

The temperature sensor is only guaranteed to be functional when the AR0135CS is initially powered-up or is reset at temperatures at or above 0°C.

- Black Level Correction
- Row Noise Correction
- Column Correction

• Test Patterns

Several test patterns may be enabled for debug purposes. These include a solid color, color bar, fade to grey, and a walking 1s test pattern.

PIXEL DATA FORMAT

Pixel Array Structure

The AR0135CS pixel array is configured as 1412 columns by 1028 rows, (see Figure 2). The dark pixels are optically black and are used internally to monitor black level. Of the right 108 columns, 64 are dark pixels used for row noise correction. Of the top 24 rows of pixels, 12 of the dark rows are used for black level correction. There are 1288 columns by 972 rows of optically active pixels that can be readable. While the sensor's format is 1280×960 , the additional active columns and active rows are included for use when horizontal or vertical mirrored readout is enabled, to allow readout to start on the same pixel. The active area is surrounded with optically transparent dummy pixels to improve image uniformity within the active area. Not all dummy pixels or barrier pixels can be read out. The optical center of the readable active pixels can be found between X_ADDR 643 and 644, and between Y_ADDR 485 and 486.




Figure 2. Pixel Array Description




Figure 3. Pixel Mono Pattern Detail (Top Right Corner)





Figure 4. Pixel Color Pattern Detail (Top Right Corner)

Default Readout Order

By convention, the sensor core pixel array is shown with the first addressable (logical) pixel (0,0) in the top right corner (see Figure 3). This reflects the actual layout of the array on the die. Also, the physical location of the first pixel data read out of the sensor in default condition is that of pixel (112, 44).

CONFIGURATION AND PINOUT


The figures and tables below show a typical configuration for the AR0135CS image sensor and show the package pinouts.



Notes:

- 1. All power supplies must be adequately decoupled.
- 2. ON Semiconductor recommends a resistor value of 1.5 $k\Omega$, but a greater value may be used for slower two-wire speed.
- 3. This pull-up resistor is not required if the controller drives a valid logic level on S_{CLK} at all times.
- 4. The parallel interface output pads can be left unconnected if the serial output interface is used.
- 5. ON Semiconductor recommends that 0.1 μF and 10 μF decoupling capacitors for each power supply are mounted as close as possible to the pad. Actual values and results may vary depending on the layout and design considerations. Refer to the AR0135CS demo headboard schematics for circuit recommendations.
- 6. ON Semiconductor recommends that analog power planes are placed in a manner such that coupling with the digital power planes is minimized.
- 7. Although 4 serial lanes are shown, the AR0135CS supports only 2- or 3-lane HiSPi.


Figure 5. Serial 4-lane HiSPi Interface



Notes:

- 1. All power supplies must be adequately decoupled.
- 2. ON Semiconductor recommends a resistor value of $1.5 \, k\Omega$, but a greater value may be used for slower two-wire speed.
- 3. This pull-up resistor is not required if the controller drives a valid logic level on S_{CLK} at all times.
- This pair up resistor is not required if the centroller arress a valid togle level on SCIER at all times.
 The serial interface output pads can be left unconnected if the parallel output interface is used.
 ON Semiconductor recommends that 0.1 μF and 10 μF decoupling capacitors for each power supply are mounted as close as possible to the pad. Actual values and results may vary depending on the layout and design considerations. Refer to the AR0135CS demo headboard schematics for circuit recommendations.
- 6. ON Semiconductor recommends that analog power planes are placed in a manner such that coupling with the digital power planes is minimized.

Figure 6. Parallel Pixel Data Interface



Top View (Ball Down)

Figure 7. 9 × 9 mm 60-ball IBGA Package

Table 3. PIN DESCRIPTIONS - 63-BALL IBGA PACKAGE

Name	IBGA Pin	Туре	Description
SLVS0_N	A2	Output	HiSPi serial data, lane 0, differential N
SLVS0_P	A3	Output	HiSPi serial data, lane 0, differential P
SLVS1_N	A4	Output	HiSPi serial data, lane 1, differential N
SLVS1_P	A5	Output	HiSPi serial data, lane 1, differential P
STANDBY	A8	Input	Standby-mode enable pin (active HIGH)
VDD_PLL	B1	Power	PLL power
SLVSC_N	B2	Output	HiSPi serial DDR clock differential N

Table 3. PIN DESCRIPTIONS - 63-BALL IBGA PACKAGE (continued)

SLVSC_P	Name	IBGA Pin	Туре	Description
SLVS2_P VAA B7, B8 Power Analog power EXTCLK C1 Input External input clock HiSPi power (may leave unconnected if parallel interface is used) SLVS3_N C3 Output (Unsupported) HiSPi serial data, lane 3, differential N SLVS3_P C4 Output (Unsupported) HiSPi serial data, lane 3, differential N SLVS3_P C4 Output (Unsupported) HiSPi serial data, lane 3, differential N SLVS3_P C4 Output Opno C5, D4, D5, E6, F5, G6, H5 Power Digital GND VpD A6, A7, B6, C6, D6 Power Analog GND SADDR D1 Input Two-wire serial address select SCLK D2 Input Two-wire serial address select SCLK D2 Input Two-wire serial data I/O Two-wire serial data I/O YAA_PIX D7, D8 Power Pixel power LINE_VALID E1 Output Asserted when DouT fine data is valid FRAME_VALID E2 Output Asserted when DouT frame data is valid FRAME_VALID E4 Output Pixel clock out. DouT is valid on rising edge of this clock FLASH E4 Output Pourd Pourd Parallel pixel data output Pourd DouT1 F4 Output Parallel pixel data output Pourd FEST F7 Input Manufacturing test enable pin (connect to DGND) TRIGGER G7 Input Exposure synchronization input. (Connect to DGND) Pourd FRIGGER G8 Input Parallel pixel data output Parallel pixel data output Pourd FRIGGER G7 Input Exposure synchronization input. (Connect to DGND) Pourd FRIGGER G8 Input Dourd FRIGGER G8 Input Output Parallel pixel data output Pourd FRIGGER G8 Input Exposure synchronization input. (Connect to DGND) Pourd FRIGGER G8 Input Parallel pixel data output Para	SLVSC_P	В3	Output	HiSPi serial DDR clock differential P
VAA B7. B8 Power Analog power	SLVS2_N	B4	Output	HiSPi serial data, lane 2, differential N
EXTCLK VDD_SLVS C2 Power IIISPI power (may leave unconnected if parallel interface is used) SLVS3_N C3 Output (Unsupported) HiSPI serial data, Iane 3, differential N SLVS3_P C4 Output (Unsupported) HiSPI serial data, Iane 3, differential N DGND C5, D4, D5, E5, F6, G5, H5 Power Digital GND VDD A6, A7, B6, C6, D6 Power Digital GND AND C7, C8 Power Analog GND Two-wire serial address select SCLK D2 Input Two-wire serial data I/O T	SLVS2_P	B5	Output	HiSPi serial data, lane 2, differential P
Vob_SilvS	V _{AA}	B7, B8	Power	Analog power
SLVS3_N C3 Output (Unsupported) HiSPi serial data, lane 3, differential N SLVS3_P C4 Output (Unsupported) HiSPi serial data, lane 3, differential N DoND C5, D4, D5, E5, F5, G5, H5 Power Digital GND VDD A6, A7, B6, C6, D6 Power Digital GND AGND C7, C8 Power Analog GND SADDR D1 Input Two-wire serial address select SCLK D2 Input Two-wire serial address select SCLK D2 Input Two-wire serial data I/O VAA_PIX D7, D8 Power Pixel power LINE_VALID E1 Output Asserted when Dout Ine data is valid FRAME_VALID E2 Output Asserted when Dout I rame data is valid PIXCLK E3 Output Pixel clock out. Dout T is valid on rising edge of this clock FLASH E4 Output Control signal to drive external light sources VD_DUT8 F1 Output Parallel pixel data output Dout9 F2 Output Parallel pixel data output Dout10 F3 Output Parallel pixel data output Dout11 F4 Output Parallel pixel data output Dout14 G1 Output Parallel pixel data output Dout15 G2 Output Parallel pixel data output Dout16 G3 Output Parallel pixel data output Dout17 G4 Output Parallel pixel data output Dout18 G3 Output Parallel pixel data output Dout19 G3 Output Parallel pixel data output Dout19 G3 Output Parallel pixel data output Dout19 G3 Output Parallel pixel data output Dout10 F3 Output Parallel pixel data output Dout10 F3 Output Parallel pixel data output Dout14 G1 Output Parallel pixel data output Dout15 G2 Output Parallel pixel data output Dout16 G3 Output Parallel pixel data output Dout17 G4 Output Parallel pixel data output Dout19 F3 Output Parallel pixel data output Dout10 F3 G3 Output Parallel pixel data output Dout10 F3 G4 Output Parallel pixel data output Dout11 H2 Output Parallel pixel data output Dout12 F4 G4 Output Parallel pixel data output Dout14 F4 Output Parallel pixel data output Dout15 F4 Output Parallel pixel data output Dout16 F4 Output Parallel pixel data output Dout17 F4 Output Parallel pixel data output Dout19 F4 Parallel pixel data output Dout10 F4 Parallel pixel data output Dout11 F4 Output Parallel pixel data out	EXTCLK	C1	Input	External input clock
SLVS3_P C4 Output DGND C5, D4, D5, E5, F5, G5, H5 Power Digital GND VDD A6, A7, B6, C6, D6 Power Agno C7, C8 Power Analog GND SADDR D1 Input Two-wire serial address select SCLK D2 Input Two-wire serial address select SCLK D2 Input Two-wire serial address select SCLK D2 Input SCLK D3 I/O Two-wire serial address select SCLK D2 Input Two-wire serial address select SCLK D2 Input SCLK D3 I/O Two-wire serial address select SCLK D2 Input SCLK D2 Input SCLK D3 I/O Two-wire serial address select SCLK SDATA D3 I/O Two-wire serial address select SCLK SDATA D3 I/O Two-wire serial address select SCLK SDATA D3 I/O Two-wire serial address select SCLK SCLK SCLK D2 Input Asserted when Dout line data is valid Sclet S	V _{DD} _SLVS	C2	Power	
DGND CS, D4, D5, E5, F5, G5, H5 Power Digital GND VDD A6, A7, B6, C6, D6 Power Digital power AGND C7, C8 Power Analog GND SADDR D1 Input Two-wire serial address select SCLK D2 Input Two-wire serial address select SDATA D3 I/O Two-wire serial adar I/O VAA_PIX D7, D8 Power Pixel power LINE_VALID E1 Output Asserted when D _{OUT} fine data is valid FRAME_VALID E2 Output Asserted when D _{OUT} frame data is valid PIXCLK E3 Output Asserted when D _{OUT} frame data is valid PIXCLK E3 Output Pixel clock out. D _{OUT} frame data is valid PIXCLK E3 Output Pixel clock out. D _{OUT} frame data is valid PIXCLK E3 Output Poutral clock out. D _{OUT} frame data is valid POUT8 F1 Output Control signal to drive external light sources VDD_UT9 F2 Output Parallel pixel data	SLVS3_N	C3	Output	(Unsupported) HiSPi serial data, lane 3, differential N
Vode	SLVS3_P	C4	Output	(Unsupported) HiSPi serial data, lane 3, differential P
AGND C7, C8 Power Analog GND SADDR D1 Input Two-wire serial address select SCLK D2 Input Two-wire serial address select SDATA D3 I/O Two-wire serial data I/O VAA_PIX D7, D8 Power Pixel power LINE_VALID E1 Output Asserted when DoUT line data is valid FRAME_VALID E2 Output Asserted when DoUT frame data is valid PIXCLK E3 Output Asserted when DoUT frame data is valid PIXCLK E3 Output Asserted when DoUT frame data is valid PIXCLK E3 Output Asserted when DoUT frame data is valid PIXCLK E3 Output Asserted when DoUT frame data is valid PIXCLK E3 Output Asserted when DoUT frame data is valid PIXCLK E3 Output Asserted when DoUT frame data is valid PIXCLK E3 Output Control signal to drive external light sources VDOUT8 F1 Output Parallel pixel data output	D _{GND}	C5, D4, D5, E5, F5, G5, H5	Power	Digital GND
SADDR D1 Input Two-wire serial address select Sclk D2 Input Two-wire serial clock input SDATA D3 I/O Two-wire serial clock input VAA_PIX D7, D8 Power Pixel power LINE_VALID E1 Output Asserted when DouT line data is valid FRAME_VALID E2 Output Asserted when DouT rame data is valid PIXCLK E3 Output Pixel clock out. DouT is valid on rising edge of this clock FLASH E4 Output Control signal to drive external light sources VDD_IO E6, F6, G6, H6, H7 Power I/O supply power DouT8 F1 Output Parallel pixel data output DouT9 F2 Output Parallel pixel data output DouT10 F3 Output Parallel pixel data output (MSB) TEST F7 Input Manufacturing test enable pin (connect to DGND) DouT4 G1 Output Parallel pixel data output DouT5 G2 Output Parallel pixel data output DouT6 G3 Output Parallel pixel data output TRIGGER G7 Input Exposure synchronization input. (Connect to DGND interface is used) OE_BAR G8 Input Output Parallel pixel data output (LSB) DouT1 H2 Output Parallel pixel data output POUT0 H1 Output Parallel pixel data output POUT1 Parallel pixel data output PoUT1 Parallel pixel data output DouT1 G4 Output Parallel pixel data output DouT1 G4 Output Parallel pixel data output POUT1 G4 Output Parallel pixel data output POUT2 H3 Output Parallel pixel data output (LSB) POUT1 H2 Output Parallel pixel data output (LSB) POUT1 H2 Output Parallel pixel data output POUT1 Parallel pixel data output (LSB) POUT2 H3 Output Parallel pixel data output Parallel pixel data output POUT3 H4 Output Parallel pixel data output Parallel pixel data output POUT3 H4 Output Parallel pixel data output PASEET_BAR H8 Input Asynchronous reset (active LOW). All settings are restored to factory default	V _{DD}	A6, A7, B6, C6, D6	Power	Digital power
SCILK D2 Input Two-wire serial clock input SDATA D3 I/O Two-wire serial data I/O VAA_PIX D7, D8 Power Pixel power LINE_VALID E1 Output Asserted when DOUT line data is valid FRAME_VALID E2 Output Asserted when DOUT frame data is valid PIXCLK E3 Output Pixel clock out. DOUT is valid on rising edge of this clock FLASH E4 Output Control signal to drive external light sources VDD_IO E6, F6, G6, H6, H7 Power DOUT8 F1 Output Parallel pixel data output DOUT9 F2 Output Parallel pixel data output DOUT10 F3 Output Parallel pixel data output (MSB) TEST F7 Input Manufacturing test enable pin (connect to DGND) DOUT5 G2 Output Parallel pixel data output DOUT5 G3 Output Parallel pixel data output DOUT5 G4 Output Parallel pixel data output DOUT6 G3 Output Parallel pixel data output DOUT7 G4 Output Parallel pixel data output TRIGGER G7 Input Exposure synchronization input. (Connect to DGND if HISP) interface is used) DOUT0 TRIGGER G8 Input Output Parallel pixel data output (LSB) DOUT0 DOUT1 H2 Output Parallel pixel data output POUT1 F4 Output Parallel pixel data output PouT7 F4 Output Parallel pixel data output DOUT7 F4 Output Parallel pixel data output DOUT7 F4 Output Parallel pixel data output POUT7 F4 Output Parallel pixel data output POUT7 F4 Output Parallel pixel data output POUT9 F7 G4 Output Parallel pixel data output DOUT0 F7 G4 Output Parallel pixel data output POUT0 F7 G4 Output Parallel pixel data output POUT1 F7 G8 F7 Input Parallel pixel data output POUT0 F7 G4 Output Parallel pixel data output POUT1 F7 F	A _{GND}	C7, C8	Power	Analog GND
SDATA D3 I/O Two-wire serial data I/O	S _{ADDR}	D1	Input	Two-wire serial address select
VAA_PIX D7, D8 Power Pixel power LINE_VALID E1 Output Asserted when Dout line data is valid FRAME_VALID E2 Output Asserted when Dout frame data is valid PIXCLK E3 Output Pixel clock out. Dout frame data is valid PIXCLK E3 Output Pixel clock out. Dout frame data is valid PIXCLK E3 Output Pixel clock out. Dout frame data is valid PIXCLK E3 Output Pixel clock out. Dout frame data is valid PIXCLK E3 Output Pixel clock out. Dout frame data is valid POUT E4 Output Pixel clock out. Dout frame data is valid POUT E4 Output Control signal to drive external light cooks. POUT8 E4 Output Power I/O supply power Pout9 IPOut9 Parallel pixel data output Poutput Parallel pixel data output (MSB) PEST F7 Input Parallel pixel data output Poutput Parallel pixel data output Poutput Parallel pixel data output Poutput	S _{CLK}	D2	Input	Two-wire serial clock input
LINE_VALID E1 Output Asserted when Dout line data is valid FRAME_VALID E2 Output Asserted when Dout frame data is valid PIXCLK E3 Output Pixel clock out. Dout is valid on rising edge of this clock FLASH E4 Output Control signal to drive external light sources VDD_IO E6, F6, G6, H6, H7 Power I/O supply power Dout B F1 Output Parallel pixel data output Dout D Dout B F2 Output Parallel pixel data output Dout B TEST F7 Input Manufacturing test enable pin (connect to DGND) Dout B Dout B G3 Output Parallel pixel data output Pout B Parallel pixel data output Pout B Parallel pixel data output Manufacturing test enable pin (connect to DGND) Dout B Parallel pixel data output Parallel pixel data output Parallel pixel data output TEST F7 Input Parallel pixel data output Parallel pixel data output Pout B Parallel pixel data output Dout B Parallel pixel data output Parallel pixel data output Parallel pixel data output Parallel pixel data output TRIGGER G7 Input Exposure synchronization input. (Connect to DGND if HiSPi interface is used) OE_BAR G8 Input Output Parallel pixel data output (LSB) Dout B Dou	S _{DATA}	D3	I/O	Two-wire serial data I/O
FRAME_VALID E2 Output Asserted when D _{OUT} frame data is valid PIXCLK E3 Output Pixel clock out. D _{OUT} is valid on rising edge of this clock FLASH E4 Output Control signal to drive external light sources V _{DD_I} O E6, F6, G6, H6, H7 Power I/O supply power D _{OUT} 8 F1 Output Parallel pixel data output D _{OUT} 10 F3 Output Parallel pixel data output D _{OUT} 11 F4 Output Parallel pixel data output (MSB) TEST F7 Input Manufacturing test enable pin (connect to D _{GND}) D _{OUT} 4 G1 Output Parallel pixel data output D _{OUT} 5 G2 Output Parallel pixel data output D _{OUT} 6 G3 Output Parallel pixel data output D _{OUT} 7 G4 Output Parallel pixel data output TRIGGER G7 Input Parallel pixel data output Exposure synchronization input. (Connect to D _{GND} if HiSPi interface is used) OE_BAR G8 Input Output Parallel pixel data output (LSB) D _{OUT} 0 H1 Output Parallel pixel data output (LSB) D _{OUT} 1 H2 Output Parallel pixel data output (LSB) D _{OUT} 0 H1 Output Parallel pixel data output (LSB) D _{OUT} 1 H2 Output Parallel pixel data output Parallel pixel data output (LSB) D _{OUT} 1 H2 Output Parallel pixel data output Parallel pixel data output (LSB) D _{OUT} 1 H2 Output Parallel pixel data output Parallel pixel data output Parallel pixel data output Parallel pixel data output Parallel pixel data output Parallel pixel data output D _{OUT} 2 H3 Output Parallel pixel data output Parallel pixel data output Parallel pixel data output Parallel pixel data output Parallel pixel data output Parallel pixel data output Parallel pixel data output Parallel pixel data output Parallel pixel data output Parallel pixel data output Parallel pixel data output Parallel pixel data output Parallel pixel data output Parallel pixel data output Parallel pixel data output	V _{AA} _PIX	D7, D8	Power	Pixel power
PIXCLK E3 Output Pixel clock out. D _{OUT} is valid on rising edge of this clock FLASH E4 Output Control signal to drive external light sources V _{DD_IO} E6, F6, G6, H6, H7 Power I/O supply power D _{OUT} 8 F1 Output Parallel pixel data output D _{OUT} 9 F2 Output Parallel pixel data output D _{OUT} 10 F3 Output Parallel pixel data output (MSB) TEST F7 Input Manufacturing test enable pin (connect to D _{GND}) D _{OUT} 4 G1 Output Parallel pixel data output D _{OUT} 5 G2 Output Parallel pixel data output D _{OUT} 6 G3 Output Parallel pixel data output D _{OUT} 7 G4 Output Parallel pixel data output TRIGGER G7 Input Exposure synchronization input. (Connect to D _{GND} if HiSPi interface is used) OE_BAR G8 Input Output Parallel pixel data output (LSB) D _{OUT} 0 H1 Output Parallel pixel data output (Connect to D _{GND} if HiSPi interface is used) D _{OUT} 0 H1 Output Parallel pixel data output (Connect to D _{GND} if HiSPi interface is used) D _{OUT} 0 H1 Output Parallel pixel data output (LSB) D _{OUT} 1 H2 Output Parallel pixel data output (LSB) D _{OUT} 2 H3 Output Parallel pixel data output D _{OUT} 3 H4 Output Parallel pixel data output Asynchronous reset (active LOW). All settings are restored to factory default	LINE_VALID	E1	Output	Asserted when D _{OUT} line data is valid
FLASH E4 Output Control signal to drive external light sources VDD_IO E6, F6, G6, H6, H7 Power I/O supply power DOUT8 F1 Output Parallel pixel data output DOUT9 F2 Output Parallel pixel data output DOUT10 F3 Output Parallel pixel data output (MSB) TEST F7 Input Manufacturing test enable pin (connect to DGND) DOUT4 G1 Output Parallel pixel data output DOUT5 G2 Output Parallel pixel data output DOUT6 G3 Output Parallel pixel data output DOUT7 G4 Output Parallel pixel data output TRIGGER G7 Input Exposure synchronization input. (Connect to DGND interface is used) OE_BAR G8 Input Output Parallel pixel data output (LSB) DOUT0 H1 Output Parallel pixel data output POUT0 H1 Output Parallel pixel data output POUT0 H1 Output Parallel pixel data output POUT0 H1 Output Parallel pixel data output (Connect to DGND if HiSPi interface is used) OE_BAR G8 Input Output enable (active LOW) DOUT0 H1 Output Parallel pixel data output (LSB) DOUT1 H2 Output Parallel pixel data output DOUT2 H3 Output Parallel pixel data output DOUT3 H4 Output Parallel pixel data output DOUT2 H3 Output Parallel pixel data output RESET_BAR H8 Input Asynchronous reset (active LOW). All settings are restored to factory default	FRAME_VALID	E2	Output	Asserted when D _{OUT} frame data is valid
VDD_IO E6, F6, G6, H6, H7 Power I/O supply power DOUT8 F1 Output Parallel pixel data output DOUT9 F2 Output Parallel pixel data output DOUT10 F3 Output Parallel pixel data output DOUT11 F4 Output Parallel pixel data output (MSB) TEST F7 Input Manufacturing test enable pin (connect to D _{GND}) DOUT4 G1 Output Parallel pixel data output DOUT5 G2 Output Parallel pixel data output DOUT6 G3 Output Parallel pixel data output DOUT7 G4 Output Parallel pixel data output TRIGGER G7 Input Exposure synchronization input. (Connect to D _{GND} if HiSPi interface is used) OE_BAR G8 Input Output enable (active LOW) DOUT0 H1 Output Parallel pixel data output (LSB) DOUT1 H2 Output Parallel pixel data output DOUT2 H3 Output Parallel pixel data output	PIXCLK	E3	Output	Pixel clock out. D _{OUT} is valid on rising edge of this clock
DOUT8 F1 Output Parallel pixel data output DOUT9 F2 Output Parallel pixel data output DOUT10 F3 Output Parallel pixel data output DOUT11 F4 Output Parallel pixel data output (MSB) TEST F7 Input Manufacturing test enable pin (connect to DGND) DOUT4 G1 Output Parallel pixel data output DOUT5 G2 Output Parallel pixel data output DOUT6 G3 Output Parallel pixel data output DOUT7 G4 Output Parallel pixel data output TRIGGER G7 Input Exposure synchronization input. (Connect to DGND if HiSPi interface is used) OE_BAR G8 Input Output enable (active LOW) OOLT0 H1 Output Parallel pixel data output (LSB) DOUT1 H2 Output Parallel pixel data output DOUT2 H3 Output Parallel pixel data output RESET_BAR H8 Input Asynchronous reset (active LOW). All settings are restored to factory default	FLASH	E4	Output	Control signal to drive external light sources
DOUT9 F2 Output Parallel pixel data output DOUT10 F3 Output Parallel pixel data output DOUT11 F4 Output Parallel pixel data output (MSB) TEST F7 Input Manufacturing test enable pin (connect to DGND) DOUT4 G1 Output Parallel pixel data output DOUT5 G2 Output Parallel pixel data output DOUT6 G3 Output Parallel pixel data output TRIGGER G7 Input Exposure synchronization input. (Connect to DGND if HiSPi interface is used) OE_BAR G8 Input Output enable (active LOW) DOUT0 H1 Output Parallel pixel data output (LSB) DOUT1 H2 Output Parallel pixel data output DOUT2 H3 Output Parallel pixel data output RESET_BAR H8 Input Asynchronous reset (active LOW). All settings are restored to factory default	V _{DD} _IO	E6, F6, G6, H6, H7	Power	I/O supply power
Dour10 F3 Output Parallel pixel data output Dour11 F4 Output Parallel pixel data output (MSB) TEST F7 Input Manufacturing test enable pin (connect to DGND) Dour4 G1 Output Parallel pixel data output Dour5 G2 Output Parallel pixel data output Dour6 G3 Output Parallel pixel data output Dour7 G4 Output Parallel pixel data output TRIGGER G7 Input Exposure synchronization input. (Connect to DGND if HiSPi interface is used) OE_BAR G8 Input Output enable (active LOW) DOUT0 H1 Output Parallel pixel data output (LSB) DOUT1 H2 Output Parallel pixel data output DOUT2 H3 Output Parallel pixel data output Parallel pixel data output Parallel pixel data output (LSB) DOUT1 H2 Output Parallel pixel data output DOUT3 H4 Output Parallel pixel data output RESET_BAR H8 Input Asynchronous reset (active LOW). All settings are restored to factory default	D _{OUT} 8	F1	Output	Parallel pixel data output
Dour11 F4 Output Parallel pixel data output (MSB) TEST F7 Input Manufacturing test enable pin (connect to D _{GND}) Dour4 G1 Output Parallel pixel data output Dour5 G2 Output Parallel pixel data output Dour6 G3 Output Parallel pixel data output Dour7 G4 Output Parallel pixel data output TRIGGER G7 Input Exposure synchronization input. (Connect to D _{GND} if HiSPi interface is used) OE_BAR G8 Input Output enable (active LOW) Dour0 H1 Output Parallel pixel data output (LSB) Dour1 H2 Output Parallel pixel data output Dour2 H3 Output Parallel pixel data output Dour3 H4 Output Parallel pixel data output RESET_BAR H8 Input Asynchronous reset (active LOW). All settings are restored to factory default	D _{OUT} 9	F2	Output	Parallel pixel data output
TEST F7 Input Manufacturing test enable pin (connect to D _{GND}) D _{OUT} 4 G1 Output Parallel pixel data output D _{OUT} 5 G2 Output Parallel pixel data output D _{OUT} 6 G3 Output Parallel pixel data output D _{OUT} 7 G4 Output Parallel pixel data output TRIGGER G7 Input Exposure synchronization input. (Connect to D _{GND} if HiSPi interface is used) OE_BAR G8 Input Output enable (active LOW) D _{OUT} 0 H1 Output Parallel pixel data output (LSB) D _{OUT} 1 H2 Output Parallel pixel data output D _{OUT} 2 H3 Output Parallel pixel data output D _{OUT} 3 H4 Output Parallel pixel data output Asynchronous reset (active LOW). All settings are restored to factory default	D _{OUT} 10	F3	Output	Parallel pixel data output
DOUT4 G1 Output Parallel pixel data output DOUT5 G2 Output Parallel pixel data output DOUT6 G3 Output Parallel pixel data output DOUT7 G4 Output Parallel pixel data output TRIGGER G7 Input Exposure synchronization input. (Connect to DGND if HiSPi interface is used) OE_BAR G8 Input Output enable (active LOW) DOUT0 H1 Output Parallel pixel data output (LSB) DOUT1 H2 Output Parallel pixel data output DOUT2 H3 Output Parallel pixel data output DOUT3 H4 Output Parallel pixel data output RESET_BAR H8 Input Asynchronous reset (active LOW). All settings are restored to factory default	D _{OUT} 11	F4	Output	Parallel pixel data output (MSB)
Dout 5 G2 Output Parallel pixel data output Dout 6 G3 Output Parallel pixel data output Dout 7 G4 Output Parallel pixel data output TRIGGER G7 Input Exposure synchronization input. (Connect to DGND if HiSPi interface is used) OE_BAR G8 Input Output enable (active LOW) Dout 0 H1 Output Parallel pixel data output (LSB) Dout 1 H2 Output Parallel pixel data output (LSB) Dout 2 H3 Output Parallel pixel data output Dout 3 H4 Output Parallel pixel data output Asynchronous reset (active LOW). All settings are restored to factory default	TEST	F7	Input	Manufacturing test enable pin (connect to D _{GND})
Dout 6 G3 Output Parallel pixel data output Dout 7 G4 Output Parallel pixel data output TRIGGER G7 Input Exposure synchronization input. (Connect to DGND if HiSPi interface is used) OE_BAR G8 Input Output enable (active LOW) Dout 9 Parallel pixel data output (LSB) Dout 1 H2 Output Parallel pixel data output Dout 2 H3 Output Parallel pixel data output Dout 9 Parallel pixel data output Dout 9 Parallel pixel data output Parallel pixel data output Parallel pixel data output Dout 9 Parallel pixel data output Dout 9 Parallel pixel data output RESET_BAR H8 Input Asynchronous reset (active LOW). All settings are restored to factory default	D _{OUT} 4	G1	Output	Parallel pixel data output
DOUT? G4 Output Parallel pixel data output Exposure synchronization input. (Connect to DGND if HiSPi interface is used) OE_BAR G8 Input Output enable (active LOW) DOUT0 H1 Output Parallel pixel data output (LSB) DOUT1 H2 Output Parallel pixel data output DOUT2 H3 Output Parallel pixel data output Parallel pixel data output Parallel pixel data output Parallel pixel data output Parallel pixel data output Parallel pixel data output DOUT3 H4 Output Parallel pixel data output RESET_BAR H8 Input Asynchronous reset (active LOW). All settings are restored to factory default	D _{OUT} 5	G2	Output	Parallel pixel data output
TRIGGER G7 Input Exposure synchronization input. (Connect to D _{GND} if HiSPi interface is used) OE_BAR G8 Input Output enable (active LOW) DOUTO H1 Output Parallel pixel data output (LSB) DOUT1 H2 Output Parallel pixel data output Parallel pixel data output Parallel pixel data output Parallel pixel data output Parallel pixel data output DOUT3 H4 Output Parallel pixel data output RESET_BAR H8 Input Asynchronous reset (active LOW). All settings are restored to factory default	D _{OUT} 6	G3	Output	Parallel pixel data output
De_BAR G8 Input Output enable (active LOW) Dout Parallel pixel data output (LSB) Dout Parallel pixel data output Dout Parallel pixel data output Dout Parallel pixel data output Parallel pixel data output Parallel pixel data output Parallel pixel data output Dout Parallel pixel data output Dout Parallel pixel data output Parallel pixel data output RESET_BAR H8 Input Asynchronous reset (active LOW). All settings are restored to factory default	D _{OUT} 7	G4	Output	Parallel pixel data output
DOUTO H1 Output Parallel pixel data output (LSB) DOUT1 H2 Output Parallel pixel data output DOUT2 H3 Output Parallel pixel data output DOUT3 H4 Output Parallel pixel data output RESET_BAR H8 Input Asynchronous reset (active LOW). All settings are restored to factory default	TRIGGER	G7	Input	
D _{OUT} 1 H2 Output Parallel pixel data output D _{OUT} 2 H3 Output Parallel pixel data output D _{OUT} 3 H4 Output Parallel pixel data output RESET_BAR H8 Input Asynchronous reset (active LOW). All settings are restored to factory default	OE_BAR	G8	Input	Output enable (active LOW)
D _{OUT} 2 H3 Output Parallel pixel data output D _{OUT} 3 H4 Output Parallel pixel data output RESET_BAR H8 Input Asynchronous reset (active LOW). All settings are restored to factory default	D _{OUT} 0	H1	Output	Parallel pixel data output (LSB)
D _{OUT} 3 H4 Output Parallel pixel data output RESET_BAR H8 Input Asynchronous reset (active LOW). All settings are restored to factory default	D _{OUT} 1	H2	Output	Parallel pixel data output
RESET_BAR H8 Input Asynchronous reset (active LOW). All settings are restored to factory default	D _{OUT} 2	H3	Output	Parallel pixel data output
factory default	D _{OUT} 3	H4	Output	Parallel pixel data output
Reserved E7, E8, F8 N/A Reserved (do not connect)	RESET_BAR	H8	Input	
	Reserved	E7, E8, F8	N/A	Reserved (do not connect)

TWO-WIRE SERIAL REGISTER INTERFACE

The two-wire serial interface bus enables read/write access to control and status registers within the AR0135CS. The interface protocol uses a master/slave model in which a master controls one or more slave devices. The sensor acts as a slave device. The master generates a clock (S_{CLK}) that is an input to the sensor and is used to synchronize transfers. Data is transferred between the master and the slave on a bidirectional signal (S_{DATA}). S_{DATA} is pulled up to V_{DD} IO off-chip by a 1.5 k Ω resistor. Either the slave or master device can drive S_{DATA} LOW – the interface protocol determines which device is allowed to drive S_{DATA} at any given time.

The protocols described in the two-wire serial interface specification allow the slave device to drive S_{CLK} LOW; the AR0135CS uses S_{CLK} as an input only and therefore never drives it LOW.

Protocol

Data transfers on the two-wire serial interface bus are performed by a sequence of low-level protocol elements:

- 1. a (repeated) start condition
- 2. a slave address/data direction byte
- 3. an (a no) acknowledge bit
- 4. a message byte
- 5. a stop condition

The bus is idle when both S_{CLK} and S_{DATA} are HIGH. Control of the bus is initiated with a start condition, and the bus is released with a stop condition. Only the master can generate the start and stop conditions.

Start Condition

A start condition is defined as a HIGH-to-LOW transition on S_{DATA} while S_{CLK} is HIGH. At the end of a transfer, the master can generate a start condition without previously generating a stop condition; this is known as a "repeated start" or "restart" condition.

Stop Condition

A stop condition is defined as a LOW-to-HIGH transition on S_{DATA} while S_{CLK} is HIGH.

Data Transfer

Data is transferred serially, 8 bits at a time, with the MSB transmitted first. Each byte of data is followed by an acknowledge bit or a no-acknowledge bit. This data transfer mechanism is used for the slave address/data direction byte and for message bytes.

One data bit is transferred during each S_{CLK} clock period. S_{DATA} can change when S_{CLK} is LOW and must be stable while S_{CLK} is HIGH.

Slave Address/Data Direction Byte

Bits [7:1] of this byte represent the device slave address and bit [0] indicates the data transfer direction. A "0" in bit [0] indicates a WRITE, and a "1" indicates a READ. The

default slave addresses used by the AR0135CS are 0x20 (write address) and 0x21 (read address) in accordance with the specification. Alternate slave addresses of 0x30 (write address) and 0x31 (read address) can be selected by enabling and asserting the S_{ADDR} input.

An alternate slave address can also be programmed through R0x31FC.

Message Byte

Message bytes are used for sending register addresses and register write data to the slave device and for retrieving register read data.

Acknowledge Bit

Each 8-bit data transfer is followed by an acknowledge bit or a no-acknowledge bit in the S_{CLK} clock period following the data transfer. The transmitter (which is the master when writing, or the slave when reading) releases S_{DATA} . The receiver indicates an acknowledge bit by driving S_{DATA} LOW. As for data transfers, S_{DATA} can change when S_{CLK} is LOW and must be stable while S_{CLK} is HIGH.

No-Acknowledge Bit

The no-acknowledge bit is generated when the receiver does not drive S_{DATA} LOW during the S_{CLK} clock period following a data transfer. A no-acknowledge bit is used to terminate a read sequence.

Typical Sequence

A typical READ or WRITE sequence begins by the master generating a start condition on the bus. After the start condition, the master sends the 8-bit slave address/data direction byte. The last bit indicates whether the request is for a read or a write, where a "0" indicates a write and a "1" indicates a read. If the address matches the address of the slave device, the slave device acknowledges receipt of the address by generating an acknowledge bit on the bus.

If the request was a WRITE, the master then transfers the 16-bit register address to which the WRITE should take place. This transfer takes place as two 8-bit sequences and the slave sends an acknowledge bit after each sequence to indicate that the byte has been received. The master then transfers the data as an 8-bit sequence; the slave sends an acknowledge bit at the end of the sequence. The master stops writing by generating a (re)start or stop condition.

If the request was a READ, the master sends the 8-bit write slave address/data direction byte and 16-bit register address, the same way as with a WRITE request. The master then generates a (re)start condition and the 8-bit read slave address/data direction byte, and clocks out the register data, eight bits at a time. The master generates an acknowledge bit after each 8-bit transfer. The slave's internal register address is automatically incremented after every 8 bits are transferred. The data transfer is stopped when the master sends a no-acknowledge bit.

Single READ from Random Location

This sequence (Figure 8) starts with a dummy WRITE to the 16-bit address that is to be used for the READ. The master terminates the WRITE by generating a restart condition. The master then sends the 8-bit read slave address/data direction byte and clocks out one byte of register data. The master terminates the READ by generating a no-acknowledge bit followed by a stop condition. Figure 8 shows how the internal register address maintained by the AR0135CS is loaded and incremented as the sequence proceeds.




Figure 8. Single READ from Random Location

Single READ from Current Location

This sequence (Figure 9) performs a read using the current value of the AR0135CS internal register address.

The master terminates the READ by generating a no-acknowledge bit followed by a stop condition. The figure shows two independent READ sequences.



Figure 9. Single READ from Current Location

Sequential READ, Start from Random Location

This sequence (Figure 10) starts in the same way as the single READ from random location (Figure 8). Instead of generating a no-acknowledge bit after the first byte of data

has been transferred, the master generates an acknowledge bit and continues to perform byte READs until "L" bytes have been read.




Figure 10. Sequential READ, Start from Random Location

Sequential READ, Start from Current Location

This sequence (Figure 11) starts in the same way as the single READ from current location (Figure 9). Instead of generating a no-acknowledge bit after the first byte of data

has been transferred, the master generates an acknowledge bit and continues to perform byte READs until "L" bytes have been read.




Figure 11. Sequential READ, Start from Current Location

Single WRITE to Random Location

This sequence (Figure 12) begins with the master generating a start condition. The slave address/data direction byte signals a WRITE and is followed by the HIGH

then LOW bytes of the register address that is to be written. The master follows this with the byte of write data. The WRITE is terminated by the master generating a stop condition.




Figure 12. Single WRITE to Random Location

Sequential WRITE, Start at Random Location

This sequence (Figure 13) starts in the same way as the single WRITE to random location (Figure 12). Instead of generating a no-acknowledge bit after the first byte of data

has been transferred, the master generates an acknowledge bit and continues to perform byte WRITEs until "L" bytes have been written. The WRITE is terminated by the master generating a stop condition.




Figure 13. Sequential WRITE, Start at Random Location

ELECTRICAL SPECIFICATIONS

Unless otherwise stated, the following specifications apply to the following conditions:


 V_{DD} = 1.8 V -0.10/+0.15; V_{DD} _IO = V_{DD} _PLL = V_{AA} = V_{AA} _PIX = 2.8 V ±0.30;

 V_{DD} _SLVS = 0.4 V -0.1/+0.2; T_A = -30°C to +70°C; output load = 10 pF;

PIXCLK frequency = 74.25 MHz; HiSPi off.

Two-Wire Serial Register Interface

The electrical characteristics of the two-wire serial register interface (S_{CLK}, S_{DATA}) are shown in Figure 14 and Table 4.



NOTE: Read sequence: For an 8-bit READ, read waveforms start after WRITE command and register address are issued.

Figure 14. Two-Wire Serial Bus Timing Parameters

Table 4. TWO-WIRE SERIAL BUS CHARACTERISTICS

(f_{EXTCLK} = 27 MHz; V_{DD} = 1.8 V; V_{DD}_IO = 2.8 V; V_{AA} = 2.8 V; V_{AA}_PIX = 2.8 V; V_{DD}_PLL = 2.8 V; V_{DD}_DAC = 2.8 V; T_A = 25°C)

		Standa	ard Mode	Fast-	Mode	
Parameter	Symbol	Min	Max	Min	Max	Unit
S _{CLK} Clock Frequency	t _{SCL}	0	100	0	400	kHz
Hold Time (Repeated) START Condition						
After this Period, the First Clock Pulse is Generated	t _{HD;STA}	4.0	-	0.6	-	μS
LOW Period of the S _{CLK} Clock	t _{LOW}	4.7	-	1.3	-	μS
HIGH Period of the S _{CLK} Clock	t _{HIGH}	4.0	-	0.6	-	μS
Set-up Time for a Repeated START Condition	t _{SU;STA}	4.7	-	0.6	-	μS
Data Hold Time	t _{HD;DAT}	0 (Note 4)	3.45 (Note 5)	0 (Note 6)	0.9 (Note 5)	μS
Data Set-up Time	t _{SU;DAT}	250	-	100 (Note 6)	-	ns
Rise Time of both S _{DATA} and S _{CLK} Signals	t _r	_	1000	20 + 0.1Cb (Note 7)	300	ns
Fall Time of both S _{DATA} and S _{CLK} Signals	t _f	_	300	20 + 0.1Cb (Note 7)	300	ns
Set-up Time for STOP Condition	t _{SU;STO}	4.0	-	0.6	-	μS
Bus Free Time between a STOP and START Condition	t _{BUF}	4.7	-	1.3	-	μS
Capacitive Load for each Bus Line	Cb	-	400	_	400	pF
Serial Interface Input Pin Capacitance	CIN_SI	1	3.3	-	3.3	pF

Table 4. TWO-WIRE SERIAL BUS CHARACTERISTICS (continued)

 $(f_{EXTCLK} = 27 \text{ MHz}; V_{DD} = 1.8 \text{ V}; V_{DD}_IO = 2.8 \text{ V}; V_{AA} = 2.8 \text{ V}; V_{AA}_PIX = 2.8 \text{ V}; V_{DD}_PLL = 2.8 \text{ V}; V_{DD}_DAC = 2.8 \text{ V}; T_A = 25^{\circ}C)$

		Standard Mode		Fast-l		
Parameter	Symbol	Min	Max	Min	Max	Unit
S _{DATA} Max Load Capacitance	CLOAD_SD	-	30	-	30	pF
S _{DATA} Pull-up Resistor	RSD	1.5	4.7	1.5	4.7	kΩ

- 1. This table is based on I²C standard (v2.1 January 2000). Philips Semiconductor.
- 2. Two-wire control is I²C-compatible.
- All values referred to V_{IHmin} = 0.9 V_{DD}IO and V_{ILmax} = 0.1 V_{DD}IO levels. Sensor EXCLK = 27 MHz.
 A device must internally provide a hold time of at least 300 ns for the S_{DATA} signal to bridge the undefined region of the falling edge of S_{CLK}.
 The maximum t_{HD;DAT} has only to be met if the device does not stretch the LOW period (t_{LOW}) of the S_{CLK} signal.
- 6. A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, but the requirement t_{SU:DAT} 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the S_{CLK} signal. If such a device does stretch the LOW period of the S_{CLK} signal, it must output the next data bit to the S_{DATA} line t_r max + t_{SU:DAT} = 1000 + 250 = 1250 ns (according to the Standard-mode I²C-bus specification) before the S_{CLK} line is released.
- 7. Cb = total capacitance of one bus line in pF.

I/O Timing

By default, the AR0135CS launches pixel data, FV and LV with the falling edge of PIXCLK. The expectation is that the user captures D_{OUT}[11:0], FV and LV using the rising

edge of PIXCLK. The launch edge of PIXCLK can be configured in register R0x3028. See Figure 15 and Table 5 for I/O timing (AC) characteristics.




Figure 15. I/O Timing Diagram

Table 5. I/O TIMING CHARACTERISTICS, PARALLEL OUTPUT (1.8 V VDD_IO) (Note 1)

Symbol	Definition	Condition	Min	Тур	Max	Unit
fEXTCLK	Input Clock Frequency		6	-	50	MHz
tEXTCLK	Input Clock Period		20	-	166	ns
t _R	Input Clock Rise Time	PLL Enabled	-	3	-	ns
t _F	Input Clock Fall Time	PLL Enabled	-	3	-	ns
t _{jJITTER}	Input Clock Jitter		-	-	600	ns
t _{cp}	EXTCLK to PIXCLK Propagation Delay	Nominal Voltages, PLL Disabled, PIXCLK Slew Rate = 4	5.7	-	14.3	ns
t _{RP}	PIXCLK Rise Time	PCLK Slew Rate = 6	1.3	-	4.0	ns
t _{FP}	PIXCLK Fall Time	PCLK Slew Rate = 6	1.3	-	3.9	ns
	PIXCLK Duty Cycle		40	50	60	%
f _{PIXCLK}	PIXCLK Frequency	PIXCLK Slew Rate = 6, Data Slew Rate = 7	6	-	74.25	MHz
t _{PD}	PIXCLK to Data Valid	PIXCLK Slew Rate = 6, Data Slew Rate = 7	-2.5	-	2	ns

Table 5. I/O TIMING CHARACTERISTICS, PARALLEL OUTPUT (1.8 V V_{DD}_IO) (Note 1) (continued)

Symbol	Definition	Condition	Min	Тур	Max	Unit
t _{PFH}	PIXCLK to FV HIGH	PIXCLK Slew Rate = 6, Data Slew Rate = 7	-2.5	-	2	ns
t _{PLH}	PIXCLK to LV HIGH	PIXCLK Slew Rate = 6, Data Slew Rate = 7	-3	-	1.5	ns
t _{PFL}	PIXCLK to FV LOW	PIXCLK Slew Rate = 6, Data Slew Rate = 7	-2.5	-	2	ns
t _{PLL}	PIXCLK to LV LOW	PIXCLK Slew Rate = 6, Data Slew Rate = 7	-3	-	1.5	ns
C _{IN}	Input Pin Capacitance		_	2.5	-	pF

^{1.} Minimum and maximum values are taken at 70°C, 1.7 V and -30°C, 1.95 V. All values are taken at the 50% transition point. The loading used is 10 pF.

Table 6. I/O TIMING CHARACTERISTICS, PARALLEL OUTPUT (2.8 V VDD_IO) (Note 1)

Symbol	Definition	Condition	Min	Тур	Max	Unit
f _{EXTCLK}	Input Clock Frequency		6	-	50	MHz
t _{EXTCLK}	Input Clock Period		20	-	166	ns
t _R	Input Clock Rise Time	PLL Enabled	-	3	-	ns
t _F	Input Clock Fall Time	PLL Enabled	-	3	-	ns
t _{jJITTER}	Input Clock Jitter		-	-	600	ns
t _{cp}	EXTCLK to PIXCLK Propagation Delay	Nominal Voltages, PLL Disabled, PIXCLK Slew Rate = 4	5.3	-	13.4	ns
t _{RP}	PIXCLK Rise Time	PCLK Slew Rate = 6	1.3	-	4.0	ns
t _{FP}	PIXCLK Fall Time	PCLK Slew Rate = 6	1.3	-	3.9	ns
	PIXCLK Duty Cycle		40	50	60	%
f _{PIXCLK}	PIXCLK Frequency	PIXCLK Slew Rate = 6, Data Slew Rate = 7	6	-	74.25	MHz
t _{PD}	PIXCLK to Data Valid	PIXCLK Slew Rate = 6, Data Slew Rate = 7	-2.5	-	2	ns
t _{PFH}	PIXCLK to FV HIGH	PIXCLK Slew Rate = 6, Data Slew Rate = 7	-2.5	-	2	ns
t _{PLH}	PIXCLK to LV HIGH	PIXCLK Slew Rate = 6, Data Slew Rate = 7	-2.5	-	2	ns
t _{PFL}	PIXCLK to FV LOW	PIXCLK Slew Rate = 6, Data Slew Rate = 7	-2.5	-	2	ns
t _{PLL}	PIXCLK to LV LOW	PIXCLK Slew Rate = 6, Data Slew Rate = 7	-2.5	-	2	ns
C _{IN}	Input Pin Capacitance		-	2.5	-	pF

^{1.} Minimum and maximum values are taken at 70°C, 2.5 V and –30°C, 3.1 V. All values are taken at the 50% transition point. The loading used is 10 pF.

Table 7. I/O RISE SLEW RATE (2.8 V V_{DD}_IO) (Note 1)

Parallel Slew (R0x306E[15:13])	Condition	Min	Тур	Max	Unit
7	Default	1.50	2.50	3.90	V/ns
6	Default	0.98	1.62	2.52	V/ns
5	Default	0.71	1.12	1.79	V/ns
4	Default	0.52	0.82	1.26	V/ns
3	Default	0.37	0.58	0.88	V/ns
2	Default	0.26	0.40	0.61	V/ns
1	Default	0.17	0.27	0.40	V/ns
0	Default	0.10	0.16	0.23	V/ns

^{1.} Minimum and maximum values are taken at 70°C, 2.5 V and -30°C, 3.1 V. The loading used is 10 pF.

^{2.} Jitter from PIXCLK is already taken into account in the data for all of the output parameters.

^{2.} Jitter from PIXCLK is already taken into account in the data for all of the output parameters.

Table 8. I/O FALL SLEW RATE (2.8 V V_{DD} _IO) (Note 1)

Parallel Slew (R0x306E[15:13])	Condition	Min	Тур	Max	Unit
7	Default	1.40	2.30	3.50	V/ns
6	Default	0.97	1.61	2.48	V/ns
5	Default	0.73	1.21	1.86	V/ns
4	Default	0.54	0.88	1.36	V/ns
3	Default	0.39	0.63	0.88	V/ns
2	Default	0.27	0.43	0.66	V/ns
1	Default	0.18	0.29	0.44	V/ns
0	Default	0.11	0.17	0.25	V/ns

^{1.} Minimum and maximum values are taken at 70°C, 2.5 V and -30°C, 3.1 V. The loading used is 10 pF.

Table 9. I/O RISE SLEW RATE (1.8 V V_{DD} IO) (Note 1)

Parallel Slew (R0x306E[15:13])	Condition	Min	Тур	Max	Unit
7	Default	0.57	0.91	1.55	V/ns
6	Default	0.39	0.61	1.02	V/ns
5	Default	0.29	0.46	0.75	V/ns
4	Default	0.22	0.34	0.54	V/ns
3	Default	0.16	0.24	0.39	V/ns
2	Default	0.12	0.17	0.27	V/ns
1	Default	0.08	0.11	0.18	V/ns
0	Default	0.05	0.07	0.10	V/ns

^{1.} Minimum and maximum values are taken at 70°C, 1.7 V and -30°C, 1.95 V. The loading used is 10 pF.

Table 10. I/O FALL SLEW RATE (1.8 V V_{DD}_IO) (Note 1)

Parallel Slew (R0x306E[15:13])	Condition	Min	Тур	Max	Unit
7	Default	0.57	0.92	1.55	V/ns
6	Default	0.40	0.64	1.08	V/ns
5	Default	0.31	0.50	0.82	V/ns
4	Default	0.24	0.38	0.61	V/ns
3	Default	0.18	0.27	0.44	V/ns
2	Default	0.13	0.19	0.31	V/ns
1	Default	0.09	0.13	0.20	V/ns
0	Default	0.05	0.08	0.12	V/ns

^{1.} Minimum and maximum values are taken at 70°C, 1.7 V and -30°C, 1.95 V. The loading used is 10 pF.

DC Electrical Characteristics

The DC electrical characteristics are shown in Table 11,

Table 12, Table 13, Table 14, and Table 15.

Table 11. DC ELECTRICAL CHARACTERISTICS

Symbol	Definition	Condition	Min	Тур	Max	Unit
V _{DD}	Core Digital Voltage		1.7	1.8	1.95	V
V _{DD} _IO	I/O Digital Voltage		1.7/2.5	1.8/2.8	1.9/3.1	V
V _{AA}	Analog Voltage		2.5	2.8	3.1	V
V _{AA} _PIX	Pixel Supply Voltage		2.5	2.8	3.1	V
V _{DD} _PLL	PLL Supply Voltage		2.5	2.8	3.1	V
V _{DD} _SLVS	HiSPi Supply Voltage		0.3	0.4	0.6	V
V _{IH}	Input HIGH Voltage		$V_{DD}IO \times 0.7$	_	-	V
V _{IL}	Input LOW Voltage		_	_	$V_{DD}IO \times 0.3$	V
I _{IN}	Input Leakage Current	No Pull-up Resistor; $V_{IN} = V_{DD}$ IO or D_{GND}	20	_	-	μА
V _{OH}	Output HIGH Voltage		V _{DD} _IO - 0.3	-	-	V
V _{OL}	Output LOW Voltage	V _{DD} _IO = 2.8 V	_	_	0.4	V
I _{OH}	Output HIGH Current	At Specified V _{OH}	-22	-	-	mA
I _{OL}	Output LOW Current	At Specified V _{OL}	_	_	22	mA

CAUTION:

Stresses greater than those listed in Table 12 may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Table 12. ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Minimum	Maximum	Unit
V _{SUPPLY}	Power Supply Voltage (All Supplies)	-0.3	4.5	V
I _{SUPPLY}	Total Power Supply Current	_	200	mA
I _{GND}	Total Ground Current	_	200	mA
V _{IN}	DC Input Voltage	-0.3	$V_{DD}IO + 0.3$	V
V _{OUT}	DC Output Voltage	-0.3	$V_{DD}IO + 0.3$	V
T _{STG} (Note 1)	Storage Temperature	-40	+85	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 13. OPERATING CURRENT CONSUMPTION FOR PARALLEL OUTPUT

 $(V_{AA} = V_{AA}_PIX = V_{DD}_IO = V_{DD}_PLL = 2.8 \text{ V}; V_{DD} = 1.8 \text{ V}; PLL \text{ Enabled and PIXCLK} = 74.25 \text{ MHz}; T_A = 25 ^{\circ}C; C_{LOAD} = 10 \text{ pF})$

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I _{DD}	Digital Operating Current	Parallel, Streaming, Full Resolution 54 fps	_	46	60	mA
I _{DD} _IO	I/O Digital Operating Current	Parallel, Streaming, Full Resolution 54 fps	-	52	_	mA
I _{AA}	Analog Operating Current	Parallel, Streaming, Full Resolution 54 fps	-	46	55	mA
I _{AA} _PIX	Pixel Supply Current	Parallel, Streaming, Full Resolution 54 fps	_	7	9	mA
I _{DD} _PLL	PLL Supply Current	Parallel, Streaming, Full Resolution 54 fps	-	8	10	mA

^{1.} Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 14. OPERATING CURRENT CONSUMPTION FOR HISPI OUTPUT

 $(V_{AA} = V_{AA}_PIX = V_{DD}_IO = V_{DD}_PLL = 2.8 \text{ V}; V_{DD} = 1.8 \text{ V}; PLL \text{ Enabled and PIXCLK} = 74.25 \text{ MHz}; T_A = 25°C; C_{LOAD} = 10 \text{ pF})$

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I _{DD}	Digital Operating Current	HiSPi, Streaming, Full Resolution 54 fps	_	70	90	mA
I _{DD} _IO	I/O Digital Operating Current	HiSPi, Streaming, Full Resolution 54 fps	-	0.2	1	mA
I _{AA}	Analog Operating Current	HiSPi, Streaming, Full Resolution 54 fps	_	40	55	mA
I _{AA} _PIX	Pixel Supply Current	HiSPi, Streaming, Full Resolution 54 fps	_	7	9	mA
I _{DD} _PLL	PLL Supply Current	HiSPi, Streaming, Full Resolution 54 fps	_	11	14	mA
I _{DD} _SLVS	HiSPi Supply Current	HiSPi, Streaming, Full Resolution 54 fps	-	9	12	mA

Table 15. STANDBY CURRENT CONSUMPTION

(Analog – V_{AA} + V_{AA} PIX + V_{DD} PLL; Digital – V_{DD} + V_{DD} IO; T_A = 25°C)

Definition	Condition	Min	Тур	Max	Unit
Hard Standby (Clock OFF, Driven Low)	Analog, 2.8 V	-	3	15	μΑ
	Digital, 1.8 V	-	25	125	μΑ
Hard Standby (Clock ON, EXTCLK = 20 MHz)	Analog, 2.8 V	-	12	25	μΑ
	Digital, 1.8 V	_	1.1	1.7	mA
Soft Standby (Clock OFF, Driven Low)	Analog, 2.8 V	_	3	15	μΑ
	Digital, 1.8 V	_	25	125	μΑ
Soft Standby (Clock ON, EXTCLK = 20 MHz)	Analog, 2.8 V	_	12	25	μΑ
	Digital, 1.8 V	_	1.1	1.7	mA

HiSPi Electrical Specifications

The ON Semiconductor AR0135CS sensor supports SLVS mode only, and does not have a DLL for timing adjustments. Refer to the High-Speed Serial Pixel (HiSPi) Interface Physical Layer Specification v2.00.00 for electrical definitions, specifications, and timing

information. The $V_{DD_}$ SLVS supply in this data sheet corresponds to $V_{DD_}$ TX in the HiSPi Physical Layer Specification. Similarly, V_{DD} is equivalent to $V_{DD_}$ HiSPi as referenced in the specification. The HiSPi transmitter electrical specifications are listed at 700 MHz.

Table 16. INPUT VOLTAGE AND CURRENT (HISPI POWER SUPPLY 0.4 V)

(Measurement Conditions: Max Freq. 700 MHz)

Symbol	Parameter	Min	Тур	Max	Unit
I _{DD} _SLVS	Supply Current (PWR _{HiSPi}) (Driving 100 Ω Load)	-	10	15	mA
V _{CMD}	HiSPi Common Mode Voltage (Driving 100 Ω Load)	V _{DD} _SLVS × 0.45	V _{DD} _SLVS/2	V _{DD} _SLVS × 0.55	V
V _{OD}	HiSPi Differential Output Voltage (Driving 100 Ω Load)	V _{DD} _SLVS × 0.36	V _{DD} _SLVS/2	V _{DD} _SLVS × 0.64	V
ΔV_{CM}	Change in V _{CM} between Logic 1 and 0	-	-	25	mV
V _{OD}	Change in V _{OD} between Logic 1 and 0	-	-	25	mV
NM	V _{OD} Noise Margin	-	-	30	%
ΔV _{CM}	Difference in V _{CM} between any Two Channels	-	-	50	mV
$ \Delta V_{OD} $	Difference in V _{OD} between any Two Channels	-	-	100	mV
ΔV_{CM_ac}	Common-mode AC Voltage (pk) without V _{CM} Cap Termination	-	-	50	mV
ΔV_{CM_ac}	Common-mode AC Voltage (pk) with V _{CM} Cap Termination	-	_	30	mV
V _{OD_ac}	Max Overshoot Peak V _{OD}	-	_	1.3 × V _{OD}	V
V _{diff_pkpk}	Max Overshoot V _{diff pk-pk}	-	-	$2.6 \times V_{OD} $	V
V _{eye}	Eye Height	$1.4 \times V_{OD}$	-	_	
R _O	Single-ended Output Impedance	35	50	70	Ω
ΔR_{O}	Output Impedance Mismatch	-	-	20	%




Figure 16. Differential Output Voltage for Clock and Data Pairs

Table 17. RISE AND FALL TIMES

(Measurement Conditions: HiSPi Power Supply 0.4 V, Max Freq. 700 MHz)

Symbol	Parameter	Min	Тур	Max	Unit
1/UI	Data Rate	280	-	700	Mb/s
TxPRE	Max Setup Time from Transmitter	0.3	-	-	UI (Note 1)
TxPost	Max Hold Time from Transmitter	0.3	_	_	UI
RISE	Rise Time (20%–80%)	-	0.25 UI	-	
FALL	Fall Time (20%–80%)	150ps	0.25 UI	-	
PLL_DUTY	Clock Duty	45	50	55	%
t _{pw}	Bitrate Period	1.43	-	3.57	ns (Note 1)
t _{eye}	Eye Width	0.3	-	-	UI (Notes 1, 2)
t _{totaljit}	Data Total Jitter (pk pk)@1e-9	-	-	0.2	UI (Notes 1, 2)
t _{ckjit}	Clock Period Jitter (RMS)	-	-	50	ps (Note 2)
t _{cyjit}	Clock Cycle-to-Cycle jitter (RMS)	-	-	100	ps (Note 2)
t _{chskew}	Clock to Data Skew	-0.1	-	0.1	UI (Notes 1, 2)
t _{PHYskew}	PHY-to-PHY Skew	-	-	2.1	UI (Notes 1, 5)
t _{DIFFskew}	Mean Differential skew	-100	-	100	ps (Note 6)

- 1. One UI is defined as the normalized mean time between one edge and the following edge of the clock.
- 2. Taken from 0 V crossing point.
- 3. Also defined with a maximum loading capacitance of 10 pF on any pin. The loading capacitance may also need to be less for higher bitrates so the rise and fall times do not exceed the maximum 0.3 UI.
- 4. The absolute mean skew between the Clock lane and any Data Lane in the same PHY between any edges.
- 5. The absolute mean skew between any Clock in one PHY and any Data lane in any other PHY between any edges.
- 6. Differential skew is defined as the skew between complementary outputs. It is measured as the absolute time between the two complementary edges at mean V_{CM} point.




Figure 17. Eye Diagram for Clock and Data Signals




Figure 18. Skew within the PHY and Output Channels

POWER-ON RESET AND STANDBY TIMING

Power-Up Sequence

The recommended power-up sequence for the AR0135CS is shown in Figure 19. The available power supplies (V_{DD} IO, V_{DD} , V_{DD} ,

- 1. Turn on V_{DD}_PLL power supply.
- 2. After 0–10 μ s, turn on V_{AA} and V_{AA} -PIX power supply.
- 3. After 0–10 μs, turn on V_{DD}_IO power supply.
- 4. After the last power supply is stable, enable FXTCLK

- 5. If RESET_BAR is in a LOW state, hold RESET_BAR LOW for at least 1 ms. If RESET_BAR is in a HIGH state, assert RESET_BAR for at least 1 ms.
- 6. Wait 160000 EXTCLKs (for internal initialization into software standby).
- 7. Configure PLL, output, and image settings to desired values.
- 8. Wait 1 ms for the PLL to lock.
- 9. Set streaming mode (R0x301A[2] = 1).




Figure 19. Power Up

Table 18. POWER-UP SEQUENCE

Symbol	Definition	Min	Тур	Max	Unit
t _O	V _{DD} _PLL to V _{AA} /V _{AA} _PIX	0	10	-	μs
t ₁	V _{AA} /V _{AA} _PIX to V _{DD} _IO	0	10	-	μs
t ₂	V _{DD} _IO to V _{DD}	0	10	-	μs
t ₃	V _{DD} to V _{DD} SLVS	0	10	_	μs
t _X	Xtal Settle Time	_	30 (Note 1)	_	ms
t ₄	Hard Reset	1 (Note 2)	_	_	ms
t ₅	Internal Initialization	160000	_	_	EXTCLKs
t ₆	PLL Lock Time	1	_	_	ms

^{1.} Xtal settling time is component-dependent, usually taking about 10–100 ms.

^{2.} Hard reset time is the minimum time required after power rails are settled. In a circuit where hard reset is held down by RC circuit, then the RC time must include the all power rail settle time and Xtal settle time.

It is critical that V_{DD}_PLL is not powered up after the other power supplies. It must be powered before or at least at the same time as the
others. If the case happens that V_{DD}_PLL is powered after other supplies then the sensor may have functionality issues and will experience
high current draw on this supply.

Power-Down Sequence

The recommended power-down sequence for the AR0135CS is shown in Figure 20. The available power supplies (V_{DD} IO, V_{DD} , V_{DD} SLVS, V_{DD} PLL, V_{AA} , V_{AA} PIX) must have the separation specified below.

- 1. Disable streaming if output is active by setting standby R0x301A[2] = 0
- 2. The soft standby state is reached after the current row or frame, depending on configuration, has ended.
- 3. Turn off V_{DD}_SLVS.
- 4. Turn off V_{DD}.
- 5. Turn off V_{DD}_IO
- 6. Turn off V_{AA}/V_{AA} PIX.
- 7. Turn off V_{DD}_PLL.




Figure 20. Power Down

Table 19. POWER-DOWN SEQUENCE

Symbol	Parameter	Min	Тур	Max	Unit
t ₀	V _{DD} _SLVS to V _{DD}	0	-	_	μs
t ₁	V _{DD} to V _{DD} IO	0	_	-	μs
t ₂	V _{DD} IO to V _{AA} /V _{AA} PIX	0	_	_	μs
t ₃	V _{AA} /V _{AA} _PIX to V _{DD} _PLL	0	_	_	μs
t ₄	PwrDn until Next PwrUp Time	100	-	-	ms

^{1.} t₄ is required between power down and next power up time; all decoupling caps from regulators must be completely discharged.

Standby Sequence

Figure 21 and Figure 22 show timing diagrams for entering and exiting standby. Delays are shown indicating

the last valid register write prior to entering standby as well as the first valid write upon exiting standby. Also shown is timing if the EXTCLK is to be disabled during standby.




Figure 21. Enter Standby Timing




Figure 22. Exit Standby Timing




Figure 23. Quantum Efficiency – Monochrome Sensor (Typical)




Figure 24. Quantum Efficiency - Color Sensor (Typical)





Figure 25. Chief Ray Angle – 25°

PACKAGE DIMENSIONS



Notes:

- 1. Lid material: Borosilicate glass 0.4 ± 0.04 thickness. Refractive index at 20° C = 1.5255 @ 546 nm and 1.5231 @ 588 nm. Double side AR Coating: 530-570 nm R < 1%; 420-700 nm R < 2%.
- Solder ball material: SAC305 (95% Sn, 3% Ag, 0.5% Cu). Dimensions apply to solder balls post reflow. Pre-flow ball is 0.5 on a Ø0.4 SMD ball pad.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnif

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative