




by Leeza Stetsenko the VP 10/6/2025






Agenda

- Introduction to VHDL
- VHDL Design Structure
- Concurrent vs. Sequential

Motivation

- Very High Speed Integrated Circuit Hardware Description Language (VHDL)
- Allows for simulation, synthesis, and hardware implementation
- Key abstraction: RTL Register-Transfer Level
- Used to describe registers, datapaths, FSMs, and control logic



VHDL vs Verilog

• Both used to describe digital hardware

VHDL	Verilog
Strongly typed, more explicit -> fewer synthesis mistakes	Loosely typed, faster for prototyping
Allows for multiple architectures per entity	Need to make new module for different functionality
Case insensitive	Case Sensitive
Non-blocking signal assignment: <= Variable / blocking assignment: :=	Nonblocking assignment: <= Blocking assignment: =

VHDL Design Structure

- Every VHDL file has architecture + entity
 - Entity -> defines I/O ports
 - Architecture -> defines internal behavior
- Multiple architectures can be written for the same entity

```
library ieee;
use ieee.std_logic_1164.all;
entity mux_2x1 is
    port(
               : in std logic;
              : in std logic;
       in1
              : in std logic;
       sel
       output : out std logic);
end mux 2x1;
architecture case statement of mux 2x1 is
begin
    process(in0, in1, sel)
    begin
       case sel is
           when '0' =>
               output <= in0;
           when others =>
               output <= in1;
       end case;
    end process;
end case statement;
```

Data Types and Operators

- Common libraries
 - ieee.std_logic_1164.all
 - ieee.numeric_std.all
- Important data types
 - std_logic, std_logic_vector, signed, unsigned, bit, Boolean, integer
- Special Logic values
 - '0', '1', 'Z', 'X', '-'
- Arithmetic requires casting with unsigned() or signed()
 - Eg. sum <= std_logic_vector(unsigned(a) + unsigned(b))

Concurrent vs Sequential Statements


- Concurrent
 - Outside of a process
 - Executes simultaneously
 - Eg. with select, when else, direct assignments
- Sequential
 - Inside of a process
 - Executes in sequential order
 - Eg. If, case, loop
- Process triggers on changes in sensitivity list

```
--Mux Architecure with Sequential statements
architecture if statement of mux 2x1 is
begin
    process(in0, in1, sel)
    begin
        if (sel = '0') then
            output <= in0;
        else
            output <= in1;
        end if;
    end process;
end if statement;
--Mux architecure with concurrent statements
architecture when else of mux 2x1 is
begin
    output <= in0 when sel = '0' else in1;
end when else;
```

Combinational Logic Examples

- All inputs must be in sensitivity list
- Outputs must be assigned on all paths -> avoids latches
- Implement logic in multiple ways
 - If statement
 - Case statement
 - When else
 - With select









Combinational Logic Live Demo

by Antonio Marrero-Acosta 10/23/2025


Multiplexer



S	Α	В	Out
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1




Priority Encoder




https://youtube.com/playlist?list=PLBInK6fEyqRjMH3mWf6kwqiTbT798eAOm&si=Ats4DwNcolX47nsB

Adder








Full Adder

Multiplier






2-bit multiplier

ALU

- Too long to do here
- Left as an exercise to the reader
- Testbench will be provided if people want to do it on their own time

```
entity alu1 is
   generic (
       WIDTH : positive := 8);
   port (
              : in std_logic_vector(WIDTH-1 downto 0);
       in0
              : in std_logic_vector(WIDTH-1 downto 0);
       in1
              : in std logic vector(1 downto 0);
       sel
              : out std_logic;
       neg
              : out std_logic;
             : out std_logic;
       output : out std logic vector(WIDTH-1 downto 0));
end alu1;
```



Thanks!

