

FPGATORS GBM #2

AGENDA

Introduction

VHDL Workshop 2

Future Workshops

Starting Projects

RCC Tryouts

SPAM GOOGLE FORM

INTRODUCTION

- FPGA Design Workshop 9/25 was pretty good
- VHDL Basics Workshop 10/6 covered combinational logic in 1 hr
- VHDL Basics Part 2 (coding portion) 10/23 @ 5:30pm
- Are these too frequent or not frequent enough.... Thoughts?

VHDL WORKSHOP 2 10/23 @ 5:30PM ONLINE!! AND RECORDED LOL

1. Previously covered FPGA design flow, explained what IDE we commonly use, design suites, and will introduce version control soon
2. Introduced combinational circuits and coding guidelines
3. Will continue to make a coding portion for combinational and then explain sequential logic

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity mux_2x1 is
5      port(
6          in0    : in  std_logic;
7          in1    : in  std_logic;
8          sel    : in  std_logic;
9          output : out std_logic);
10 end mux_2x1;
11
12 architecture case_statement of mux_2x1 is
13 begin
14     process(in0, in1, sel)
15     begin
16         case sel is
17             when '0' =>
18                 output <= in0;
19             when others =>
20                 output <= in1;
21         end case;
22     end process;
23 end case_statement;
```

FUTURE WORKSHOPS

- What is a Testbench? (continuing after VHDL basics)
- SystemVerilog Basics (for Digital Design knowers)
- Advanced Testbenches (continuing after SV Basics)


STARTING PROJECTS!!

Pseudo-Random Number Generator
(after we cover sequential logic)

Hardware Cache Fundamentals (in
VHDL and SV)

Github Classroom is still being set up
so be patient pls

DE10-LITE FPGA BOARDS WILL BE
PROVIDED TO THOSE WHO WANT
TO PARTICIPATE (give it back tho)



RECONFIGURABLE COMPUTING COMPETITION



**The 34th IEEE International Symposium On
Field-Programmable Custom Computing
Machines**



bottom text

“RCC at FCCM 2026 invites researchers, students, and developers to design and demonstrate innovative self-defined projects on FPGA, AI Engines, or NPU architectures.”

BEFORE NOVEMBER 1ST, we ask you to:

- Fill out **Google Form** to gauge interest (looking for people who have taken DD/RC1 already)
- Hold some sort of tryouts to gauge people's skill level and how big the team will be
- Brainstorm potential project ideas

THANK YOU

GO FPGAtors!!!!!!!!!!

We will have free pizza one day....

