FPGATORS GBM #2

AGENDA

Introduction


VHDL Workshop 2

Future Workshops

Starting Projects

RCC Tryouts

SPAM GOOGLE FORM



INTRODUCTION

- FPGA Design Workshop 9/25 was pretty good
- VHDL Basics Workshop 10/6 covered combinational logic in 1 hr
- VHDL Basics Part 2 (coding portion) 10/23 @ 5:30pm
- Are these too frequent or not frequent enough.... Thoughts?

VHDL WORKSHOP 2 10/23 @ 5:30PM ONLINE!! AND RECORDED LOL

- Previously covered FPGA
 design flow, explained what IDE
 we commonly use, design
 suites, and will introduce
 version control soon
- Introduced combinational circuits and coding guidelines
- 3. Will continue to make a coding portion for combinational and then explain sequential logic

```
library ieee;
use ieee.std logic 1164.all;
entity mux 2x1 is
    port(
               : in std logic;
               : in std logic;
               : in std logic:
       output : out std logic);
end mux 2x1;
architecture case statement of mux 2x1 is
    process(in0, in1, sel)
        case sel is
                output <= in0;
            when others =>
                output <= in1;
    end process:
end case statement;
```

FUTURE WORKSHOPS

- What is a Testbench? (continuing after VHDL basics)
- SystemVerilog Basics (for Digital Design knowers)
- Advanced Testbenches (continuing after SV Basics)

STARTING PROJECTS!!


Pseudo-Random Number Generator (after we cover sequential logic)

0

Hardware Cache Fundamentals (in VHDL and SV)

Github Classroom is still being set up so be patient pls

DE10-LITE FPGA BOARDS WILL BE PROVIDED TO THOSE WHO WANT TO PARTICIPATE (give it back tho)



RECONFIGURABLE COMPUTING COMPETITION



0

The 34th IEEE International Symposium On Field-Programmable Custom Computing Machines



bottom text

"RCC at FCCM 2026 invites researchers, students, and developers to design and demonstrate innovative self-defined projects on FPGA, AI Engines, or NPU architectures."

BEFORE NOVEMBER 1ST, we ask you to:

- Fill out **Google Form** to gauge interest (looking for people who have taken DD/RC1 already)
- Hold some sort of tryouts to gauge people's skill level and how big the team will be
- Brainstorm potential project ideas

THANK YOU

GO FPGAtors!!!!!!!

We will have free pizza one day....

