Lab 1. 运算器及其应用

姓名:傅申 学号: PB20000051 实验日期: 2022-3-15

1 实验题目

运算器及其应用

2 实验目的

- 掌握算术逻辑单元 (ALU) 的功能
- 掌握数据通路和控制器的设计方法
- 掌握组合电路和时序电路,以及参数化和结构化的 Verilog 描述方法
- 了解查看电路性能和资源使用情况

3 实验平台

- Xilinx Vivado v2019.1
- Microsoft Visual Studio Code
- FPGAOL

4 实验过程

4.1 ALU

4.1.1 32 位操作数 ALU

32 位 ALU 的文件结构如下

```
main (main.v)

└── alu32: alu (alu.v)
```

ALU 核心模块的代码如下

```
module alu #(parameter WIDTH = 32) // data width

input [WIDTH - 1:0] a, b, // operands
input [2:0] f, // operation
```

```
5
         output reg [WIDTH - 1:0] y, // output
                                           // zero
         output z
 6
 7
     );
         assign z = (y == \{WIDTH\{1'h0\}\});
 8
         always @(*) begin
9
             case (f)
10
                 3'b000:
11
                      y = a + b;
12
13
                 3'b001:
14
                      y = a - b;
15
                  3'b010:
16
                     y = a \& b;
17
                 3'b011:
18
                      y = a \mid b;
                 3'b100:
19
20
                     y = a ^ b;
                 default:
21
22
                      y = \{WIDTH\{1'h0\}\};
23
             endcase
24
         end
     endmodule
25
```


为了查看时间性能报告,需要在输入输出端口处加上寄存器.用另一个 Verilog 文件实例化 ALU 模块,并命名为 main,模块如下.

```
1
    module main(
 2
         input clk,
         input [31:0] a, b,
 3
         input [2:0] f,
4
         output reg [31:0] y,
 5
6
        output reg z
7
     );
        // wire mapping
8
         reg [31:0] alu_a, alu_b;
9
         reg [2:0] alu_f;
10
11
         wire [31:0] alu y;
         wire alu_z;
12
         alu #(.WIDTH(32)) alu32(
13
             .a(alu_a),
14
15
             .b(alu_b),
```

```
.f(alu_f),
16
              .y(alu_y),
17
              .z(alu_z)
18
19
         );
20
         // registers
21
         always @(posedge clk) begin
22
              alu_a <= a;
23
              alu_b <= b;
24
              alu_f <= f;
25
              y <= alu_y;</pre>
26
27
              z <= alu_z;</pre>
28
         end
     endmodule
29
```

4.2 6 位操作数 ALU

6 位操作数 ALU 的数据通路如下 (来自 PPT)



6位 ALU 的设计文件结构如下

```
main (main.v)
—— dec: decoder (decoder.v)
—— alu1: alu (alu.v)
```

其中译码器模块的代码如下

```
1
   module decoder(
2
        input en,
        input [1:0] sel,
3
        output ea, eb, ef
4
5
    );
        assign ea = en & (sel == 2'b00);
6
        assign eb = en & (sel == 2'b01);
7
        assign ef = en & (sel == 2'b10);
8
9
    endmodule
```


而 ALU 是通过实例化 32 位 ALU 模块实现的, 顶层模块 main 如下

```
1
     module main #(parameter WIDTH = 6)
 2
     (
         input clk,
 3
 4
         input en,
         input [1:0] sel,
 5
         input [WIDTH - 1:0] x,
 6
 7
         output reg [WIDTH - 1:0] y,
         output reg z
 8
 9
     );
         // wire mapping
10
         wire ef, ea, eb;
11
12
         wire alu z;
         wire [WIDTH - 1:0] alu_y;
13
14
         reg [2:0] f;
         reg [WIDTH - 1:0] a, b;
15
         decoder dec(
16
              .en(en),
17
              .sel(sel),
18
              .ef(ef),
19
              .ea(ea),
20
              .eb(eb)
21
22
         );
         alu #(.WIDTH(WIDTH)) alu1
23
24
         (
              .a(a),
25
              .b(b),
26
              .f(f),
27
```

```
.y(alu_y),
28
29
             .z(alu_z)
         );
30
31
         // registers
         always @(posedge clk) begin
32
             if (ef) f <= x[2:0];
33
             if (ea) a <= x;
34
             if (eb) b <= x;
35
36
             y <= alu_y;
37
             z \ll alu z;
38
         end
    endmodule
39
```

4.3 FLS

FLS 模块的数据通路如下 (MUX 的输入有所不同), 可以看到输出信号 **f** 同时作为 ALU 的一个输入.




FLS 的设计文件结构如下

首先, 取信号边缘的模块 get_edge 如下

```
1
    module get edge(
 2
         input clk,
         input rst,
 3
         input signal,
4
         output signal_edge
5
6
     );
7
         reg signal_r1, signal_r2;
         always @(posedge clk) signal_r1 <= ~rst & signal;</pre>
8
9
         always @(posedge clk) signal_r2 <= signal_r1;</pre>
         assign signal_edge = signal_r1 & ~signal_r2;
10
    endmodule
11
```

而状态机有三个状态,分别为 initiated, a_loaded, b_loaded, 输出为当前状态,状态转移图如下



对应的 Verilog 模块如下

```
module fsm(
1
 2
         input clk,
 3
         input rst,
         input en,
4
 5
         output [1:0] state
6
     );
         reg [1:0] curr_state;
 7
8
         reg [1:0] next_state;
9
         parameter initiated = 2'b00;
10
         parameter a loaded = 2'b01;
11
12
         parameter b loaded = 2'b10;
13
         // FSM Part 1: state transfer
14
         always @(posedge clk) begin
15
             if (rst) curr_state <= initiated;</pre>
16
             else if (en) curr state <= next state;</pre>
17
18
         end
19
```

```
20
        // FSM Part 2: next state
        always @(curr state) begin
21
             case (curr_state)
22
23
                 initiated: next_state = a_loaded;
                 a loaded: next state = b loaded;
24
                 b loaded: next state = b loaded;
25
                 default: next state = initiated;
26
             endcase
27
        end
28
29
        // FSM Part 3: output logic and state action
30
31
        assign state = curr_state;
    endmodule
32
```

通过实例化上面两个模块以及 ALU, 最后 FLS 的 Verilog 模块如下. 其中在 FSM 状态转移时刻 (en_edge 为高电平), ALU 输入处的寄存器被激活, 对应的信号被传入 ALU.


```
1
     module fls(
 2
         input clk,
 3
         input rst,
 4
         input en,
         input [6:0] d,
 5
         output reg [6:0] f
 6
 7
     );
         // Wire mapping
 8
         // get edge
 9
         wire en_edge;
10
11
         get edge get en edge(
12
              .clk(clk),
              .rst(rst),
13
14
              .signal(en),
              .signal_edge(en_edge)
15
         );
16
         // ALU
17
         reg [6:0] a;
18
19
         wire [6:0] alu out;
         alu #(.WIDTH(7)) adder(
20
21
              .a(a),
22
              .b(f),
              .f(3'b000),
23
```

```
24
              .y(alu_out)
         );
25
26
27
         // FSM
         wire [1:0] sel;
28
         fsm fsm1(
29
              .clk(clk),
30
              .rst(rst),
31
              .en(en_edge),
32
33
              .state(sel)
34
         );
35
36
         // registers and MUXes
         always @(posedge clk) begin
37
              if (rst) a <= 7'h00;
38
39
             else if (en_edge) begin
                  case (sel)
40
                      2'b00: a <= d;
41
                      2'b10: a <= f;
42
                      default: a <= a;</pre>
43
                  endcase
44
              end
45
         end
46
         always @(posedge clk) begin
47
              if (rst) f <= 7'h00;
48
              else if (en_edge) begin
49
                  case (sel)
50
                      2'b00: f <= d;
51
                      2'b01: f <= d;
52
                      2'b10: f <= alu out;
53
54
                      default: f <= f;</pre>
55
                  endcase
56
              end
57
         end
58
     endmodule
```

5 实验结果

5.1 32 位 ALU


RTL 电路图如下




综合电路图如下



综合电路资源报告如下




时间性能报告如下




针对下面的仿真文件

```
1
     module tb();
 2
         parameter clk_sep = 1;
 3
         parameter sep = 10;
 4
         reg clk;
         reg [31:0] a;
 5
         reg [31:0] b;
 6
         reg [2:0] f;
 7
 8
         wire [31:0] y;
 9
         wire z;
         main test(
10
             .clk(clk),
11
12
             .a(a),
13
             .b(b),
14
             .f(f),
             y(y)
15
16
             .z(z)
17
         );
         initial begin
18
            clk = 1'b0;
19
            a = 32'ha5a5a5a5;
20
            b = 32'h5a5aa5a5;
21
            f = 3'b000;
22
23
24
         always #(clk_sep) clk = ~clk;
         initial begin
25
             \#(sep) f = 3'b001;
26
             \#(sep) f = 3'b010;
27
             \#(sep) f = 3'b011;
28
29
             \#(sep) f = 3'b100;
             \#(sep) f = 3'b101;
30
             \#(sep) f = 3'b110;
31
32
             \#(sep) f = 3'b111;
             #(sep) $finish;
33
34
         end
35
     endmodule
```




5.2 6 位 ALU


RTL 电路图如下



综合电路图如下



综合电路资源报告如下



时间性能报告如下

```
Timing
Name Slack ^1 Levels Routes High Fanout From To
   General Information
                                                                                               Total Delay Logic Delay Net Delay Requirement Source Clock Destination Clock Exception Clock Uncertainty
                             1. Path 1 5.820
                                                                                                            1.847
                                                                                                                      2.197
   Timer Settings
                                                                        2 b reg[1]/C z reg/D
                                                                                                   4.044
                                                                                                                                     10.0 sys clk pin
                                                                                                                                                      sys clk pin
   Design Timing Summary
                                                                        2 b_reg[1]/C y_reg[5]/D
                                                                                                                                     10.0 sys_clk_pin
                                                                                                                                                     sys_clk_pin
                                        6.919
6.946
                                                                                                                      1.222
   Clock Summary (1)
                              1 Path 3
                                                                                                   2.945
                                                                                                             1.723
                                                                                                                                    10.0 sys_clk_pin
                                                                                                                                                                                       0.035
> To Check Timing (16)
                              Path 4
                                                                        2 b_reg[1]/C y_reg[4]/D
                                                                                                   2.918
                                                                                                              1.833
                                                                                                                        1.085
                                                                                                                                    10.0 sys_clk_pin
                                                                                                                                                    sys_clk_pin
                                                                                                                                                                                       0.035
                                        6.946
6.986
7.469
7.744
                                                                                                           1.833 1.085
1.652 1.226
1.309 1.086
1.464 0.656
                                                                                                                               10.0 sys_clk_pin sys_clk_pin
10.0 sys_clk_pin sys_clk_pin
                              Path 5
                                                                       2 b_reg[1]/C y_reg[2]/D
                                                                                                   2.878
                                                                                                                                                                                       0.035
                                                                  2 b_reg[1]/C y_reg[1]/D

∨ □ sys_clk_pin


                              1 Path 6
                                                                                                   2.395
                                                                                                                                                                                       0.035
         Setup 5.820 ns (7)
                                                                       2 a_reg[0]/C y_reg[0]/D
                                                                                                                                   10.0 sys_clk_pin
                                                                                                                                                    sys_clk_pin
         Pulse Width 4 500 ns (30)
   Inter-Clock Paths
   User Ignored Paths
> 
Unconstrained Paths
```

针对下面的仿真文件


```
module tb();
1
 2
         parameter timesep = 100;
         parameter timesep clk = 10;
 3
         parameter width = 6;
4
 5
         reg clk, en;
6
         reg [1:0] sel;
 7
8
         reg [width-1:0] x;
9
10
         wire [width-1:0] y;
11
         wire z;
12
         main #(.WIDTH(width)) testbench(
13
              .clk(clk),
14
15
              .en(en),
              .sel(sel),
16
17
              .x(x),
              y(y)
18
              .z(z)
19
20
         );
         always #(timesep_clk) clk = ~clk;
21
22
         initial begin
             clk = 1'b0;
23
             en = 1'b0;
24
25
             sel = 2'b11;
```

```
26
             x = 6'h00;
             #(timesep)
27
             en = 1'b1;
28
29
             #(timesep)
             sel = 2'b10;
30
             x = 6'h00;
31
             #(timesep)
32
             sel = 2'b00;
33
34
             x = 6'h14;
             #(timesep)
35
             sel = 2'b01;
36
             x = 6'h08;
37
             #(timesep)
38
             sel = 2'b10;
39
             x = 6'h01;
40
41
             #(timesep)
42
             $finish;
43
         end
44
     endmodule
```

仿真结果如下



下载测试: 在 FPGAOL 上计算 8 + 16, 输出如下图




5.3 FLS


针对下面的仿真文件


```
1
     module tb();
 2
         reg clk;
 3
         reg rst;
 4
         reg en;
         reg [6:0] d;
 5
         wire [6:0] f;
 6
 7
 8
         fls test(
 9
              .clk(clk),
              .rst(rst),
10
              .en(en),
11
12
              .d(d),
13
              .f(f)
         );
14
15
16
         parameter timesep = 1;
```


```
17
         always #(timesep) clk = ~clk;
18
19
20
         initial begin
             clk = 1'b0;
21
             #200 $finish;
22
         end
23
24
         initial begin
25
26
             rst = 1'b1;
             #7 \text{ rst} = 1'b0;
27
28
         end
29
         initial begin
30
             en = 1'b0;
31
32
             #2 en = 1'b1;
             #25 en = 1'b0;
33
34
             #10 en = 1'b1;
             #10 en = 1'b0;
35
             #10 en = 1'b1;
36
             #10 en = 1'b0;
37
             #10 en = 1'b1;
38
             #10 en = 1'b0;
39
             #10 en = 1'b1;
40
             #10 en = 1'b0;
41
             #10 en = 1'b1;
42
        end
43
44
45
         initial begin
             d = 7'h02;
46
             #32 d = 7'h03;
47
             #20 d = 7'h04;
48
             #20 d = 7'h05;
49
             #20 d = 7'h06;
50
51
         end
    endmodule
52
```





在 FPGAOL 上以 1 和 2 分别作为第一, 二个输入, 一系列输出如下











6 心得体会

实验难度适中.