# Lab 2 寄存器堆与存储器及其应用

姓名:傅申 学号: PB20000051 实验日期: 2022-3-15

## 1 实验题目

寄存器堆与存储器及其应用

### 2 实验目的

- 掌握寄存器堆 (Register File) 和存储器的功能, 时序及其应用
- 熟练掌握数据通路和控制器的设计和描述方法

## 3 实验平台

- Xilinx Vivado v2019.1
- Microsoft Visual Studio Code
- FPGAOL

### 4 实验过程


## 4.1 寄存器堆

寄存器堆的 Verilog 代码如下

```
1
     // 32 * WIDTH Register File
     module register_file #(
         parameter WIDTH = 32
 3
 4
     ) (
 5
         input clk,
                                   // Clock (posedge)
         input [4:0] ra0,
                                   // Read address 0
 6
 7
         input [4:0] ra1,
                                   // Read address 1
         input [4:0] wa,
                                   // Write address
 8
                                   // Write enable
9
         input we,
         input [WIDTH-1:0] wd, // Write data
output [WIDTH-1:0] rd0, // Read data 0
10
11
         output [WIDTH-1:0] rd1 // Read data 1
12
13
     );
14
         reg [WIDTH-1:0] regfile [0:31];
15
         assign rd0 = regfile[ra0];
16
         assign rd1 = regfile[ra1];
17
         always @(posedge clk) begin
18
             if (we) regfile[wa] <= wd;</pre>
19
         end
    endmodule //register_file
20
```

## 4.2 RAM 存储器


### 4.2.1 分布式 16×8 位单端口 RAM




### 其中 coe 文件如下

```
memory_initialization_radix=16;
memory_initialization_vector=0F 1E 2D 3C 4B 5A 69 78
87 96 A5 B4 C3 D2 E1 F0;
```

### 4.2.2 块式 16×8 位单端口 RAM






### 其中 coe 文件如下


```
1 | memory_initialization_radix=16;
2 | memory_initialization_vector=0F 1E 2D 3C 4B 5A 69 78
3 | 87 96 A5 B4 C3 D2 E1 F0;
```

## 4.3 利用寄存器堆实现 FIFO 队列

FIFO 队列的输入输出如下图



它的数据通路如下, 其中 enq 与 deq 信号都由 SEDG 模块两级同步并取边缘后输入到 LCU 模块.



在 Vivado 项目中, 设计文件层次如下

```
fifo (FIFO.v)

— RF: reg_file (RegisterFile.v)

— SEDG_enq: sig_edge (SignalEdge.v)

— SEDG_deq: sig_edge (SignalEdge.v)

— LCU: list_control_unit (ListControlUnit.v)

— SDU: segplay_unit (SegDisplayUnit.v)
```


### 4.3.1 寄存器堆模块

该模块实现了一个 8×16 位寄存器堆.

```
// A 8*16 register file
1
2
    module reg_file (
3
        input clk,
                             // clock (posedge)
        input [2:0] ra0,
4
                             // read address 0
                             // read address 1
5
        input [2:0] ra1,
                             // write enable
6
        input we,
7
                             // write address
        input [2:0] wa,
8
        input [3:0] wd,
                             // write data
9
        output [3:0] rd0,
                             // read data 0
        output [3:0] rd1
                             // read data 1
10
11
    );
12
        reg [3:0] regfile [0:7];
13
        assign rd0 = regfile[ra0];
14
        assign rd1 = regfile[ra1];
15
        always @(posedge clk) begin
16
            if (we) regfile[wa] = wd;
17
18
    endmodule //reg_file
```

### 4.3.2 取边缘模块

该模块按照下面的电路对信号进行两级同步并取边缘.



```
1
    module sig_edge(
2
        input clk, // clock (100 MHz, posedge)
3
        input a, // input signal
4
        output s,
                   // sychronized signal
5
                   // signal edge
        output p
    );
6
7
        reg a_reg_0;
8
        reg a_reg_1;
9
        reg a_reg_2;
10
        always @(posedge clk) begin
11
            a_reg_0 <= a;
12
            a_reg_1 <= a_reg_0;
13
            a_reg_2 <= a_reg_1;
14
        end
15
        assign s = a_reg_1;
16
        assign p = a_reg_1 & ~a_reg_2;
    endmodule
17
```

#### 4.3.3 列控制单元模块

该模块处理输入信号,对寄存器堆进行写入,并向显示单元发送 valid 信号.由于 enq 与 deq 在经过取边缘后每次有效的时间都是一个周期,并且进入三个状态的条件与当前状态,所以这里没有用到状态机.

在该模块中, 我定义了两个寄存器变量: 头指针 head 与尾指针 tail, 两者都指向下一次入/ 出队的数据下标, 即初始值均为 0. 在入队后, 尾指针 tail 自增, 在出队后, 头指针 head 自增. 对于判断队列是否为空 (满), 这里只需要判断 valid 的每一位是否都是 0 (1). 模块的具体代码如下

```
module list_control_unit(
1
2
         input
                                           // clock (100 MHz, posedge)
                             clk,
3
         input
                             rst,
                                           // sychronous reset (active high)
4
         input
                      [3:0]
                             in,
5
         input
                                           // enqueue edge
                             enq,
                                           // dequeue edge
6
         input
                             deq,
7
                                           // read data
         input
                      [3:0]
                             rd,
8
         output
                             full,
9
                                           // empty
         output
                             emp,
                                           // deququed data
10
         output reg
                      [3:0]
                             out,
                                           // read address
11
                      [2:0]
         output
                             ra,
12
                                           // write enable
         output
                             we,
13
                             wa,
                                           // write address
         output
                      [2:0]
                                           // write data
14
         output
                      [3:0]
                             wd,
         output reg [7:0]
15
                             valid
```

```
16
    );
17
         reg [2:0] head; // pointer to head
         reg [2:0] tail; // pointer to tail
18
19
20
         assign full = &valid;
21
         assign emp = \sim(|valid);
22
23
         assign ra = head;
24
         assign we = enq & ~full & ~rst;
25
         assign wa = tail;
26
         assign wd = in;
27
28
         always @(posedge clk) begin
29
             if (rst) begin
30
                 valid <= 8'h00;
                 head <= 3'h0;
31
                 tail <= 3'h0;
32
33
                 out
                        <= 3'h0;
34
35
             else if(enq & ~full) begin
36
                 valid[tail] <= 1'b1;</pre>
37
                              <= tail + 3'h1;
38
             end
39
             else if(deq & ~emp) begin
                 valid[head] <= 1'b0;</pre>
40
41
                 head
                              <= head + 3'h1;
42
                 out
                              <= rd;
43
             end
44
         end
45 | endmodule
```

### 4.3.4 数码管显示单元模块

在显示单元中, 输入的时钟信号是 100MHz 的, 对于数码管来说频率过快, 因此这里对其降频到 400Hz.

我使用了一个 18 位的模 250000 计数器, 在每个 100MHz 的时钟上升沿进行计数, 并在进位 (计数器值大于等于 249999) 时对输出的地址 (输出到寄存器堆的 **ra0**) 进行加一, 实现对寄存器堆 400Hz 的扫描. 同时, 在计数器值为 1 时会输出一个脉冲, 用于控制数码管信号的输出.

若队列为空,则显示单元会输出信号使得最低位数码管显示 0, 否则会使得有效位的数码管上显示该位的值.

具体的模块代码如下

```
1
   module segplay_unit(
2
        input
                            clk_100mhz,
3
        input
                    [3:0]
                            data,
4
        input
                    [7:0]
                            valid,
5
        output reg [2:0]
                            addr,
6
        output
                    [2:0]
                            segplay_an,
7
                    [3:0] segplay_data
        output
8
   );
```

```
9
         // Counter: slow the clock down to 400Hz
10
         wire clk_400hz;
11
         reg [17:0] clk_cnt;
12
         assign clk_400hz = ~(|clk_cnt);
                                               // clk_400hz = (clk_cnt == 0)
13
         always @(posedge clk_100mhz) begin
14
             if (clk_cnt >= 18'h3D08F) begin // clk_cnt >= 249999
15
                 clk_cnt <= 18'h00000;
16
                 addr \le addr + 3'b001;
             end else
17
18
                 clk_cnt <= clk_cnt + 18'h00001;
19
         end
20
         // Generate segplay output
21
         reg [2:0] segplay_an_reg;
22
         reg [3:0] segplay_data_reg;
        always @(posedge clk_100mhz) begin
23
             if (clk_400hz && valid[addr]) begin
24
25
                 segplay_an_reg <= addr;</pre>
26
                 segplay_data_reg <= data;</pre>
27
             end
28
         end
29
         assign segplay_data = (|valid) ? segplay_data_reg : 4'h0;
30
         assign segplay_an = (|valid) ? segplay_an_reg : 3'h0;
31
    endmodule
```

#### 4.3.5 顶层模块 FIFO

顶层模块主要做连线任务,这里不多赘述.


```
module fifo(
 1
 2
                                  // clock (100 MHz, posedge)
         input
                          clk,
 3
         input
                          rst,
                                  // sychronous reset (active high)
 4
         input
                          enq,
                                  // enqueue (active high)
 5
                                  // enqueue data
         input
                 [3:0]
                          in,
 6
                                  // dequeue (active high)
         input
                          deq,
 7
                                  // dequeue data
         output [3:0]
                          out,
8
         output
                          full,
                                  // queue full
9
                                  // queue empty
         output
                          emp,
                                  // segment display selection
10
         output
                 [2:0]
                          an,
                                  // segment display data
11
         output
                [3:0]
                          seg
12
    );
13
         // wires
14
         wire
                     eng_edge;
15
         wire
                     deq_edge;
16
         wire
                     we;
         wire [2:0] ra0, ra1, wa;
17
         wire [3:0] rd0, rd1, wd;
18
19
         wire [7:0] valid;
20
         // datapath
21
         reg_file RF(
22
             .clk(clk),
23
             .ra0(ra0),
24
             .ra1(ra1),
25
             .we (we),
26
             .wa (wa),
27
             .wd (wd),
```

```
28
              .rd0(rd0),
29
              .rd1(rd1)
30
         );
31
32
         sig_edge SEDG_enq(
              .clk(clk),
33
34
              .a (enq),
35
              .p (enq_edge)
         );
36
37
         sig_edge SEDG_deq(
38
              .clk(clk),
39
              .a (deq),
40
              .p (deq_edge)
         );
41
42
43
         list_control_unit LCU(
44
              .clk (clk),
45
              .rst
                   (rst),
46
              .in
                    (in),
47
                    (enq_edge),
              . enq
48
              . deq
                    (deq_edge),
                    (rd0),
49
              .rd
              .full (full),
50
51
              .emp
                   (emp),
52
              .out
                    (out),
53
              .ra
                    (ra0),
54
              .we
                    (we),
55
              .wa
                    (wa),
              .wd
56
                    (wd),
57
              .valid(valid)
58
         );
59
         segplay_unit SDU(
60
              .clk_100mhz (clk),
61
62
              .data
                            (rd1),
              .valid
                            (valid),
63
64
              .addr
                            (ra1),
65
              .segplay_an (an),
66
              .segplay_data(seg)
67
         );
68
     endmodule
```

## 5 实验结果


## 5.1 寄存器堆

针对寄存器堆的仿真文件, 仿真结果如下:



## **5.2** RAM 存储器

针对RAM存储器的仿真文件, 仿真结果如下:




可以看到块存储器的输出要比输入慢,并且 ena 信号可以控制块存储器的输出.

### 5.3 FIFO 队列

### 5.3.1 仿真

针对FIFO队列的仿真文件, 仿真结果如下:




其中数码管显示信号没有进行仿真.

## 5.3.2 下载测试

因为在检查中已经演示过了,这里只展示几个特殊的场景.或者在这里查看视频.


• 队空/初始状态



#### 队满



### • 循环队列展示



# 6 心得体会

实验难度适中.

### 7 附录: 仿真文件

### 7.1 寄存器堆仿真文件

寄存器堆仿真结果

```
`timescale 1ns / 1ps
 1
 2
    module testbench();
 3
                               = 1;
         parameter clk_sep
 4
         parameter time_sep = 10;
 5
                               = 32;
         parameter width
 6
                    clk;
         reg
 7
                    [4:0] ra0;
         reg
8
                    [4:0] ra1;
         reg
9
                    [4:0] wa;
         reg
10
         reg
                    we;
11
         reg
                    [width-1:0] wd;
12
         wire
                    [width-1:0] rd0;
                    [width-1:0] rd1;
13
         wire
14
         register_file regfile(
15
              .clk(clk),
16
              .ra0(ra0),
17
              .ra1(ra1),
18
              .wa(wa),
19
              .we(we),
20
              .wd(wd),
              .rd0(rd0),
21
22
              .rd1(rd1)
23
         );
         initial begin
24
25
             clk = 0;
26
             ra0 = 5'h03;
             ra1 = 5'h12;
27
28
             forever #clk_sep clk = ~clk;
29
         end
         initial begin
30
             we = 1'b0;
31
32
             wa = 5'h03;
             wd = 32'h12345678;
33
34
             #time_sep
35
             we = 1'b1;
36
             #time_sep
             wa = 5'h12;
37
             wd = 32'h87654321;
38
39
             #time_sep
40
             we = 1'b0;
             wd = 32'habcdef01;
41
42
             #time_sep
43
             we = 1'b1;
             #time_sep
44
45
             we = 1'b0;
46
             wa = 5'h03;
47
             #time_sep
48
             we = 1'b1;
```

```
49  #time_sep
50  $finish;
51  end
52  endmodule
```

寄存器堆仿真结果

### 7.2 RAM存储器仿真文件

RAM存储器仿真结果

```
1
    module tb();
 2
        // shared input signals
 3
                     clk;
        reg
 4
        reg [3:0] addr;
 5
        reg [7:0] in;
 6
        reg
                     we;
7
        initial begin
8
            clk <= 1'b0;
9
             forever
10
                 #1 clk <= ~clk;
11
        end
12
         initial begin
             addr <= 4'h0;
13
14
             in <= 8'h00;
15
             we <= 1'b0;
16
             #10 addr <= 4'h1;
             #10 addr <= 4'h2;
17
             #10 addr <= 4'h3;
18
             #10 addr <= 4'h4;
19
20
             #10 addr <= 4'h5;
            #10 addr <= 4'h6;
21
22
            #10 addr <= 4'h7;
            #10 addr <= 4'h8;
23
            #10 addr <= 4'h9;
24
25
            #10 addr <= 4'hA;
            #10 addr <= 4'hB;
26
27
            #10 addr <= 4'hC;
28
             #10 addr <= 4'hD;
             #10 addr <= 4'hE;
29
             #10 addr <= 4'hF;
30
             #10 addr <= 4'h0;
31
32
             in <= 8'h00;
33
             we <= 1'b1;
             #10 addr <= 4'h1;
34
35
             in <= 8'h11;
36
             #10 addr <= 4'h2;
37
             in <= 8'h22;
38
             #10 addr <= 4'h3;
39
            in <= 8'h33;
40
            #10 addr <= 4'h4;
41
             in <= 8'h44;
            #10 addr <= 4'h5;
42
43
            in <= 8'h55;
44
            #10 addr <= 4'h6;
```

```
45
              in
                 <= 8'h66;
 46
              #10 addr <= 4'h7;
                  <= 8'h77;
47
              in
              #10 addr <= 4'h8;
48
                  <= 8'h88;
49
              in
 50
              #10 addr <= 4'h9;
 51
              in
                  <= 8'h99;
 52
              #10 addr <= 4'hA;
                 <= 8'hAA;
 53
              in
 54
              #10 addr <= 4'hB;
 55
              in
                 <= 8'hBB;
              #10 addr <= 4'hC;
 56
 57
                 <= 8'hCC;
              #10 addr <= 4'hD;
 58
 59
                  <= 8'hDD;
              in
 60
              #10 addr <= 4'hE;
                  <= 8'hEE;
61
              in
              #10 addr <= 4'hF;
 62
 63
                 <= 8'hFF;
 64
              #10 addr <= 4'h0;
                 <= 1'b0;
 65
              we
              #10 addr <= 4'h1;
 66
 67
              #10 addr <= 4'h2;
              #10 addr <= 4'h3;
 68
              #10 addr <= 4'h4;
 69
              #10 addr <= 4'h5;
 70
 71
              #10 addr <= 4'h6;
 72
              #10 addr <= 4'h7;
              #10 addr <= 4'h8;
73
74
              #10 addr <= 4'h9;
75
              #10 addr <= 4'hA;
              #10 addr <= 4'hB;
76
              #10 addr <= 4'hC;
 77
              #10 addr <= 4'hD;
 78
79
              #10 addr <= 4'hE;
 80
              #10 addr <= 4'hF;
 81
              #10 $finish;
 82
          end
 83
          // block memory
 84
          reg
                      ena;
 85
          wire [7:0] out_block;
 86
          initial begin
 87
              ena <= 1'b1;
 88
              #330 ena <= 1'b0;
 89
              forever
 90
                  #5 ena <= ~ena;
 91
          end
 92
                          test_block(
          block_ram
 93
              .clka(clk),
 94
              .addra(addr),
 95
              .dina(in),
 96
              .douta(out_block),
 97
              .ena(ena),
98
              .wea(we)
99
          );
          // distributed memory
100
101
          wire [7:0] out_dist;
102
          distributed_ram test_dist(
```

RAM 存储器仿真结果

### 7.3 FIFO队列仿真文件

FIFO队列<u>仿真结果</u>

```
1
     `timescale 1ns / 1ps
 2
    module tb();
 3
                      clk;
         reg
4
         reg
                      rst;
 5
         reg
                      enq;
 6
                      deq;
         reg
7
         reg [3:0]
                      in;
         wire [3:0] out;
8
9
                      full;
         wire
10
         wire
                      emp;
11
         fifo
12
                      test(
13
             .clk(clk),
14
             .rst(rst),
             .enq(enq),
15
16
             .deq(deq),
17
             .in(in),
18
             .out(out)
             .full(full),
19
20
             .emp(emp)
21
         );
22
23
         initial begin
             clk <= 1'b0;
24
             forever
25
26
                 #1 clk <= ~clk;
27
         end
28
29
         initial begin
30
             rst <= 1'b1;
             #5 rst <= 1'b0;
31
32
         end
33
34
         initial begin
35
             enq <= 1'b0;
36
             deq <= 1'b0;
37
             in <= 4'h0;
38
             #20 enq <= 1'b1;
                                  // 1st enqueue
39
             in <= 4'h1;
40
             #20 enq <= 1'b0;
41
             #20 enq <= 1'b1;
                                  // 2nd enqueue
```

```
42
            in <= 4'h2;
43
            #20 enq <= 1'b0;
            #20 enq <= 1'b1;
44
                                // 3rd enqueue
            in <= 4'h3;
45
46
            #20 enq <= 1'b0;
47
            #20 enq <= 1'b1;
                                 // 4th enqueue
48
            in <= 4'h4;
49
            #20 enq <= 1'b0;
                                // 5th enqueue
            #20 enq <= 1'b1;
50
            in <= 4'h5;
51
52
            #20 enq <= 1'b0;
            #20 enq <= 1'b1;
53
                                 // 6th enqueue
            in <= 4'h6;
54
55
            #20 eng <= 1'b0;
56
            #20 enq <= 1'b1;
                                // 7th enqueue
            in <= 4'h7;
57
58
            #20 enq <= 1'b0;
59
                                // 8th enqueue
            #20 enq <= 1'b1;
60
            in <= 4'h8;
            #20 enq <= 1'b0;
61
            #20 enq <= 1'b1;
                                 // 9th enqueue (invalid)
62
            in <= 4'h9;
63
64
            #20 enq <= 1'b0;
                                 // 10th enqueue (invalid)
65
            #20 enq <= 1'b1;
            in <= 4'hA;
66
67
            #20 enq <= 1'b0;
                                 // 1st dequeue
68
            #20 deq <= 1'b1;
69
            #20 deq <= 1'b0;
70
            #20 deq <= 1'b1;
                                 // 2nd dequeue
71
            #20 deq <= 1'b0;
72
            #20 deq <= 1'b1;
                                // 3rd dequeue
73
            #20 deq <= 1'b0;
74
            #20 deq <= 1'b1;
                                 // 4th dequeue
75
            #20 deq <= 1'b0;
76
            #20 deq <= 1'b1;
                                 // 5th dequeue
77
            #20 deq <= 1'b0;
                                 // 6th dequeue
78
            #20 deq <= 1'b1;
79
            #20 deq <= 1'b0;
80
            #20 deq <= 1'b1;
                                 // 7th dequeue
81
            #20 deq <= 1'b0;
82
            #20 deq <= 1'b1;
                                 // 8th dequeue
83
            #20 deq <= 1'b0;
84
            #20 deq <= 1'b1;
                                // 9th dequeue (invalid)
85
            #20 deq <= 1'b0;
                                 // 10th dequeue (invalid)
86
            #20 deq <= 1'b1;
87
            #20 deq <= 1'b0;
88
            #20 $finish;
89
        end
    endmodule
90
```