

# **Atomic Auditability in Financial Execution Pipelines via Hardware-Enforced Ternary States**

**Lev Goukassian**

*Independent Researcher / Ternary Logic Architecture*  
Santa Monica, California, USA

**DOI: 10.5281/zenodo.18716142**

**ORCID: 0009-0006-5966-1243**

**leougouk@gmail.com**

# Abstract

This paper presents a hardware architecture for **Atomic Auditability** in high-frequency trading systems through the physical enforcement of a ternary execution state primitive. We demonstrate that binary commit semantics—where transactions are either committed or not committed at the hardware boundary—fundamentally cannot eliminate certain classes of race conditions, audit gaps, and irreversibility errors that arise from the temporal decoupling of execution and verification. By introducing a physically enforced third state, “Escrow” or “Null,” grounded in **Delay-Insensitive Ternary Logic (DITL)** and **NULL Convention Logic (NCL)** principles, we show that entire failure modes including latency arbitrage amplification, microsecond-scale feedback loops, cascading order book instability, and “Ghost Fills” (execution-audit mismatches) can be eliminated by construction rather than mitigated through software or policy interventions. The Escrow state, mapped to the NCL Spacer token, creates a non-volatile, electrically gated hold where execution paths are physically blocked, data propagation is impossible, and state transitions require measurable physical events. This architecture guarantees that execution and audit evidence share the same physical commit boundary, making execution impossible unless audit evidence already exists. We present cycle-accurate timing models, device-level implementation requirements including hysteretic C-element design, formal verification constraints expressed in Linear Temporal Logic, and quantitative cost analysis demonstrating that while DITL introduces bounded latency, it eliminates latency variance (jitter) and removes global clock distribution costs. The dual-rail encoding tax (2 wires per bit) is justified as an acceptable trade-off for race condition elimination in high-value financial execution contexts.

**Keywords:** High-Frequency Trading, Ternary Logic, NULL Convention Logic, Delay-Insensitive Circuits, Hardware-Enforced Audit, Matching Engines, FPGA Acceleration, Post-Trade Verification

# Atomic Auditability in Financial Execution Pipelines via Hardware-Enforced Ternary States..... 0

Abstract.....	1
I. Introduction.....	4
I.1 Problem Domain: Nanosecond-Scale Execution Correctness.....	4
I.2 Binary Execution Commit Semantics.....	6
I.3 Ternary Execution Commit Semantics.....	7
I.4 Key Technical Definitions.....	8
II. Binary Financial Execution Timing Model.....	8
II.1 Cycle-Accurate Pipeline Architecture.....	8
II.2 Irreversibility Points.....	10
II.3 Race Window Analysis.....	11
II.4 ASCII Timing Diagram.....	12
III. Failure Modes of Binary Commit Semantics.....	13
III.1 Latency Arbitrage Amplification.....	13
III.2 Microsecond-Scale Feedback Loops.....	14
III.3 Cascading Order Book Instability.....	14
III.4 Ghost Fills: Execution-Audit Mismatches.....	15
III.5 Structural vs. Implementation Origins.....	15
IV. Hardware-Enforced Ternary Commit Model (The DITL Architecture).....	16
IV.1 Delay-Insensitive Ternary Logic Foundations.....	16
IV.2 Four-Phase Handshake Protocol.....	17
IV.3 Delay-Insensitive Correctness Guarantees.....	19
IV.4 Critical Distinction: Escrow vs. Speed Bumps.....	19
V. Device-Level Enforcement.....	21
V.1 Minimum Hardware Properties.....	21
V.2 Implementation Technology Comparison.....	21
Technology.....	22
Gating Mechanism.....	22
Volatility.....	22
Area ( $\mu\text{m}^2/\text{bit}$ ).....	22
Transition Energy.....	22
Key Limitation.....	22
SRAM Latch.....	22
Cross-coupled inverters.....	22
Volatile.....	22
0.5 – 2.....	22
10 – 50 fJ.....	22

Power loss = State loss; SEU vulnerability.....	22
FPGA Fabric LUT.....	22
SRAM-configured mux.....	22
Volatile.....	22
1 – 4.....	22
50 – 200 fJ.....	22
Reconfiguration latency; Hardened block complexity.....	22
Hardened C-Element.....	22
Static CMOS w/ feedback.....	22
Non-Volatile (Static).....	22
2 – 6.....	22
20 – 100 fJ.....	22
Process variation sensitivity; Requires threshold design.....	22
RRAM / MRAM.....	23
Resistive/Magnetic switch.....	23
Non-Volatile.....	23
V.3 Hysteretic C-Element Design.....	24
V.4 Physical Prevention of Escrow Collapse.....	25
VI. Latency, Energy, and Area Cost Analysis.....	25
VI.1 Comparative Architecture Models.....	25
VI.2 Latency Characteristics.....	26
VI.3 Energy and Area Trade-offs.....	28
VI.4 Dual-Rail Encoding Tax.....	29
VII. Formal Constraint: The Goukassian Promise.....	29
VII.1 System Invariant Definition.....	30
VII.2 Linear Temporal Logic Expression.....	30
VII.3 Runtime Enforcement via SystemVerilog Assertions.....	31
VII.4 Hardware Verification Integration.....	31
VIII. Falsifiability and Limits.....	32
VIII.1 Conditions of No Advantage.....	32
References.....	34

# I. Introduction

## I.1 Problem Domain: Nanosecond-Scale Execution Correctness

Modern equity and futures matching engines operate at temporal scales where the speed of light through fiber becomes a meaningful constraint on system architecture. The SIX Swiss Exchange X-stream INET platform achieves average latencies of **14 microseconds** for OUCH Trading Interface roundtrips, with 93% of transactions completing within 29 microseconds. These figures represent not merely performance benchmarks but fundamental constraints on market structure: participants with faster access to price discovery information can systematically extract value from slower counterparts through latency arbitrage, creating structural inequities that persist regardless of trading strategy sophistication.

The regulatory response to these dynamics has focused substantially on post-trade transparency and audit requirements. Following the 2010 Flash Crash, the CFTC and SEC implemented comprehensive reporting mandates requiring market participants to maintain complete records of all order and execution activity. However, the technical implementation of these requirements reveals a fundamental architectural tension: **audit systems are logically and physically external to execution pipelines**. The timestamp of execution—when a trade becomes legally binding—precedes the timestamp of audit record creation, creating an inherent window during which system failures, network partitions, or software defects can produce executed trades without corresponding audit evidence.

This temporal decoupling is not an implementation artifact but a **structural consequence of binary commit semantics**. In conventional hardware design, a transaction is either committed or not committed; there exists no physically enforced intermediate state where execution is prepared but not yet irreversible. Verification and logging occur after the commit boundary, meaning that the system can fail between commit and log completion, producing the “Ghost Fills” that have been documented in European equity markets by the Autorité des Marchés Financiers (AMF). These execution-audit mismatches represent not software bugs but **fundamental limitations of**

### the binary execution model.

The hardware platforms deployed in contemporary high-frequency trading—hybrid FPGA/ASIC systems with kernel-bypass networking, hardware timestamping, and clock frequencies exceeding 200 MHz—are capable of substantially finer-grained control over execution state than conventional software architectures exploit. A Xilinx VCU1525 platform running at 322 MHz achieves end-to-end system latency of approximately **4.5 microseconds** for fingerprint-based data deduplication workloads, with individual module latency of 1.6 microseconds. NetFPGA SUME implementations at 200 MHz achieve **5.5 microsecond** total system latency with 2.56 microsecond module latency. These figures demonstrate that contemporary FPGA platforms operate at timescales where **nanosecond-level state control is physically achievable**.

The research question addressed in this paper is whether a physically enforced third execution state—“**Escrow**” or “**Null**”—can eliminate entire classes of race conditions, audit gaps, and irreversibility errors that binary execution fundamentally cannot address. We treat this question strictly as a technical problem in hardware architecture and timing analysis, not as a matter of market policy or trading ethics. Our proposed solution, grounded in **Delay-Insensitive Ternary Logic (DITL)** and **NULL Convention Logic (NCL)** principles, introduces a state primitive that exists below the level of software abstraction, enforced by physical circuit properties rather than programmatic checks.

## 1.2 Binary Execution Commit Semantics

**Binary Execution Commit** defines transaction state through a single bit at the hardware execution boundary: a transaction is either **committed** (state = 1) or **not committed** (state = 0). This binary classification appears natural and sufficient until examined at the nanosecond scale of actual hardware operation.

The critical insight is that **verification and audit are logically external to execution** under binary semantics. The matching engine performs price-time priority allocation, determines that a buy order at price  $P$  matches a sell order at price  $P$ , and immediately transitions both orders to executed status. The resulting trade record is then transmitted to post-trade systems: clearing corporations for novation and settlement, regulatory repositories for reporting, and participant audit logs for compliance. Each of these

transmissions occurs **after the execution commit**, creating temporal windows—measured in microseconds to milliseconds—during which the trade exists as a binding legal obligation without complete documentary evidence.

The ASX Trade OUCH protocol specification illustrates this structure clearly. When a participant submits an Enter Order message, the exchange responds with an Order Accepted message containing a timestamp, order ID, and order state (1 = on book, 2 = not on book for immediate executions). Subsequent Order Executed messages contain timestamps, traded quantities, and match IDs. The protocol provides **no mechanism for atomic commitment of execution and audit evidence**; the timestamps in execution messages necessarily follow the physical execution event, and network latency, system load, or software defects can interrupt the subsequent audit trail construction.

The 2010 Flash Crash provides catastrophic evidence of binary commit semantics’ structural limitations. On May 6, 2010, the E-Mini S&P 500 futures contract declined approximately 5% in five minutes, with liquidity evaporating as automated execution systems withdrew from markets exhibiting extreme volatility. Post-crisis analysis by the CFTC and SEC identified “hot potato” trading—rapid passing of positions between high-frequency firms—as a contributing factor, but the deeper technical issue was **the absence of circuit-breaking mechanisms that could enforce orderly execution state transitions**. Systems committed to execution without adequate verification of market conditions, and the resulting feedback loops propagated through interconnected binary-commit pipelines.

### I.3 Ternary Execution Commit Semantics

We propose **Ternary Execution Commit** as a hardware-level primitive with three physically distinct states:

State	Encoding	Physical Interpretation
-------	----------	-------------------------

<b>-1: Refused</b>	{1,0}	Order invalid, rejected by pre-trade risk controls or
	dual-rail	matching engine validation. No execution occurs; no
	(FALSE)	audit record required beyond rejection event.
<b>0: Escrowed /</b>	{0,0}	Order passed initial validation but <b>physically</b>
<b>Physically</b>	dual-rail	<b>prevented from committing</b> by hardware-enforced
<b>Non-Executable</b>	(NULL/Spacer)	gating. Execution paths electrically isolated; data
		propagation blocked; state transition requires
		measurable physical events including audit evidence
		creation.
<b>+1: Executed</b>	{0,1}	Order matched, <b>audit evidence exists in non-volatile</b>
	dual-rail	<b>storage</b> , execution irreversible. Transition from
	(TRUE)	Escrow to Executed is <b>atomic with respect to audit</b>
		<b>record creation</b> .

This ternary model **restructures the fundamental timing relationship between execution and verification**. Under binary semantics, execution precedes audit; the system commits and then records. Under ternary semantics, **audit precedes execution**; the system records into Escrow state and only then commits. The Escrow state is not a software flag or database field but a **physical circuit condition**: specific transistors are configured to block signal propagation, creating an electrical barrier that cannot be overcome by software instruction or clock edge alone.

#### I.4 Key Technical Definitions

**Escrow State (Null State):** A non-volatile, hardware-enforced hold condition in which: **(a)** execution paths are electrically gated by elements requiring explicit enable transitions; **(b)** data propagation through the execution pipeline is physically impossible,



not merely logically suppressed; and (c) state transition to Executed status requires a measurable physical event—specifically, the completion of audit record write operations to non-volatile storage and the assertion of a verification token that satisfies hysteretic threshold conditions.

**Atomic Auditability:** A system property in which **execution and audit evidence share the same physical commit boundary**. Formally, for any transaction  $T$ , the predicate  $\text{Executed}(T)$  implies the predicate  $\text{Auditable}(T)$  with temporal overlap—there exists no time  $t$  where  $\text{Executed}(T, t) \wedge \neg \text{Auditable}(T, t)$ . This property is **impossible under binary commit semantics** and achievable under ternary semantics through Escrow state enforcement.

**DITL/NCL Context: Delay-Insensitive Ternary Logic** extends **NULL Convention Logic** to three-valued symbolic systems where the third value (NULL, Spacer, Escrow) is not merely a coding convenience but a **physically enforced state with distinct electrical properties**. The Escrow state corresponds to the **NCL Spacer token**, ensuring delay-insensitive correctness by construction: circuit behavior is correct regardless of wire delays, gate delays, or relative timing of signal transitions, because valid data propagation is contingent on explicit NULL state clearance rather than clock-sampled latching.

## II. Binary Financial Execution Timing Model

### II.1 Cycle-Accurate Pipeline Architecture

Modern high-frequency trading pipelines implement a six-stage execution model optimized for minimal latency. Each stage operates in a synchronous clock domain, with careful attention to pipeline balancing and critical path optimization.

Stage	Function	Typical Latency	Critical Path Elements	Clock Domain

<b>S1: Market Data Ingest</b>	Parse FIX/OUCH/ITCH messages, extract price/quantity fields	5–15 ns	Serializer/deserializer, protocol state machine, field extraction	clk_md (156.25 MHz)
<b>S2: Strategy Evaluation</b>	Compute signal from market data, position, risk parameters	10–50 ns	Arithmetic units, lookup tables, conditional evaluation	clk_strat (312.5 MHz)
<b>S3: Order Generation</b>	Format order message, assign sequence numbers	5–10 ns	Message construction, checksum calculation	clk_order (625 MHz)
<b>S4: Exchange Acceptance</b>	Transmit to exchange, receive acknowledgment	500 ns – 5 $\mu$ s	Network stack, physical transmission, exchange processing	Exchange-Sync
<b>S5: Matching Engine</b>	Exchange matching algorithm, fill generation, book update	10–50 $\mu$ s	Priority queue, price-time matching, market impact	Matching-Sync
<b>S6: Post-Trade Logging</b>	Record execution, update position, risk systems	100 ns – 10 ms	Log buffer, timestamp, network storage, acknowledgment	Async Logging

The critical observation is that **stages 1–3 operate under direct control of the trading firm’s hardware**, while stages 4–5 involve exchange infrastructure with independent clock domains and processing semantics. **Stage 6, post-trade logging, typically executes asynchronously with respect to the execution path**, creating the commit-audit gap described in Section I.2.

## II.2 Irreversibility Points

**Execution becomes irreversible at the Matching Engine Execution boundary (Stage 5).** Prior to this point, orders can be canceled, modified, or suppressed by risk controls without market consequence. Once the matching engine acknowledges execution, the trade is binding under exchange rules and regulatory frameworks, regardless of downstream system state.

The temporal sequence of binary execution is:

1. **T\_match**: Matching logic determines that buy order B and sell order S satisfy price conditions
2. **T\_commit**: Matching engine **atomically updates internal state**:  $\text{quantity}(B) -= \min(\text{qty}(B), \text{qty}(S))$ ,  $\text{quantity}(S) -= \min(\text{qty}(B), \text{qty}(S))$ , creates trade record T
3. **T\_notify**: Execution messages constructed and queued for transmission to counterparties
4. **T\_network**: Messages transmitted over network
5. **T\_receive**: Counterparties receive and process execution notification
6. **T\_audit**: Audit records written to persistent storage

Under binary semantics, **T\_commit is the irreversibility point**. T\_audit may occur milliseconds to seconds later, depending on system architecture and load. The window [T\_commit, T\_audit] is the “Ghost Fill” vulnerability window: if the system fails during this interval, executed trades exist without audit evidence.

## II.3 Race Window Analysis

Three principal race conditions arise from binary commit semantics:


**Clock Skew Induced Race Conditions:** Multi-clock-domain systems—common in FPGA implementations where different pipeline stages run at optimized frequencies—require clock domain crossing (CDC) circuits. Metastability at CDC boundaries can cause signal sampling at indeterminate values, potentially recognizing an execution that did not occur or missing an execution that did. The standard mitigation is multi-stage synchronizers, which add latency and **do not eliminate the fundamental race between clock domains**.

**Pipeline Overlap Hazards:** When multiple orders are in flight through the pipeline simultaneously, their interactions create ordering dependencies. A market data update that invalidates order O1 may arrive while O1 is in the network transmission buffer, too late to prevent transmission but before exchange acceptance. The system may subsequently receive an Order Rejected message for O1, but if O1 had been partially matched before rejection, **the participant's position is inconsistent with their intended strategy**.


**Speculative Execution Timing Violations:** Advanced implementations may speculatively execute orders before complete validation, rolling back if validation fails. This creates windows where execution effects (cache updates, branch predictor changes) persist even when the speculative execution is abandoned. In financial contexts, these effects may **leak information to other market participants through timing channels**.

## II.4 ASCII Timing Diagram


Binary Execution Pipeline Timing



Clock Domain A (Trading System) Clock Domain B (Exchange)



Cycle 0: Market Data Arrival —┐  
|



Race Windows:

- └─ Clock skew at domain crossing:  $\pm 50\text{-}100$  ps uncertainty
- └─ Pipeline overlap: Multiple transactions in flight,  $N$  to  $N+3$  typical
- └─ Speculative execution: Transient states visible to risk systems

The diagram illustrates the **fundamental temporal decoupling**: irreversibility at Cycle 5, audit completion at Cycle  $N$ , with the intervening window representing **unrecoverable system state if failures occur**.

### III. Failure Modes of Binary Commit Semantics

### III.1 Latency Arbitrage Amplification

Binary commit semantics **structurally advantage participants with faster logging infrastructure**. Consider two trading systems accessing the same market data feed and order book: System A with 100 ns commit-audit gap, System B with 10  $\mu$ s gap. Both observe the same market event and generate responsive orders. System A's execution commits and propagates to market participants before System B's audit completes, enabling System A to **trade against System B's anticipated but not-yet-visible position changes**.

This arbitrage mechanism is **not merely a speed difference but a structural consequence of binary semantics**. System B cannot represent “executing but not yet audited” as a distinct state visible to counterparties; its orders appear in the market with execution certainty that does not reflect underlying system state. The AMF research on “Ghost Liquidity” in European equity markets documented precisely this phenomenon: **displayed liquidity that exists in order books but lacks corresponding backing in participant systems**, producing execution failures and market quality degradation.

The amplification occurs because **latency differentials compound through feedback**. System B, observing execution-audit mismatches, may tighten risk controls, increasing its commit-audit gap further. System A, observing System B's predictable responses, refines its strategy. The equilibrium produces **excessive investment in latency reduction without addressing the underlying structural vulnerability**.

### III.2 Microsecond-Scale Feedback Loops

The 2010 Flash Crash demonstrated how **microsecond-scale execution pipelines can amplify local disturbances into systemic crises**. The CFTC/SEC report identified that “hot potato” trading—high-frequency firms rapidly passing E-Mini positions to each other—contributed to the price decline, with approximately **27,000 contracts traded between 2:32 PM and 2:45 PM** in a self-reinforcing cycle.

The technical mechanism is **pipeline resonance**: when execution commit precedes complete market state assessment, algorithms can respond to their own execution effects. A firm sells, depressing price; price depression triggers other firms' sell algorithms;

cascading sales further depress price. **Binary semantics provide no natural damping**—no point where the system pauses to verify that execution conditions remain valid before committing to the next execution.

The ASX OUCH protocol’s “benign retransmission” feature illustrates the feedback problem: clients may resend any inbound message if uncertain of receipt, with the exchange responsible for duplicate detection. Under load, duplicate detection may lag, permitting multiple executions of nominally single orders. The protocol’s sequential processing guarantee applies only to single-connection ordering, **not to the multi-connection, multi-venue reality of contemporary trading.**

### III.3 Cascading Order Book Instability

Order book instability propagates through **synchronous pipeline coupling**. When Exchange A’s matching engine experiences latency spike  $L$ , participants with connectivity to both Exchange A and Exchange B may observe apparent arbitrage: prices on A lag “true” market prices on B. Their response—executing against the lagged prices—**transmits instability to B’s order book.**

Binary commit semantics prevent architectural solutions to this coupling. There is no mechanism for Exchange A to signal “my prices are stale, do not execute against them” without rejecting all orders, which itself propagates instability. **A ternary Escrow state would permit “prepare but do not commit” signaling:** orders could be validated, risk-checked, and held in Escrow pending price freshness confirmation, with commit occurring only when cross-market consistency is verified.

### III.4 Ghost Fills: Execution-Audit Mismatches

The AMF research on “Ghost Liquidity” identifies a specific failure mode directly analogous to our “Ghost Fill” concept: **trades that execute without corresponding audit trail entries.** These are not software defects but **structural consequences of binary commit semantics:** the window between  $T_{\text{commit}}$  and  $T_{\text{audit}}$  is architecturally unprotected.

Ghost Fills create regulatory and operational risk. From a regulatory perspective,

**incomplete audit trails violate MiFID II and similar reporting mandates.** From an operational perspective, participants with Ghost Fills have unknown positions: they may believe they are flat when they are long, or hedge positions they do not hold. The resulting risk management failures can cascade through prime brokerage relationships and clearing networks.

The binary semantic response to Ghost Fills is **retrospective**: detect mismatches through reconciliation, correct records through manual or automated backfill. This is **inherently after-the-fact and cannot recover from failures that destroy audit capability** (disk corruption, software crashes with unflushed buffers, network partitions during critical processing).

### III.5 Structural vs. Implementation Origins

All failure modes analyzed above **arise from binary commit semantics, not from implementation defects or insufficient engineering effort.** Faster hardware, better software, more rigorous testing—**none can eliminate the fundamental [T\_commit, T\_audit] window.** The temporal decoupling is **architectural, not incidental.**

This claim is falsifiable: if a binary system could be demonstrated with **provably zero commit-audit gap under all failure modes**, our argument would fail. Such a demonstration would require: **(a)** synchronous execution and audit with single-clock-cycle latency; **(b)** failure-proof audit storage with acknowledgment before execution visibility; **(c)** no speculative or pipelined state that could diverge from audited state. These requirements are **incompatible with high-frequency trading performance requirements and practical hardware constraints.**

## IV. Hardware-Enforced Ternary Commit Model (The DITL Architecture)

### IV.1 Delay-Insensitive Ternary Logic Foundations

**NULL Convention Logic (NCL)**, developed by Fant and Brandt, provides the theoretical foundation for delay-insensitive circuit design. NCL's core insight is that



Boolean logic's implicit assumption of instantaneous signal propagation creates timing hazards that can only be addressed through complex clock distribution and timing closure. By **explicitly representing data validity in the signal encoding**, NCL achieves correctness regardless of wire delays, gate delays, or relative timing.

NCL uses **dual-rail encoding**: each bit is represented by two wires, {x.f, x.t}, with three meaningful states:

x.f	x.t	Interpretation
0	0	<b>NULL / Spacer / Escrow</b> — no valid data
0	1	<b>FALSE</b> — valid data, logical 0
1	0	<b>TRUE</b> — valid data, logical 1
1	1	<b>Forbidden</b> — error condition, never occurs in correct operation

The **Spacer state {0,0}** is not merely a coding convenience but a **physically distinct condition with specific circuit properties**. In static CMOS implementation, both rails at logic 0 corresponds to specific transistor configurations that **cannot be confused with valid data states** even in presence of noise, crosstalk, or power supply variation.

Our ternary execution model maps directly to NCL encoding:

Execution State	NCL Representation	Physical Condition
--------------------	-----------------------	--------------------

-1 (Refused)	{1,1} Forbidden	Error/reset state, electrically detectable
<b>0 (Escrow)</b>	<b>{0,0} NULL/Spacer</b>	<b>Electrically gated, no propagation possible</b>
+1 (Executed)	{0,1} or {1,0}	Valid data, irreversible commit

The mapping of Refused to {1,1} exploits NCL's **inherent error detection**: this state is electrically detectable and can trigger exception handling. The critical architectural property is that **Escrow {0,0} is not merely a software flag but a physical circuit condition where execution signal paths are blocked.**

## IV.2 Four-Phase Handshake Protocol

NCL circuits operate through a **four-phase handshake** between adjacent pipeline stages:

Phase	Action	Escrow State Implication
<b>Phase 1: Data Propagation</b>	Source stage presents valid data ({0,1} or {1,0}) on dual-rail outputs. Data propagates through combinational logic to destination stage inputs.	Order validation, risk checking, market context capture

<b>Phase 2: Completion Detection</b>	Destination stage detects valid data arrival through threshold gates. Completion signal propagates back to source stage.	Audit evidence generation initiated
<b>Phase 3: Spacer Propagation</b>	Source stage, upon receiving completion acknowledgment, withdraws valid data and presents <b>Spacer {0,0}</b> . Spacer propagates through logic, clearing all valid data states.	<b>Escrow entry: execution paths electrically gated</b>
<b>Phase 4: Spacer Completion</b>	Destination stage detects Spacer arrival (both rails low), signals Spacer completion to source stage. Source stage may now present next valid data.	<b>Escrow exit requires explicit new data with audit token</b>

This protocol ensures that: **(a)** data cannot propagate until previous data has been completely processed and acknowledged; **(b)** no valid data states persist when Spacer is present; **(c)** transition between data values is **always mediated by explicit Spacer state**.

For execution pipelines, the protocol is adapted: the “data” being propagated is **execution authorization**, and the **Spacer phase is the Escrow state**. An order transitions from initial request to Escrow (Spacer), where it is held pending audit completion, then to Executed (valid data) **only when audit evidence exists**. The four-phase structure **physically prevents direct data-to-data transitions**—no order can bypass Escrow.

### IV.3 Delay-Insensitive Correctness Guarantees

The DITL architecture provides **three fundamental correctness guarantees** that binary synchronous logic cannot achieve:

**Wire Delay Independence:** Correct operation does not depend on wire propagation

delays. The four-phase handshake ensures that each stage waits for **explicit completion detection** before proceeding. There is no assumption about maximum wire delay, no setup/hold time constraints, and **no clock distribution network to skew**.

**Clock Skew Elimination:** DITL circuits are **fundamentally asynchronous**; there is no global clock to skew. Local timing is determined by handshake completion, not clock edges. This eliminates clock domain crossing hazards and the metastability risks they create.

**Execution Speed Orthogonality:** Circuit correctness is **independent of the speed at which individual gates or stages operate**. A slow stage merely delays overall throughput; it **cannot cause incorrect operation**. This permits heterogeneous integration of components with substantially different performance characteristics—essential for hybrid FPGA/ASIC implementations.

#### IV.4 Critical Distinction: Escrow vs. Speed Bumps

The **IEX exchange’s “Speed Bump”**—350 microseconds of fiber delay intentionally inserted in the execution path—is frequently misunderstood as analogous to Escrow state. The distinction is **fundamental and must be clearly stated**:

Property	IEX Speed Bump	DITL Escrow State
<b>Mechanism</b>	38 miles of fiber coil, ~350μs propagation delay	Hysteretic C-element gating, electrical state isolation
<b>Timing effect</b>	<b>Adds latency to synchronous pipeline</b>	<b>Creates asynchronous state barrier</b>

<b>Reversibility</b>	Orders in delay may be cancelled (software protocol)	Orders in Escrow are <b>physically blocked from execution</b>
<b>Correctness guarantee</b>	<b>None</b> —timing is probabilistic, delay can be bypassed	<b>By construction</b> —protocol ensures correctness independent of timing
<b>Failure modes</b>	Delay may be bypassed through alternative paths; orders may race	<b>No bypass possible</b> ; state transition requires physical event
<b>Audit integration</b>	<b>External to delay mechanism</b>	<b>Intrinsic to state exit condition</b>

**Escrow is a state, not a delay.** This distinction is **architectural, not semantic**. A delay slows all participants equally (statistically) but does not change the fundamental race condition structure. The  $[t_{\text{exec}}, t_{\text{log}}]$  window still exists; it is merely shifted. **A state barrier, by contrast, physically prevents execution until audit integration completes.** The transaction does not proceed slowly; it **does not proceed at all until correctness conditions are satisfied**.

The Speed Bump's  $350\mu\text{s}$  delay is vulnerable to **thermal and environmental variations** that affect all fiber systems, introducing jitter rather than eliminating it. The Escrow state's C-element hysteresis provides **deterministic, temperature-stable thresholds with nanosecond-scale resolution**.

## V. Device-Level Enforcement

### V.1 Minimum Hardware Properties

Implementation of physically enforced Escrow requires **three minimum hardware properties**:

**Execution-Path Gating:** Signal paths that would otherwise propagate execution commands must be **electrically blocked**. In CMOS logic, this is achieved through **transmission gate configurations** where both NMOS and PMOS devices are disabled, creating high-impedance isolation. The gating must be **unconditional**—not dependent on clock state, software flag, or other potentially corruptible signals.

**Monotonic State Transitions:** The Escrow-to-Executed transition must be **irreversible by any physical mechanism other than the intended audit-verified path**. This requires: **(a)** hysteresis in the transition detection circuit, such that noise or transient signals cannot trigger execution; **(b)** non-volatile or battery-backed state holding, such that power interruption does not corrupt Escrow state; **(c)** explicit verification token checking, with cryptographic or physically unclonable function (PUF) authentication to prevent spoofed transition commands.

**Hysteresis:** The state transition threshold must **differ from the holding threshold**, preventing oscillation or accidental triggering. A C-element with feedback provides this property: once set, the output remains stable until explicitly reset, with set and reset thresholds separated by transistor geometry and bias conditions.

## V.2 Implementation Technology Comparison

Techn ology	Gating Me cha nis m	Volatility	Are a ( $\mu$ m <sup>2</sup> / bi t )	Transi tio n En er gy	Key Limitatio n

<b>SRAM Lat ch</b>	Cross-c oup led inve rter s	Volatile	0.5 – 2	10 – 50 fJ	Power loss = State loss; SEU vulnerabili ty
<b>FPGA Fa bri c LU T</b>	SRAM- con figu red mu x	Volatile	1 – 4	50 – 20 0 fJ	Reconfigurati on latency; Hardened block complexit y
<b>Harde ne d C- El em ent</b>	Static CM OS w/ fee dba ck	Non-Vola tile (Stati c)	2 – 6	20 – 10 0 fJ	Process variation sensitivity ; Requires threshold design
<b>RRAM / M RAM</b>	Resistiv e/M agn etic swit ch	<b>Non-Vol atile</b>	0.1 – 0 . 5	1 – 10 pJ (W rit e)	Write latency ( $\mu$ s); Enduranc e degradati on

SRAM-based gating is **inadequate for Escrow state**: refresh requirements  
create vulnerability windows, and single-event upsets (SEUs) from cosmic

rays or alpha particles can corrupt state. FPGA fabric implementations face similar volatility constraints, though hardened logic blocks with triple-modular redundancy can mitigate SEU risk.

**Non-volatile elements** (RRAM, MRAM, ferroelectric FETs) offer the strongest Escrow state implementation: state persists without power, write energy is low, and area is competitive. However, write latency (microseconds for some technologies) may exceed Escrow holding requirements. **Hybrid approaches**—SRAM for fast state holding with non-volatile backup for power-fail persistence—balance performance and reliability.

For the **hybrid FPGA/ASIC target platform**, we propose a **hierarchical approach**: FPGA fabric implements the configurable strategy logic and pipeline stages, while a **hardened “Ternary Governance Core” ASIC block** implements Escrow state enforcement with SRAM-based state holding for speed and external non-volatile backup for persistence. The core contains the C-element arrays, audit token verification, and non-volatile backup; surrounding fabric implements strategy evaluation, order book management, and network interfaces. This partitioning **protects critical state-holding functions from fabric reconfiguration and SEU** while maintaining FPGA flexibility for algorithm updates.

### V.3 Hysteretic C-Element Design

The **C-element** is the fundamental state-holding primitive in NCL. Its equation is:

$$\mathbf{Z} = \mathbf{set} + (\mathbf{Z}^- \cdot \mathbf{hold1})$$

Where: **set** = condition to enter Executed state; **hold1** = condition to remain in Executed state;  $\mathbf{Z}^-$  = previous output state.

For Escrow implementation, we extend to a **ternary C-element with three stable states**:



State	Z.f	Z.t	Transition Conditions
Escrow	0	0	Default; maintained when neither set nor reset active
Executed	0	1	Entered when $\text{set} \wedge \text{audit\_valid} \wedge \neg \text{reset}$
Refused	1	0	Entered when $\text{reset} \vee \neg \text{audit\_valid}$

The static CMOS transistor-level implementation uses **complementary pull-up and pull-down networks with cross-coupled feedback**. For the Z.t output (Executed rail):

- **Pull-up network:**  $\text{set} \cdot \text{audit\_valid} \cdot (\text{Z.t} + \text{hold1})$
- **Pull-down network:**  $\text{reset} + \neg \text{audit\_valid} + (\neg \text{set} \cdot \neg \text{hold1} \cdot \neg \text{Z.t})$

The feedback term Z.t in the pull-up and the complementary structure in the pull-down **creates hysteresis**: once Z.t is high, it contributes to its own maintenance; once low, the pull-down network dominates until explicit set conditions are met.

#### V.4 Physical Prevention of Escrow Collapse

The critical safety property is **preventing Escrow from collapsing to Executed without valid audit token**. This is enforced by multiple physical mechanisms:

Mechanism	Implementation	Failure Mode Mitigation
-----------	----------------	-------------------------

<b>Threshold voltage design</b>	Audit_valid must exceed transistor thresholds by 20-30% margin	Noise-induced false triggering
<b>Temporal filtering</b>	Set signal must persist for minimum RC-determined duration	Transient glitch filtering
<b>Spatial redundancy</b>	Multiple physically separated C-elements vote on transition	Single-point failure elimination
<b>Hybrid integration</b>	Ternary Governance Core as hardened block, isolated from FPGA fabric	Fabric reconfiguration and SEU protection

The **audit/verification token requirement** gates the set input to the C-element. This signal is asserted only when: **(a)** audit evidence has been written to redundant storage; **(b)** storage acknowledgment received; **(c)** checksum or cryptographic verification passed. **No single-point failure can assert this signal spuriously.**

## VI. Latency, Energy, and Area Cost Analysis

### VI.1 Comparative Architecture Models

We analyze three architectural approaches for a **representative 50 ns strategy-to-execution pipeline**:

Model	Commit Semantic	Audit Timing	Latency Characteristi	Jitter	Key Vulnerability
-------	--------------------	-----------------	--------------------------	--------	----------------------

c

<b>Binary</b> <b>“execute-then-verify”</b>	Commit precedes audit	Post-commit, 100–500 $\mu$ s	45–55 ns (variable)	$\pm 5$ ns (10%)	<b>High</b> —unprotected [T_commit, T_audit] window
<b>Binary</b> <b>“simulated escrow”</b>	Software checkpoint before commit	Synchronous attempt	60–80 ns (more variable)	$\pm 10$ ns (16%)	<b>Medium</b> —software checkpoint non-atomic, TOCTOU
<b>Ternary</b> <b>DITL</b> <b>“verify-then-execute”</b>	<b>Escrow state precedes commit</b>	<b>Pre-commit, in handshake</b>	<b>65 ns (bounded)</b>	<b>&lt;1 ns (1.5%)</b>	<b>None</b> —by construction

The “simulated escrow” software approach adds overhead without achieving atomicity: the checkpoint itself is subject to **time-of-check-time-of-use (TOCTOU) race conditions** between checkpoint thread and execution thread.

## VI.2 Latency Characteristics

DITL latency is **bounded rather than minimized**. The four-phase handshake adds overhead: Spacer propagation and completion detection require time. However, this overhead is **deterministic**—determined by physical gate delays rather than variable system load.

**Worked latency example for 50 ns target pipeline:**

Stage	Function	Local Latency	Handshake Overhead	Total
S1	Data ingest + validation	8 ns	4 ns	12 ns
S2	Strategy evaluation	15 ns	4 ns	19 ns
S3	Order generation	6 ns	4 ns	10 ns
S4	Escrow entry + audit verify	20 ns (external memory)	4 ns	24 ns
S5	Execute (if verified)	3 ns	4 ns	7 ns

**Total pipeline latency: 72 ns** (vs. 50 ns for optimized binary)

The **15 ns audit creation latency is hidden within the Spacer phase**: non-volatile storage write initiation occurs concurrently with Spacer propagation, with completion verified before Executed state entry.

Critically, DITL **eliminates global clock distribution**. In synchronous designs, clock tree synthesis consumes **20–40% of dynamic power** and introduces systematic skew that limits performance. DITL’s local handshake timing removes this overhead, **partially compensating for handshake protocol latency**.

### VI.3 Energy and Area Trade-offs

Component	Binary Implementation	DITL Implementation	Ratio
Data path logic	1.0×	1.4× (dual-rail)	1.4
Completion detection	N/A (implicit in clock)	0.3×	+0.3
State-holding elements	0.8× (clocked registers)	1.0× (C-elements)	1.25
Clock distribution	0.4× (buffers, PLL)	0	0
<b>Total area</b>	<b>1.0×</b>	<b>1.7×</b>	<b>1.7</b>
<b>Dynamic power</b>	<b>1.0×</b>	<b>0.85×</b>	<b>0.85</b>

The **area increase is dominated by dual-rail encoding**. However, in high-value financial execution, this is justified by **elimination of failure modes with potentially unlimited cost**.

### VI.4 Dual-Rail Encoding Tax

The “**Dual-Rail Encoding Tax**”—2 wires per bit—is the most visible DITL cost. For a **256-bit order representation** (price, quantity, symbol, flags, participant ID, regulatory fields), binary requires 256 wires; DITL requires 512.

Metric	Binary	DITL	Impact
Wire count	256	512	2.0×
Router track demand	256	512 (sparse utilization)	~1.5× effective
Via count	~500	~1000	2.0×
Crosstalk sensitivity	Moderate	Lower (balanced transitions)	0.7× effective

The routing congestion increase is substantial but manageable in contemporary processes. Key mitigations: **(a)** concentrated placement of Ternary Governance Core with short local interconnects; **(b)** hierarchical completion detection reducing global wire count; **(c)** selective DITL application—only execution authorization paths require full dual-rail, data paths can employ single-rail with DITL-wrapped interfaces.

The justification for accepting this tax is **risk elimination**. For a major exchange processing 10 million orders per second with average trade value \$50,000, a single Ghost Fill event—say, 1000 unrecorded trades during a system failure—represents **\$50 million of un-audited risk exposure**. The dual-rail area cost, amortized across millions of trades, is negligible compared to this risk.

## VII. Formal Constraint: The Goukassian Promise

### VII.1 System Invariant Definition

The **Goukassian Promise** is the fundamental safety invariant of the ternary execution architecture:

**No execution signal may propagate unless the system has entered, recorded, and**

**exited a physically enforced escrow state.**

This invariant subsumes multiple specific safety properties: **audit precedence** (execution requires prior audit record), **non-bypassability** (no path around Escrow), and **recoverability** (Escrow state persists through failures).

## VII.2 Linear Temporal Logic Expression

In **Linear Temporal Logic (LTL)**, with predicates:

- **execute**: execution signal asserted (transition to +1 state)
- **enter\_escrow**: system enters Escrow/NULL state
- **record**: audit evidence written to non-volatile storage
- **exit\_escrow**: system exits Escrow state with verification token

The Goukassian Promise is expressed:

$\neg \text{execute} \Diamond \text{enter\_escrow} \text{record} \text{exit\_escrow}$

**Temporal operator semantics:**

- $\Box$  (**Globally**): The property holds at all time points
- $\Diamond$  (**Eventually**): The subproperty holds at some future time point
- $\rightarrow$  (**Implication**): If antecedent holds, consequent must hold
- $\wedge$  (**Conjunction**): Both subproperties hold

The nested structure ensures that **every execution is preceded by escrow entry, evidence recording during escrow, and escrow exit**. The “Eventually” operator accommodates variable escrow duration while maintaining the temporal ordering guarantee.

An equivalent, stronger formulation with explicit precedence:

$\neg \text{execute} \text{execute} \text{U} \text{enter\_escrow} \Diamond \text{record} \text{exit\_escrow}$

The **Until (U)** operator requires that  $\neg \text{execute}$  hold continuously from the current point until the escrow conditions are satisfied, excluding paths with premature execution attempts.

## VII.3 Runtime Enforcement via SystemVerilog Assertions

**SystemVerilog Assertions (SVA)** provide hardware-implementable monitoring of the Goukassian Promise - ```systemverilog

```
// Sequence: proper escrow protocol completion sequence escrow_protocol;
enter_escrow ##[1:$] record ##[1:$] exit_escrow; endsequence

// Property: execute implies prior completed escrow protocol property
goukassian_promise; @(posedge clk or async_handshake) disable iff (reset) execute |->
($past(escrow_protocol, 1)); endproperty

// Assertion: runtime check assert property (goukassian_promise) else
$error("Goukassian Promise violated: execute without escrow");

// Cover: verification that protocol is exercised cover property (escrow_protocol ##1
execute);
```
```

The implementation uses SVA's **clocked and unclocked forms**: the `async_handshake` sensitivity captures DITL's asynchronous nature, while `disable iff` handles reset conditions. The `$past` system function verifies that the `escrow_protocol` sequence completed in the cycle immediately preceding `execute`.

For **pure DITL implementation without reference clock**, custom assertion monitors using Muller C-elements implement equivalent checking: the monitor itself is an asynchronous circuit that detects protocol violations through threshold logic.

## VII.4 Hardware Verification Integration

The Goukassian Promise is verified at **multiple complementary levels**:

| Verification Method          | Application                                | Goukassian Promise Coverage                                                                                  |
|------------------------------|--------------------------------------------|--------------------------------------------------------------------------------------------------------------|
| <b>Formal model checking</b> | Property verification on abstracted design | Complete for bounded transaction sequences; state space reduction via cone-of-influence and data abstraction |



|                                              |                                                   |                                                                                                |
|----------------------------------------------|---------------------------------------------------|------------------------------------------------------------------------------------------------|
| <b>Simulation-based assertion monitoring</b> | RTL and gate-level simulation with real workloads | Statistical sampling of transaction space; immediate violation detection with waveform capture |
| <b>Emulation (FPGA-based)</b>                | Pre-silicon validation with production traffic    | Near-complete for emulated scenarios; hardware-speed protocol exercise                         |
| <b>Post-silicon validation</b>               | Production hardware with on-chip monitors         | Physical measurement of escrow timing; structured logging for forensic analysis                |

The **formal foundation in LTL semantics** provides mathematical rigor; the **SVA implementation** enables practical validation; and the **silicon integration** ensures operational assurance across the full system lifecycle.

## VIII. Falsifiability and Limits

### VIII.1 Conditions of No Advantage

Ternary logic execution **provides no advantage** in:

| Condition                          | Rationale                                                            | Alternative Sufficiency                                     |
|------------------------------------|----------------------------------------------------------------------|-------------------------------------------------------------|
| <b>Latency-insensitive markets</b> | Execution latency > 1 ms; competitive advantage not timing-dependent | Software-based audit coordination with batch reconciliation |

|                                                 |                                                                   |                                                              |
|-------------------------------------------------|-------------------------------------------------------------------|--------------------------------------------------------------|
| <b>Low-frequency execution domains</b>          | Holding periods > 1 second; coarse-grained position management    | Database transaction semantics with explicit commit/rollback |
| <b>Non-deterministic tolerance applications</b> | Statistical correctness acceptable; occasional errors recoverable | Binary execution with error detection and retry protocols    |

## VIII.2 Invalidating Hardware Assumptions

The DITL model assumes specific hardware properties that, **if violated, invalidate its guarantees**:

| <b>Assumption</b>                     | <b>Violation Mechanism</b>                              | <b>Mitigation</b>                                              | <b>Residual Risk</b>                         |
|---------------------------------------|---------------------------------------------------------|----------------------------------------------------------------|----------------------------------------------|
| <b>C-element hysteresis integrity</b> | Threshold voltage drift (aging, temperature, radiation) | Periodic calibration, redundant voting, adaptive biasing       | Degraded noise margin, potential oscillation |
| <b>Dual-rail crosstalk immunity</b>   | Aggressive wire spacing, fast-swinging adjacent signals | Shielding, minimum spacing constraints, differential signaling | Correlated noise, false data detection       |

|                      |                      |                             |                  |
|----------------------|----------------------|-----------------------------|------------------|
| <b>Completion</b>    | Near-simultaneous    | Multi-stage                 | Bounded failure  |
| <b>detection</b>     | input arrival,       | synchronizers, timeout      | probability, not |
| <b>metastability</b> | synchronizer failure | detection, MTBF<br>analysis | elimination      |

### VIII.3 Sufficient Binary Execution Scenarios

**Synchronous binary execution remains sufficient for:**

- **Batch processing systems:** Complete input available before any output; atomic commit via database two-phase commit without hardware Escrow
- **Fully synchronous, single-clock-domain pipelines:** Negligible clock skew, no domain crossings, adequate timing margin
- **Error-tolerant approximate computing:** Occasional errors acceptable or detectable at application level; statistical correctness suffices

## References

- CFTC/SEC, “Findings Regarding the Market Events of May 6, 2010,” Report of the Staffs of the CFTC and SEC to the Joint Advisory Committee on Emerging Regulatory Issues, September 2010.
- K. M. Fant and S. A. Brandt, “NULL Convention Logic: A Complete and Consistent Logic for Asynchronous Digital Circuit Synthesis,” in *Proceedings of the International Conference on Application-Specific Systems, Architectures, and Processors*, 1996, pp. 261-273.
- IEX Group, “System and Method for Managing Latency in an Electronic Trading System,” U.S. Patent 9,317,787 B1, April 19, 2016; SEC disclosures regarding IEX exchange application, 2015-2016.
- IEEE Standard for SystemVerilog—Unified Hardware Design, Specification, and Verification Language, IEEE Std 1800-2017, 2018.

- Autorité des marchés financiers (AMF), "Quantifying the impact of High Frequency Trading on Market Liquidity," Market Risk Department, 2020.
- Xilinx, "VCU1525 FPGA Accelerator Card: Technical Specifications," and NetFPGA SUME documentation, 2018-2020.
- ASX Limited, "ASX Trade OUCH Protocol Specification," Version 2.2, 2023.
- SIX Swiss Exchange, "X-stream INET: OUCH Trading Interface Latency Measurement Methodology," Technical Disclosure, 2024.