

Application Note AN-82

TinySwitch-4 Family

Design Guide

Introduction

The TinySwitch™-4 family are highly integrated monolithic off-line switcher ICs designed for power supplies up to 28.5 W for universal input voltage range (85 VAC – 265 VAC) and 36.5 W for high-line input (230 VAC) applications. Typical applications include PC standby and auxiliary supplies for appliances, industrial sub-systems and metering. Innovative features such as line compensated overload protection, on-time extension, latching output overvoltage shutdown, selectable current limit and line undervoltage greatly simplify design, reducing engineering time and system cost while providing complete system level protection.

The ICs combine a high-voltage (725 V) power MOSFET switch with an ON/OFF controller in one device. The simple ON/OFF control does not need a compensation loop and provides constant efficiency down to very light load. Internal start-up current is drawn from the DRAIN pin, eliminating the need for external start-up components. Additional features include line compensation which dramatically reduces max overload variation across the input voltage range, selectable current limit for design flexibility, switching frequency jitter for low EMI, and line undervoltage lockout to prevent the output glitches during power-up and power-down. Safety and reliability features include auto-restart to limit circuit dissipation during overload, output short-circuit or open-loop conditions, latching output overvoltage shutdown to protect the load, and hysteretic over-temperature protection to disable the power supply during a thermal fault. On-time extension improves power delivery at low line as well as increasing hold-up time.

EcoSmart™ technology enables designs to easily attain <150 mW no load consumption without bias winding or <30 mW with the bias winding, both measured at 265 VAC input voltage. Together with the flat efficiency characteristics vs. load, this makes meeting energy efficiency standards straightforward, including programs as ErP Directive for Europe.

The design of flyback power supplies involves a highly iterative process with several variables that have to be considered and adjusted to optimize the design. The design methodology described in this document consists of four parts, a quick start guideline which utilize the Power Integrations design software, a simplified step-by-step design procedure, application example and an in-depth information section. The quick start, in which the engineer may opt to rapidly design the transformer and select the components. The step-by-step design procedure is a design method at which at the implementation level, guides the engineer from a set of given system requirements all the way to the completion of the desired flyback power supply using TinySwitch-4 devices. This also includes look up tables and a simple spreadsheet program that is also from the PI Expert™ software. In addition, part of this section discuss design recommendation, guidelines and considerations, such as component selection, PCB layout design and etc. A brief description of the device features and functionality was also specified. The application example, describes an actual reference design using a TinySwitch-4 device indicating the operation, its performance data and waveforms. The in-depth information section, makes available the key background information for the design method, such as equations, design guidelines and best practices. Cross references are provided among the three which allow the reader to switch among conceptual, implementation and optimization levels at any given stage for an in-depth understanding and further optimization.




Figure 1. Typical Flyback Power Supply Schematic using TinySwitch-4 with Line Undervoltage Lockout and the PI Proprietary Output Overvoltage Detection

Basic Circuit Configuration

The circuit in Figure 1 shows the basic configuration of a flyback power supply using a TinySwitch-4 IC. The high level of integration provided by TinySwitch-4 parts means that the design is greatly simplified, and results in a common circuit for all applications. Different output power levels may require values for some circuit components, but the basic circuit remains unchanged. Special applications that require changes from this basic configuration (such as constant current or constant power outputs) are beyond the scope of this document.

In addition to this application note, the reader may also find the TinySwitch-4 Reference Design Kit (RDKs), contain an engineering prototype board, useful as examples of working power supplies. Further details on downloading PI Expert and information about obtaining reference designs can be found at www.power.com.

Scope

This application note is intended for engineers designing an isolated AC-DC flyback power supply using TinySwitch-4 family of devices. It provides guidelines to enable an engineer to quickly select key components and also to complete a suitable transformer design. To help simplify the task, this application note refers directly to the PIXIs designer spreadsheet that is part of the PI Expert™ design software suite (available online or as a free download). (<https://piexpertonline.power.com/site/login>)

Quick Start

Readers familiar with power supply design and Power Integrations design software may elect to skip the step-by-step design approach (described later), and use the following information to quickly design the transformer and select the components for a first prototype instead. For this approach, only the information described below needs to be entered into the PIXIs spreadsheet, other parameters will

be automatically selected based on a typical design. References to spreadsheet line numbers are provided in square brackets [line reference].

- Enter AC input voltage range VACMIN [B3], VACMAX [B4] and minimum line frequency fL [B5]
- Enter nominal output voltage VO [B6]
- Enter continuous output current IO [B7]
- Enter estimated efficiency, η as a decimal [B9]
 - 0.8 for universal input voltage (85-265 VAC) or single 100/115 VAC (85-132 VAC) and 0.85 for a single 230 VAC (185-265 VAC) design. Adjust the number accordingly after measuring the efficiency of the first prototype board at peak load and VAC_{MIN}.
- Enter loss allocation factor Z [B10]
 - 0.5 for typical application. Adjust the number accordingly after the first prototype-board evaluation.
- Enter Bridge Rectifier Conduction Time estimate tC [B11]
 - The conduction time, tC is usually set at 3 ms and can be verified by direct measurement.
- Enter input capacitance C_{IN} [B12]
 - 2-3 μ F/W for universal (85-265 VAC) or single (100/115 VAC) line input.
 - 1 μ F for single 230 VAC (185-265 VAC) line input. If this cell is left blank, then the capacitance value for a VMIN of 70 VDC (universal input) or 150 VDC (single 230 VAC) is automatically calculated. Often this will lead to an optimal input filter capacitance value.
- Select TinySwitch-4 IC from the drop-down list or enter directly [B16]
 - Select the device from Table 1 according to output power, input voltage and application. The power output value in Table 1 must not be consider as the max power that the part can deliver in any condition. These are the values for a typical design. Designs with a higher or lower output voltage or relaxed/stringent thermal condition can handle more/less power than one indicated in Table 1.

- Select configuration for current limit mode [B18]
 - Three current limit configurations are available, RED/STD/INC (Reduced/Standard/Increased).
- Enter the desired reflected output voltage, VOR [B24]
 - A good starting value for VOR is to set within the range of 90 V – 110 V.
- Enter the TinySwitch-4 on-state Drain to Source Voltage, VDS [B25]
 - The default value given is 10 V. If no available value is given in MOSFET data sheet, typical setting is 10 V.
- Enter the Output Diode Forward Voltage Drop, VD [B26]
 - VD is typically set at 0.7 V.
- Enter the desired Bias Winding Voltage, VB [B32]
 - Typically, the default value given in the spreadsheet is 22 which gives optimized performance when setting OVP.
- Enter Bias Winding Diode Forward Voltage Drop, VDB [B33]
 - Typically set at 0.7 V.
- Enter the desired Overvoltage Protection Zener Diode Voltage, VZOV [B35]
 - Typically set at 6 V above the bias winding voltage, 28 V.
- Enter the desired DC under-voltage threshold target, above which the power supply will start, V_UV_TARGET [B39]
- The V_UV_ACTUAL [B40] indicates the actual DC start-up voltage based on the standard value of RV_ACTUAL.
 - V_UV_TARGET can be verified by direct measurement and adjusted based on the design requirements.
- Enter core type (if desired), select Core Type [B46] from drop-down menu.
 - Suggested core size will be selected automatically if Auto is entered [B46]
 - AE [B49], LE [B50], AL [B51], BW [B52] are automatically populated based on the selected core type.
 - For a custom core, enter the core parameters from [B49] to [B52]
- Enter the desired safety margin, M [B53]
 - The default margin in the spreadsheet is 0 mm, assuming that a triple insulated wire will be used for secondary windings.
 - If triple insulated wire is not used for the secondary winding, the value that should be entered for safety margin M is 3.1 mm, half of required safety margin of 6.2 mm. This is the typical margin for a universal input design (85 – 265 VAC).
- Enter number of primary layers (if desired), L [B54]
 - The default number of primary layers used in the spreadsheet is 3.
- Enter secondary number of turns, NS [B55]
 - If the grey override cell is left blank, the spreadsheet will automatically calculate the number of secondary number of turns.
- Enter the Minimum DC Input Voltage, VMIN [B59]
 - If the power supply input is from a DC Source, enter the minimum DC input voltage requirements.
 - If the grey override cell is left blank, the reflected value is automatically calculated by the spreadsheet based on the minimum AC input voltage requirement, output power, efficiency and bridge rectifier conduction time.
- Enter the Maximum DC Input Voltage, VMAX [B60]
 - If the power supply input is from a DC Source, enter the maximum DC input voltage requirements.
 - If the grey override cell is left blank, the reflected value is automatically calculated based on the maximum AC input voltage.
- Enter Primary Inductance Tolerance, LP_TOLERANCE [B73]
 - The default value given is 10%. If no data is available from the supplier, a typical setting of 10% will ensure manufacturability of the transformer.
- Enter the Maximum Primary Wire Diameter including insulation, OD [B81]
 - The value recommended is based on the given/calculated primary current. If desired, alter the value of other parameters and ensure that no warnings are generated.

For multiple output designs enter the following requirements under Transformer Secondary Design Parameters (Multiple Outputs):

1st Output

- (If unused, the defaults are from the single output design)
- Enter the Main Output Voltage, VO1 [B106]
- Enter the Main Output DC Current, IO1 [B107]
- Enter the output diode voltage drop, VD1 [B108]

2nd Output

- (If unused, leave the section blank)
- Enter the 2nd Output Voltage, VO2 [B122]
- Enter the 2nd Output DC Current, IO2 [B123]
- Enter the output diode voltage drop for the 2nd output, VD2 [B125]

3rd Output

- (If unused, leave the section blank)
- Enter the 3rd Output Voltage, VO3 [B138]
- Enter the 3rd Output DC Current, IO3 [B139]
- Enter the output diode voltage drop for the 3rd output, VD3 [B141]

Negative Output

- If a negative output exists, enter the Output Number, [B156]

Example: If VO2 is negative output, enter 2, or choose 2 from the drop down selection menu.

If any warnings are generated, make changes to the design by following instructions in spreadsheet column F.

- Build transformer as suggested in "Transformer Construction" tab
- Select key components
- Build prototype and iterate design as necessary, entering measured values into spreadsheet where estimates were previously used (e.g. efficiency, VMIN). Note that the initial efficiency estimate is very conservative.

Output Power Table

| Product ³ | 230 VAC ± 15% | | 85-265 VAC ± 15% | |
|----------------------|----------------------|---------------------------------|----------------------|---------------------------------|
| | Adapter ¹ | Peak or Open Frame ² | Adapter ¹ | Peak or Open Frame ² |
| TNY284P/D/K | 6 W | 11 W | 5 W | 8.5 W |
| TNY285P/D | 8.5 W | 15 W | 6 W | 11.5 W |
| TNY285K | 11 W | 15 W | 7.5 W | 11.5 W |
| TNY286P/D | 10 W | 19 W | 7 W | 15 W |
| TNY286K | 13.5 W | 19 W | 9.5 W | 15 W |
| TNY287P | 13 W | 23.5 W | 8 W | 18 W |
| TNY287D | 11.5 W | 23.5 W | 7 W | 18 W |
| TNY287K | 18 W | 23.5 W | 11 W | 18 W |
| TNY288P | 16 W | 28 W | 10 W | 21.5 W |
| TNY288D | 14.5 W | 26 W | 9 W | 19.5 W |
| TNY288K | 23 W | 28 W | 14.5 W | 21.5 W |
| TNY289P | 18 W | 32 W | 12 W | 25 W |
| TNY289K | 25 W | 32 W | 17 W | 25 W |
| TNY290P | 20 W | 36.5 W | 14 W | 28.5 W |
| TNY290K | 28 W | 36.5 W | 20 W | 28.5 W |

Table 1. Output Power Table.

Notes:

1. Minimum achievable continuous power in a typical non-ventilated enclosed adapter measured at +50 °C ambient. Use of an external heat sink will increase power capability.
2. Minimum achievable peak power capability in any design or minimum achievable continuous power in an open frame design (see Key Applications Considerations).
3. Packages: P: DIP-8C, D: SO-8C, K: eSOP-12B.

Step-by-Step Design Procedure

This design procedure uses the PI Expert design software (available from Power Integrations), which automatically performs the key calculations required for the TinySwitch flyback power supply design. PI Expert allows designers to avoid the typical highly iterative design process. Look-up tables and empirical design guidelines are provided in this procedure where appropriate to facilitate the design task. Iterate the design to eliminate warnings. Any parameters outside the recommended range of values can be corrected by following the guidance given in the right hand column. Once all warnings have been cleared, the output transformer design parameters can be used to create a prototype transformer.

Step 1 – Application Variables

Enter: VACMIN, VACMAX, f_L, V_O, I_O, η, Z, and C_{IN} Minimum and Maximum Input Voltage, VACMIN [B3], VACMAX [B4]

Determine the input voltage range from Table 2 for a particular regional requirement. Enter the required VACMIN and VACMAX directly (see Figure 2 for reference).

Line Frequency, LINEFREQ (Hz) [B5]

50 Hz for universal or single 100 VAC, 60 Hz for single 115 VAC input. 50 Hz for single 230 VAC input. These values represent typical line frequencies rather than minimum. For most applications this gives adequate overall design margin. For absolute worst-case reduce these numbers by 6% (47 Hz or 56 Hz). Table 2 provides the line frequency for a given line input voltage and particular regional requirements.

Nominal Output Voltage, VO (V) [B6]

Enter the nominal output voltage of the main output. Generally, the main output is the output from which the feedback is derived. For designs with multiple outputs, the output with the highest output power is commonly the main output.

Power Supply Output Current, I_O (I) [B7]

Enter the maximum continuous output current of the power supply.

Continuous Output Power, Power (W) [B8]

This is automatically calculated value based on the Output Voltage and maximum continuous Output Current.

Power Supply Efficiency, η [B9]

Enter the estimated efficiency of the power supply measured from the input and output terminals under peak load conditions and worst-case line (generally lowest input voltage). Start with a value of 0.8 (80%), typical for design where the majority of the output power is drawn from an output voltage of 12 V or greater and no current sensing is present on the secondary. Once a prototype has been constructed then the measured efficiency should be entered and further transformer iteration(s) can be performed if required.

Power Supply Allocation Factor, Z [B10]

This factor represents the proportion of losses between the primary and the secondary of the power supply. Z factor is used together with the efficiency number to determine the actual power that must be delivered by the power stage. For example, losses in the input stage (EMI filter, rectification, etc) are not processed by the power stage (transferred through the transformer) and therefore, although they reduced efficiency the transformer design is not affected.

$$Z = \frac{\text{Secondary Losses}}{\text{Total Losses}}$$

For designs that do not have a peak power requirement, a value of 0.5 is recommended. For designs with a peak power requirement enter 0.65. The higher number indicates larger secondary side losses.

Bridge Rectifier Conduction Time, tC (ms) [B11]

Enter a bridge diode conduction time of 3.00 ms if there is no better data available.

| 2 | ENTER APPLICATION VARIABLES | | | | | Customer |
|----|-----------------------------|-------|--|-------|----------|---|
| 3 | VACMIN | | | 85 | Volts | Minimum AC Input Voltage |
| 4 | VACMAX | | | 265 | Volts | Maximum AC Input Voltage |
| 5 | fL | | | 50 | Hertz | AC Mains Frequency |
| 6 | VO | 12.00 | | 12.00 | Volts | Output Voltage (at continuous power) |
| 7 | IO | 1.00 | | 1.00 | Amps | Power Supply Output Current (corresponding to peak power) |
| 8 | Power | | | 12.00 | Watts | Continuous Output Power |
| 9 | n | 0.84 | | 0.84 | | Efficiency Estimate at output terminals. Under 0.7 if no better data available |
| 10 | Z | 0.50 | | 0.50 | | Z Factor. Ratio of secondary side losses to the total losses in the power supply. Use 0.5 if no better data available |
| 11 | tC | | | 3.00 | mSeconds | Bridge Rectifier Conduction Time Estimate |
| 12 | CIN | 25.00 | | 25.00 | uFarads | Input Capacitance |

Figure 2. Application Variables for TinySwitch-4 Design Spreadsheet with Gray Override Cells.

| Region | Nominal Input Voltage (VAC) | Minimum Input Voltage (VAC) | Maximum Input Voltage (VAC) | Nominal Line Frequency (Hz) |
|--|-----------------------------|-----------------------------|-----------------------------|-----------------------------|
| Japan | 100 | 85 | 132 | 50 / 60 |
| United States, Canada | 120 | 90 | 132 | 60 |
| Europe, Asia, Africa | 115, 120, 127 | 90 | 155 | 50 / 60 |
| Australia, America and rest of the world | 220, 230 240 | 185 185 | 265 265 | 50 / 60 50 |

Table 2. Standard Worldwide Input Line Voltage Ranges and Line Frequencies.

Total Input Capacitance, CIN (μ F) [B12]

Enter total input capacitance using Table 3 for guidance.

| AC Input Voltage (VAC) | Total Input Capacitance per Watt Output Power (μ F/W) | VMIN (V) |
|------------------------|--|------------|
| 100 / 115 | 2 ~ 3 | ≥ 80 |
| Universal | 2 ~ 3 | ≥ 80 |
| 230 | 1 | ≥ 240 |

Table 3. Recommended Total Input Capacitance for Different Input Voltage Ranges.

The capacitance is used to determine the minimum and maximum DC voltage across the bulk capacitor and should be selected to keep the minimum DC input voltage, $V_{MIN} > 70$ VDC.

For example, from Figure 2 the output power P_O is calculated as 12 W. Using Table 2 with reference to Universal Input Voltage, the recommended Total Input Capacitance Value (CIN) between 2 and 3 μ F/W; therefore, the total input capacitance value should be in the

range of 24 μ F to 36 μ F. Choose a capacitor value from within this range that would provide a V_{MIN} of greater than 70 VDC. Factors to consider in selecting the input capacitor are, capacitance value single or in parallel combination must be standard and it should provide a V_{MIN} that could result in an optimized design of the transformer. Enter the value selected in CIN [B12] cell. In Figure 2, the designer selected and entered 25 μ F in the cell [B12]. This gave a V_{MIN} [B59] of 80.3 VDC which was automatically calculated by the spread- sheet. See Figure 3 for V_{MIN} [B59] and V_{MAX} [B60] values. In-depth information provides a more detailed explanation and design equation for calculating the minimum DC input voltage given the minimum AC input and the assumed bridge rectifier conduction time (t_c).

For designs that have DC rather than an AC input, the value of the minimum and maximum DC input voltages, V_{MIN} and V_{MAX} , may be entered into the grey override cells on the design spreadsheet as shown on Figure 3.

Figure 2 lists the cells in the spreadsheet where application variables may be entered. And Figure 3 shows which cells may be used to parameters for a design with DC input voltage.

Step 2 – Enter TinySwitch-4 Variables: TinySwitch-4 Device, Current Limit, VOR, VDS, VD

Figure 4 shows the design variables for the TinySwitch-4 device selected.

Select the Correct TinySwitch-4 Device [B16]

The default option is automatically selected based on input voltage range and maximum output power. Ensure that no 'Warning' message is presented any information statements in columns [D] and [F] should be carefully reviewed before proceeding. If a Warning is displayed by the spreadsheet, choose a larger device to remove the warning.

| 58 | DC INPUT VOLTAGE PARAMETERS | | | | | |
|----|-----------------------------|--|--|-------|-------|--------------------------|
| 59 | VMIN | | | 80.3 | Volts | Minimum DC Input Voltage |
| 60 | VMAX | | | 374.8 | Volts | Maximum DC Input Voltage |

Figure 3. DC Input Voltage Parameters Showing Grey Override Cells for DC Input Designs.

| 15 | ENTER TinySwitch-4 VARIABLES | | | | | |
|----|------------------------------|---------|--|------------------------|--------|--|
| 16 | TinySwitch-4 | TNY288D | | TNY288D | | User-defined TinySwitch-4 |
| 17 | | | | | | |
| 18 | Chose Configuration | STD | | Standard Current Limit | | Enter "RED" for reduced current limit (sealed adapters), "STD" for standard current limit or "INC" for increased current limit (peak or higher power applications) |
| 19 | ILIMITMIN | | | 0.512 | Amps | Minimum Current Limit |
| 20 | ILIMITYP | | | 0.55 | Amps | Typical Current Limit |
| 21 | ILIMITMAX | | | 0.588 | Amps | Maximum Current Limit |
| 22 | fSmin | | | 124000 | Hertz | Minimum Device Switching Frequency |
| 23 | I^2fmin | | | 35.937 | A^2kHz | I^2f (product of current limit squared and frequency is trimmed for tighter tolerance) |
| 24 | VOR | 95.6 | | 95.6 | Volts | Reflected Output Voltage (VOR < 135 V Recommended) |
| 25 | VDS | | | 10.0 | Volts | TinySwitch-4 on-state Drain to Source Voltage |
| 26 | VD | | | 0.70 | Volts | Output Winding Diode Forward Voltage Drop |
| 27 | KP | | | 0.75 | | Ripple to Peak Current Ratio (KP < 6) |
| 28 | KP_TRANSIENT | | | 0.44 | | Transient Ripple to Peak Current Ratio. Ensure KP_TRANSIENT > 0.25 |

Figure 4. TinySwitch-4 Variables Section of Design Spreadsheet.

Select the Current Limit Configuration [B18]

The value of the BYPASS/MULTI-FUNCTION pin capacitor determines the current limit setting of the TinySwitch-4 device. TinySwitch-4 allows the internal current limit to be selected between three levels, Standard Current Limit (ILIMIT), Reduced Current Limit (ILIMIT-1) or Increased Current Limit (ILIMIT+1). The choice can be made in the spreadsheet by entering RED, STD or INC in cell [B18].

Selecting the correct current limit level depends on the thermal environment, the amount of board area used for cooling presence of an external heat sink, and the average output power.

Selecting RED gives the lowest current limit and results in lowest TinySwitch-4 IC dissipation. This minimizes heat sinking needed even in high ambient conditions. An example of where RED would be selected is in a design with minimal heat sinking.

Selecting INC gives the highest current limit and therefore maximum power from a given device. This is ideal for open frame designs, adapters where an external heat sink is attached to the SOURCE pins of the TinySwitch-4 device.

To manually select device size, refer to the TinySwitch-4 power table and choose a device based on the peak output power of the design. Compare the continuous power to the numbers in the power table, using open-frame or adapter columns (also use this column for other fully enclosed designs) as appropriate. If the continuous power exceeds the value given in the power table (Table 1), then the next larger device should be selected. If the maximum continuous power is close to the maximum adapter power given in the power table, it may be necessary to switch to a larger device based on the measured thermal performance of the prototype.

Selecting STD is optimum for most applications, balancing heat dissipation and system efficiency.

Figure 5 shows the typical power at the three selectable current limits; ILIMIT-1, ILIMIT and ILIMIT+1 which correspond to RED, STD and INC respectively. This serves as a guide for choosing the TinySwitch-4 device using power capability and input voltage.

In the design shown in Figure 4, the selected device is TNY288P with standard [STD] current limit. The Current Limit tolerances of the selected device are shown in [B19] as the ILIMMIN or the minimum current limit, [B20] as the ILIMTYP or typical current limit and [B21] as the ILIMMAX or maximum current limit. The current limit tolerance is an important factor in determining key parameters such as minimum inductance, primary number of turns and maximum flux density.

Peak Output Power Table

| Product ³ | 230 VAC ± 15% | | | 85-265 VAC ± 15% | | |
|----------------------|----------------------|--------------------|----------------------|----------------------|--------------------|----------------------|
| | I _{LIMIT-1} | I _{LIMIT} | I _{LIMIT+1} | I _{LIMIT-1} | I _{LIMIT} | I _{LIMIT+1} |
| TNY284P | 9.1 W | 10.9 W | 9.1 W | 7.1 W | 8.5 W | 7.1 W |
| TNY285P | 10.8 W | 12 W | 15.1 W | 8.4 W | 9.3 W | 11.8 W |
| TNY286P | 11.8 W | 15.3 W | 19.4 W | 9.2 W | 11.9 W | 15.1 W |
| TNY287P | 15.1 W | 19.6 W | 23.7 W | 11.8 W | 15.3 W | 18.5 W |
| TNY288P | 19.4 W | 24 W | 28 W | 15.1 W | 18.6 W | 21.8 W |
| TNY289P | 23.7 W | 28.4 W | 32.2 W | 18.5 W | 22 W | 25.2 W |
| TNY290P | 28 W | 32.7 W | 36.6 W | 21.8 W | 25.4 W | 28.5 W |

Figure 5. Minimum Practical Output Power at the Three Selectable Current Limit Levels.

Minimum Switching Frequency, f_{SMIN} (Hz) [B22]

This parameter is the minimum switching frequency described in the data sheet. It describes the minimum frequency that would be produced by calculating the maximum time between consecutive switching cycles. It is equivalent to a switching frequency of 124 kHz.

Minimum Device Power Coefficient, I²f_{MIN} (A2kHz) [B23]

This is the minimum data sheet value for the I²f parameter for the selected device at the selected current limit mode. The calculation which provides the minimum value of primary inductance is based on this value.

Reflected Output Voltage, V_{OR} (V) [B24]

This parameter describes the secondary winding voltage during diode conduction reflected back to the primary through the turns ratio of the transformer. The default value is 100 V. V_{OR} can be adjusted to achieve a design that remains within design rules. The recommended maximum value is 135 V. Adjust V_{OR} to ensure that no warnings in the spreadsheet are triggered. For design optimization, the following factors should be considered.

- Higher V_{OR} reduces the voltage stress on the output diodes, which may allow a lower voltage rating for the output diode to be selected leading to higher efficiency of the rectifier stage.
- Higher V_{OR} increases leakage inductance which reduces power conversion efficiency.
- Higher V_{OR} increases peak and RMS current on the secondary-side, which may necessitate an increase secondary-side copper wire size and increase diode losses reducing rectification efficiency.

Another important consideration in selecting the desired VOR is the de-rating of the drain source voltage compared to the TinySwitch-4 maximum rating. In the design, the typical drain voltage de-rating is set to less than 90% of BV_{DSS}. Table 4 shows the recommended VOR versus output power at an estimated efficiency of 80%. Optimization can be performed with values obtained from the first prototype.

| Output Power | Input Voltage (VAC) | Recommended VOR Starting Value | Recommended VOR Range |
|--------------------|---------------------|--------------------------------|-----------------------|
| POUT < 20 W | 85 – 265 | 100 V | 90 V – 120 V |
| 20 W < POUT < 28 W | 85 – 265 | 110 V | 100 V – 120 V |
| POUT ≥ 28 W | 176 – 264 VAC | 120 V | 110 V – 130 V |

Table 4. Recommended VOR vs. Output Power.

On-State Drain-to-Source Voltage, VDS (V) [B25]

This is the drain to source voltage drop when the internal MOSFET is on. By default, if the grey override cell is left empty, a value of 10 V is assumed. Use the default value if no better data is available.

Output Diode Forward Voltage Drop, VD (V) [B26]

Enter the average forward voltage drop of the main output diode. Use 0.5 V for a Schottky diode and 0.7 V for a PN diode, if no better data is available. By default, a value of 0.7 V is assumed.

Ripple to Peak Current Ratio, KP (STEADYSTATE) [B27] and KP_TRANSIENT [B28]

K_P describes how continuous or discontinuous operation is. These parameters are automatically calculated in the spreadsheet.




Figure 6. Primary Switch Drain Current Waveform, K_p ≤ 1.

K_p < 1 indicating continuous conduction mode (CCM) operation.
K_p is the ratio of ripple to peak primary current (Figure 6a).

K_p > 1 indicating discontinuous mode (DCM) operation.

K_p is the ratio of primary MOSFET off-time to secondary diode conduction time (Figure 6b).

For design optimization purposes, the

$$K_p \equiv K_{RP} = \frac{I_R}{I_p}$$

$$K_p \equiv K_{DP} = \frac{(1 - D) \times T}{t} \\ = \frac{V_{OR} \times (1 - D_{MAX})}{(V_{MIN} - V_{DS}) \times D_{MAX}}$$


The value of K_p should be in the range of 0.25 < K_p < 6. Guidance is given in the comments cell for values outside this range.

KP (STEADYSTATE) is the calculated K_p value when several consecutive switching cycles have occurred.

KP (TRANSIENT) is the minimum calculated K_p value that occurs after a switching cycle has been skipped. As the drain current starts from zero, ramping to current limit, the on-time for this cycle is much longer than during steady-state. This reduces the off-time, lowering

the time for the magnetizing inductance to reset and causing the next cycle to start with a much higher initial current, lower ripple current and a lower value of KP. KP TRANSIENT should be greater than 0.25

to prevent the large initial current pedestal from falsely triggering the current limit at the end of the leading edge blanking time as this would limit power delivery.



PI-2578-103114

Figure 7. Discontinuous Mode Current Waveform, $K_p > 1$.

Step 3 – Choose Bias Winding Voltage, VB (V) [B32]

By default, if the grey override cell is left empty, a value of 22 V is assumed. The user can override this value as needed but a value in the range of 15 V – 30 V is recommended. The value must be high enough to ensure adequate headroom for supplying current into the BYPASS/MULTI-FUNCTIONAL pin but low enough to minimize the contribution to no-load input power from bias winding power consumption. The number of bias winding turns, NB, is used for transformer construction. An ultra-fast diode (BAV19WS, BAV20WS and UF4003 diodes are ideal) with a voltage rating above PIVB should be selected for the bias winding diode.

The **VZOV** [B35] value is an estimate of the Zener diode voltage rating used for output overvoltage protection. When the Zener diode conducts and exceeds the shutdown threshold current (I_{SD}) of 6.5 mA into the BYPASS/MULTI-FUNCTIONAL pin, the latching shutdown feature in the TinySwitch-4 IC is triggered, and the power supply latches off. Additional filtering can be added by inserting a low value resistor (10 Ω to 47 Ω) in series with the bias winding diode and/or OVP Zener (VR_{ov}) as shown in Figure 1. The resistor (R_{F1}) in series with the OVP Zener also limits the maximum current into the BYPASS/MULTI-FUNCTIONAL pin.

NB [B34] the number of bias winding turns is calculated based on the desired number of secondary turns NS and the desired bias winding voltage VB.

The Zener diode voltage (**VZOV**) [B35] is to be selected approximately 6 V above the bias winding voltage VB. This value gives good OVP performance while allowing for variations in leakage inductance.

Figure 8 shows the bias winding variables from the spreadsheet.

Step 4 – Enter Undervoltage Lock Out (UVLO) Variables, V_UV_TARGET (V) [B39]

The line undervoltage lockout feature of TinySwitch-4 defines the start-up voltage of the power supply. This prevents the power supply output from attempting to start when the input voltage is below the desired operating range. Connecting a resistor from an input capacitor to the EN/UV pin enables this feature. The V_UV_TARGET is automatically calculated by the spreadsheet, but the designer may enter the desired minimum DC voltage across the input capacitor at which the power supply should begin to operate. The spreadsheet calculates both the ideal resistor value (RUV_IDEAL, [B41]), the closest preferred value (RUV_ACTUAL, [B42]) and the actual

undervoltage (V_UV_ACTUAL, [B40]) point associated with the preferred resistor value. The resistor voltage rating (or sum of ratings if two or three resistors are used) should be greater than VMAX. Figure 9 shows the undervoltage variables section from the spreadsheet.

Going below the undervoltage threshold also resets the output overvoltage shutdown latch. After AC is removed, the voltage of the DC bus will fall below the undervoltage threshold, and the OV latch is reset.

Step 5 – Transformer Core/Construction Variables

Core Type [B56]

By default, if the core type cell is left empty, the spreadsheet will select the smallest commonly available core size suitable for the

continuous (average) output power specified. Different core types and sizes can also be selected from the drop-down list. If a user-preferred core is not available, the grey override cells (**AE**, **LE**, **AL**, **BW**) can be used to enter core and bobbin parameters directly. This is useful when the core selected is not on the list, or when specific core or bobbin parameters differ from those provided by the spreadsheet. Figure 10 shows spreadsheet transformer core and construction variables. Table 5 shows recommended core types commonly used with TinySwitch-4 at different output power levels.

Where,

A_E, Core Effective Cross Sectional Area (cm²)

L_E, Core Effective Path length (cm)

A_L, Ungapped Core Effective Inductance (nH/T²)

B_w, Bobbin Physical Winding Width (mm)

| ENTER BIAS WINDING VARIABLES | | | | | |
|------------------------------|------|--|-------|-------|--|
| 31 | VB | | 22.00 | Volts | Bias Winding Voltage |
| 32 | VDB | | 0.70 | Volts | Bias Winding Diode Forward Voltage Drop |
| 33 | NB | | 15.09 | | Bias Winding Number of Turns |
| 34 | VZOV | | 28.00 | Volts | Over Voltage Protection zener diode voltage. |

Figure 8. Bias Winding Variables of Design Spreadsheet.

| UVLO VARIABLES | | | | | |
|----------------|-------------|--|-------|-------|--|
| 38 | V_UV_TARGET | | 88.34 | Volts | Target DC under-voltage threshold, above which the power supply will start |
| 39 | V_UV_ACTUAL | | 84.70 | Volts | Typical DC start-up voltage based on standard value of RUV_ACTUAL |
| 40 | RUV_IDEAL | | 3.45 | Mohms | Calculated value for UV Lockout resistor |
| 41 | RUV_ACTUAL | | 3.30 | Mohms | Closest standard value of resistor to RUV_IDEAL |

Figure 9. Undervoltage Variables Section of Design Spreadsheet.

| ENTER TRANSFORMER CORE/CONSTRUCTION VARIABLES | | | | | |
|---|-------------|------|------|-------------------|---|
| 45 | Core Type | EE16 | EE16 | | Enter Transformer Core |
| 46 | Core | | EE16 | P/N: | PC40EE16-Z |
| 47 | Custom core | | | P/N: | EE16_BOBBIN |
| 48 | AE | | 0.19 | cm ² | Core Effective Cross Sectional Area |
| 49 | LE | | 3.50 | cm | Core Effective Path Length |
| 50 | AL | | 1140 | nH/T ² | Ungapped Core Effective Inductance |
| 51 | BW | | 8.6 | mm | Bobbin Physical Winding Width |
| 52 | M | | 0.00 | mm | Safety Margin Width (Half the Primary to Secondary Creepage Distance) |
| 53 | L | | 3 | | Number of Primary Layers |
| 54 | NS | | 12 | | Number of Secondary Turns |

Figure 10. Transformer Core and Construction Variables Section of Design Spreadsheet.

| Output Power at 132 kHz | Core Table | |
|-------------------------|-----------------------------------|------------------------------------|
| | Triple Insulated Wire | Margin Wound |
| 0 – 10 W | EF12.6 EE13 EF16 EE16 | EI22 EE19 EI22/19/6 EEL16 |
| 10 – 20 W | EE19 EI22 EI22/19/6 EF20 | EF20 EI25 EEL19 |
| 20 – 30 W | | E128 |
| 30 – 50 W | EF20 | EEL22 |

Table 5. Commonly Available Cores and Power Levels at Which Cores Can be used for Typical Designs.

Safety Margin, M (mm) [B53]

For designs that require isolation but are not using triple insulated wire, the width of the safety margin to be used on each side of the bobbin should be entered here. Typically, for universal input designs, where a total margin of 6.2 mm is required, a value of 3.1 mm would be entered into the spreadsheet. For vertical bobbins the margin may not be symmetrical. However, if a total margin of 6.2 mm is required, then 3.1 mm would still be entered even if the physical margin is concentrated on one side of the bobbin.

For designs using triple insulated wire, it may still be necessary to enter a small margin in order to meet the required safety creepage distances. Typically, many bobbins exist for each core size and each will have different mechanical spacing. Refer to the bobbin data sheet or seek guidance from your safety expert or transformer vendor to determine what specific margin is required. As the margin reduces the available area for windings, margin-based construction may not be suitable for small core sizes. If after entering the desired margin more than 3 primary layers (L) are required, it is suggested that either a larger core be selected or that the transformer be changed to a zero-margin design using triple insulated wire.

Primary Layers, L [B54]

By default, if the override cell is empty, a value of 3 is assumed. As noted previously, the number of layers should be in the range of $1 < L < 3$, and in general it should be the lowest number that meets the primary current density limit (CMA) of 200 Cmils/Amp. Designs with more than 3 layers are possible, but the increase leakage inductance and physical fit of the windings should be considered. Due to the high switching frequency of TinySwitch-4 designs, it is important to minimize transformer leakage inductance. A split primary construction may be helpful for designs where primary clamp dissipation is unacceptably high. With split-windings half of the primary winding is placed on either side of the secondary (and bias) winding in a sandwich-like arrangement. The value of K_p should be in the range of $0.25 < K_p < 6$, and guidance is given in the comments cell if the value falls outside this range.

Secondary Turns, NS [B55]

By default, if the grey override cell is left blank, the minimum number of secondary turns is calculated such that the maximum operating flux density (BM) is kept below the recommended maximum of 3000 Gauss (300mT). In general, it is only necessary to enter a number in the override cell in designs where a lower operating flux density is desired (see the explanation of BM limits).

If the engineer desired to iterate the secondary number of turns, a good starting point is by using 1 turn/volt for 100/115 VAC and 0.6 turn/volt for 230 VAC or universal inputs.

Step 6 – Iterate Transformer Design and Generate Initial Design

Iterate the design making sure that no 'Warnings' are displayed and 'Info' shall be reviewed by the engineer (both are indicated in column D and F). Any parameters falling outside the recommended range can be corrected by following the guidance in the right-hand column.

Once all warnings have been cleared, the output transformer design parameters can be used to build a prototype transformer. Figure 13 shows the section of the spreadsheet that describes transformer primary design variables.

DC Input Voltage Parameters, [B59] – [B60]

See Figure 3.

Minimum DC Input Voltage, VMIN [B59]

VMIN is the minimum DC input voltage and it is dependent on AC input voltage, bridge rectifier performance, output power required, efficiency and energy storage capacitance. This is an automatically calculated value in the spreadsheet. If the power supply requirements input voltage is DC, the designer may enter the maximum DC input voltage directly.

Maximum DC Input Voltage, VMAX [B60]

VMAX is the maximum DC input voltage and is the peak value of the highest AC input voltage VACMAX. This is an automatically calculated value on the spreadsheet. If the power supply requirements input voltage is DC, the designer may enter the maximum DC input voltage directly.

Current Waveform Parameters, [B64] – [B68]

These are key parameters in the primary block of the flyback power supply section and are automatically calculated by the spreadsheet. And Figure 12 displays the section.

Maximum Duty Ratio, DMAX [B64]

The maximum duty ratio is calculated at full load and minimum input voltage. DMAX is one of the factors used to calculate the required minimum primary inductance and is dependent on the reflected voltage and minimum DC input voltage.

Average Primary Current, IAVG [B65]

Calculated based on the ripple factor KP, the maximum duty ratio DMAX and ILIMIT of the TinySwitch-4 device given in the data sheet.

Minimum Peak Primary Current, IP [B66]

This is an automatically calculated parameter used for determining the minimum inductance.

Primary Ripple Current, IR [B67]

Describes the slope of the current wave based on the calculated ripple factor and peak primary current.

Primary RMS Current, IRMS [B68]

Auto-calculated parameter that is used to determine the required wire-gauge for the primary-winding and for power loss calculations.

The Key Transformer Electrical Parameters Are:

Figure 13 shows the section in the spreadsheet for transformer primary design parameters. Most parameters are automatically calculated by the spreadsheet. The tolerance of the primary inductance tolerance (LP(TOLERANCE) [B66]) has a default value of 10% but the user can alter the value if appropriate. The maximum primary wire diameter (OD, [B74]) can also be changed if required. Other values are automatically calculated.

Primary Inductance, LP (μ H) [B72]

This is the target nominal primary inductance for the transformer and is automatically calculated by the spreadsheet. This uses primary inductance tolerance [B66] to ensure that the transformer will always provide the required primary inductance.

Primary Inductance Tolerance, LP_TOLERANCE (%) [B73]

A value of 10% is used by default; however.

Number of Primary Turns, NP [B74]

The total number of primary turns is an automatically calculated parameter. The number of primary turns is calculated such that the maximum operating flux density BM is kept below the recommended maximum of 3000 Gauss. For low leakage inductance applications, a split primary construction may be used (refer to Primary layers section above for more information on split-primary construction).

Gapped core effective inductance, ALG (nH/t²) [B75]

Used by the transformer vendor to specify the core gap.

Maximum Operating Flux Density, BM (Gauss) [B76]

The maximum operating flux density is a calculated parameter. A limit of 3000 Gauss is recommended for normal operation. This will also control the maximum flux density during start-up and output short-circuit, when the output voltage is low, and with little energy is available to reset the core. The lack of full-reset will cause the transformer flux density rise and staircase above normal levels. The value of 3000 Gauss at the peak current-limit of the selected device, together with the built-in protection features of TinySwitch-4, provides sufficient margin to prevent core saturation under start-up or output short-circuit conditions.

The cycle skipping operating mode used in TinySwitch-4 can generate audible frequency components in the transformer. Following the peak flux density guideline above, and using the standard transformer production technique of dip varnishing, practically eliminates audible noise. A careful evaluation of the audible noise performance should be made using production transformer samples before approving the design. Ceramic capacitors that use dielectrics, such as Z5U, may also generate audible noise when used in clamp circuits. If this is the case, replace with capacitors that have a different dielectric material, a (e.g. polyester film) to help reduce noise.

Maximum Primary Wire Diameter, OD (mm) [B81]

By default, if the override cell is empty, double insulated wire is assumed, and a standard double-coated wire of appropriate diameter is chosen. The grey override cells can be used to input a preferred wire size directly.

The Other Transformer Electrical Parameters That Are Automatically Calculated by the Spreadsheet Includes are:**AC Flux Density for Core Loss Curves, BAC [B77]**

The calculated value is used to estimate power loss in the core.

Relative Permeability of Ungapped Core, ur [B78]

Relative permeability is a constant.

Gap Length, LG [B79]

The recommended gap length is greater than 0.1 mm for manufacturability.

Effective Bobbin Width, BWE [B80]

The effective bobbin width is a known parameter identified when the core bobbin is selected.

Estimated Total Insulation Thickness, INS [B82]

Used in the wire gauge.

Bare Conductor Diameter, DIA [B83]

Used to identify the primary wire gauge that can support the primary current.

Primary Wire Gauge, AWG [B84]

This is rounded to the next standard AWG value.

Bare Conductor Effective Area in Circular Mils, CM [B85]

Identifies the current capacity of the primary windings.

Primary Winding Current Capacity, CMA [B86]

The recommended primary winding current capacity is set in the range -200 < CMA < 500.

To aid the designer in optimizing the transformer design, Figure 11 shows the relationship between parameters. The arrows show the direction of change in other circuit parameters as specified values are increased.

| | | B_M | L_G | CMA |
|----------------|---|----------------------|----------------------|------------|
| L | ↑ | — | — | ↑ |
| N _S | ↑ | ↓ | ↑ | ↓ |
| Core Size | ↑ | ↓ | ↑ | ↑ |

Figure 11. Transformer Parameters Relationship.

Where:

↑, indicates the value Increases.

↓, indicates the value Decreases.

—, indicates No Change.

Key Transformer Secondary-Winding-Related Design**Parameters that are automatically calculated: [B91] – [B95]**

Figure 14 is the section from the spreadsheet that displays transformer secondary design parameters.

Peak Secondary Current, ISP [B91]

Used to determine the secondary RMS current rating and ESR requirements for the output capacitor.

Secondary RMS Current, ISRMS [B92]

This value is used to determine the wire size for the secondary winding and for determining the ripple current rating of the output capacitor.

Output Capacitor RMS Ripple Current, IRIPPLE [B93]

Used in the selection of the output capacitor.

Secondary Bare Conductor Minimum Circular Mils, CMS [B94]

Identifies the current capacity of the wire used for the secondary windings.

Secondary Wire Gauge, AWGS [B95]

This parameter is rounded up to the next larger standard AWG value. The larger wire is necessary to maintain transformer temperature within acceptable limits during continuous short-circuit conditions.

Voltage Stress Parameters: [B99] – [B100]

Figure 15 shows voltage stress parameters on the primary MOSFET and secondary output diode. Both are automatically calculated.

Maximum Drain Voltage Estimate, VDRAIN [B99]

The reflected maximum drain voltage or VDRAIN in the spreadsheet will provide the proper selection of the MOSFET. For derating purposes, the calculated value should be at least 80% to 90% of the maximum Drain voltage of TinySwitch-4 which is 725 V.

Output Rectifier Maximum Peak Inverse Voltage, PIVS**[B100]**

The PIV of the secondary rectifier shown in the spreadsheet will enable appropriate selection of the output diode. To ensure adequate de-rating, the calculated value should be between 80% to 90% of the maximum reverse voltage of the selected rectifier diode.

| CURRENT WAVEFORM SHAPE PARAMETERS | | | | | | |
|-----------------------------------|------|--|------|------|--|---|
| 63 | | | | | | |
| 64 | DMAX | | 0.58 | | | Duty Ratio at full load, minimum primary inductance and minimum input voltage |
| 65 | IAVG | | 0.20 | Amps | | Average Primary Current |
| 66 | IP | | 0.51 | Amps | | Minimum Peak Primary Current |
| 67 | IR | | 0.39 | Amps | | Primary Ripple Current |
| 68 | IRMS | | 0.29 | Amps | | Primary RMS Current |

Figure 12. Current Waveform Shape Parameters.

| TRANSFORMER PRIMARY DESIGN PARAMETERS | | | | | | |
|---------------------------------------|--------------|----|-------|-----------|--|--|
| 71 | | | | | | |
| 72 | LP | | 861 | uHenries | | Typical Primary Inductance. +/- 10% to ensure a minimum primary inductance of 774 uH |
| 73 | LP_TOLERANCE | 10 | 10 | % | | Primary inductance tolerance |
| 74 | NP | | 90 | | | Primary Winding Number of Turns |
| 75 | ALG | | 105 | nH/T^2 | | Gapped Core Effective Inductance |
| 76 | BM | | 2918 | Gauss | | Maximum Operating Flux Density, BM<3100 is recommended |
| 77 | BAC | | 1099 | Gauss | | AC Flux Density for Core Loss Curves (0.5 X Peak to Peak) |
| 78 | ur | | 1654 | | | Relative Permeability of Ungapped Core |
| 79 | LG | | 0.21 | mm | | Gap Length (Lg > 0.1 mm) |
| 80 | BWE | | 25.8 | mm | | Effective Bobbin Width |
| 81 | OD | | 0.286 | mm | | Maximum Primary Wire Diameter including insulation |
| 82 | INS | | 0.05 | mm | | Estimated Total Insulation Thickness (= 2 * film thickness) |
| 83 | DIA | | 0.23 | mm | | Bare conductor diameter |
| 84 | AWG | | 31 | AWG | | Primary Wire Gauge (Rounded to next smaller standard AWG value) |
| 85 | CM | | 81 | Cmils | | Bare conductor effective area in circular mils |
| 86 | CMA | | 274 | Cmils/Amp | | Primary Winding Current Capacity (200 < CMA < 500) |

Figure 13. Transformer Primary Design Parameters Section of Design Spreadsheet.

| TRANSFORMER SECONDARY DESIGN PARAMETERS | | | | | | |
|---|-------------------|--|------|-------|--|---|
| 89 | | | | | | |
| 90 | Lumped parameters | | | | | |
| 91 | ISP | | 3.85 | Amps | | Peak Secondary Current |
| 92 | ISRMS | | 1.90 | Amps | | Secondary RMS Current |
| 93 | IRIPPLE | | 1.62 | Amps | | Output Capacitor RMS Ripple Current |
| 94 | CMS | | 381 | Cmils | | Secondary Bare Conductor minimum circular mils |
| 95 | AWGS | | 24 | AWG | | Secondary Wire Gauge (Rounded up to next larger standard AWG value) |

Figure 14. Transformer Secondary Design Parameters Section of Design Spreadsheet.

Step 7 – Multiple Output Parameters [B103] – [B156]

This section allows the user to select up to three secondary outputs (not including the bias supply) and will help in the selection of secondary rectifier diodes for each output. The spreadsheet will also provide a warning if the combined output power exceeds the value in the POUT cell.

For single output design, cells VO1, IO1 and PO1 will be the main output parameters entered in Step 1. Figure 16 displays the multiple output parameters shown in the spreadsheet. Figure 17 shows how to indicate that an output is negative.

The Spreadsheet Also Calculates the Critical Electrical Parameters for Each Secondary Output:**Number of Turns for Output, NS**

- Secondary turns are calculated for each output. NS1 is for the main output which is equivalent to the calculated or desired secondary number turns shown in cell [B55].

RMS Current of the Secondary Output, ISRMS (A)

- Used to determine the size of the winding wire for each secondary and determine the ripple current at the output capacitor.

Current Ripple on the Secondary, IRIPPLE (A)

- This parameter will help the designer select the appropriate output filter capacitor for each output.

Secondary Rectifier Maximum Peak Inverse Voltage, PIVS (V)

- This parameter, provided for each output will help the user select the appropriate voltage rating for each rectifier diode.

Additional information for the magnetic wire are also given:

**Secondary Winding Conductor Bare Diameter CMS (Cmils)
Secondary Wire Gauge AWGS (AWG)****Minimum Secondary Bare Conductor Diameter DIAS (mm)****Maximum Secondary Outside Diameter for Triple Insulated Wire ODS (mm)**

| VOLTAGE STRESS PARAMETERS | | | | | | |
|---------------------------|--------|--|--|-----|-------|--|
| 98 | | | | | | |
| 99 | VDRAIN | | | 596 | Volts | Maximum Drain Voltage Estimate (Assumes 20% zener clamp tolerance and an additional 10% temperature tolerance) |
| 100 | PIVS | | | 62 | Volts | Output Rectifier Maximum Peak Inverse Voltage |
| 101 | | | | | | |
| 102 | | | | | | |

Figure 15. Voltage Stress Parameters: Drain-to-Source of the Primary MOSFET and Secondary Output Diode Voltage Stress.

| | | | | | |
|-----|---|-------|------------------|-------|---|
| 103 | TRANSFORMER SECONDARY DESIGN PARAMETERS (MULTIPLE OUTPUTS) | | | | |
| 104 | | | | | |
| 105 | 1st output | | | | |
| 106 | VO1 | 12.00 | 12.00 | Volts | Main Output Voltage (if unused, defaults to single output design) |
| 107 | IO1 | 1.00 | 1.00 | Amps | Output DC Current |
| 108 | PO1 | | 12 | Watts | Output Power |
| 109 | VD1 | | 0.70 | Volts | Output Diode Forward Voltage Drop |
| 110 | NS1 | | 12.00 | | Output Winding Number of Turns |
| 111 | ISRMS1 | | 1.903 | Amps | Output Winding RMS Current |
| 112 | IRIPPLE1 | | 1.62 | Amps | Output Capacitor RMS Ripple Current |
| 113 | PIVS1 | | 62 | Volts | Output Rectifier Maximum Peak Inverse Voltage |
| 114 | Recommended Diodes | | 1N5820, SB320 | | Recommended Diodes for this output |
| 115 | CMS1 | | 381 | Cmils | Output Winding Bare Conductor minimum circular mils |
| 116 | AWGS1 | | 24 | AWG | Wire Gauge (Rounded up to next larger standard AWG value) |
| 117 | DIAS1 | | 0.51 | mm | Minimum Bare Conductor Diameter |
| 118 | ODS1 | | 0.72 | mm | Maximum Outside Diameter for Triple Insulated Wire |
| 119 | | | | | |
| 120 | | | | | |
| 121 | 2nd output | | | | |
| 122 | VO2 | | | Volts | Output Voltage |
| 123 | IO2 | | | Amps | Output DC Current |
| 124 | PO2 | | 0 | Watts | Output Power |
| 125 | VD2 | | 0.70 | Volts | Output Diode Forward Voltage Drop |
| 126 | NS2 | | 0.66 | | Output Winding Number of Turns |
| 127 | ISRMS2 | | 0 | Amps | Output Winding RMS Current |
| 128 | IRIPPLE2 | | 0.00 | Amps | Output Capacitor RMS Ripple Current |
| 129 | PIVS2 | | 3 | Volts | Output Rectifier Maximum Peak Inverse Voltage |
| 130 | Recommended Diode | | | | Recommended Diodes for this output |
| 131 | CMS2 | | 0 | Cmils | Output Winding Bare Conductor minimum circular mils |

Figure 16. Transformer Secondary Design Parameters for the Multiple-Outputs Section of the Design Spreadsheet.

| | | | | | | |
|-----|-------------------|--|--|------|-------|---|
| 132 | AWGS2 | | | N/A | AWG | Wire Gauge (Rounded up to next larger standard AWG value) |
| 133 | DIAS2 | | | N/A | mm | Minimum Bare Conductor Diameter |
| 134 | ODS2 | | | N/A | mm | Maximum Outside Diameter for Triple Insulated Wire |
| 135 | | | | | | |
| 136 | | | | | | |
| 137 | 3rd output | | | | | |
| 138 | VO3 | | | | Volts | Output Voltage |
| 139 | IO3 | | | | Amps | Output DC Current |
| 140 | PO3 | | | 0 | Watts | Output Power |
| 141 | VD3 | | | 0.70 | Volts | Output Diode Forward Voltage Drop |
| 142 | NS3 | | | 0.66 | | Output Winding Number of Turns |
| 143 | ISRMS3 | | | 0 | Amps | Output Winding RMS Current |
| 144 | IRIPPLE3 | | | 0.00 | Amps | Output Capacitor RMS Ripple Current |
| 145 | PIVS3 | | | 3 | Volts | Output Rectifier Maximum Peak Inverse Voltage |
| 146 | Recommended Diode | | | | | Recommended Diodes for this output |
| 147 | CMS3 | | | 0 | Cmils | Output Winding Bare Conductor minimum circular mils |
| 148 | AWGS3 | | | N/A | AWG | Wire Gauge (Rounded up to next larger standard AWG value) |
| 149 | DIAS3 | | | N/A | mm | Minimum Bare Conductor Diameter |
| 150 | ODS3 | | | N/A | mm | Maximum Outside Diameter for Triple Insulated Wire |

Figure 16 (cont.) Transformer Secondary Design Parameters for Multiple-Outputs Section of Design Spreadsheet.

| | | | | | | |
|-----|-----------------|-----|--|-----|-------|--|
| 154 | Total power | | | 12 | Watts | Total Output Power |
| 155 | | | | | | |
| 156 | Negative Output | N/A | | N/A | | If negative output exists enter Output number; eg: If VO2 is negative output, enter 2 |

Figure 17. Negative Output Section of Design Spreadsheet, is Used to Indicate an Output that is Negative with Respect to the Main Output.

Step 8 – Selection of TinySwitch-4 External Components

BYPASS/MULTI-FUNCTION Pin Capacitor

The capacitor connected to the BYPASS/MULTI-FUNCTION pin is used for both local supply decoupling and selection of one of the three current limit levels for the TinySwitch-4 device.

A value of 0.1 μF selects Standard current limit (I_{LIMIT}), 1 μF selects Reduced current limit ($I_{\text{LIMIT-1}}$) and 10 μF selects Increased current limit ($I_{\text{LIMIT+1}}$).

For flexibility in device selection, the current limit values overlaps between adjacent family members as shown on Figure 18. For TNY285 to TNY290, a 1 μF BP/M pin capacitor will select a lower current limit equal to the standard current limit of the next smaller device and a 10 μF BP/M pin capacitor will select a higher current limit equal to the standard current limit of the next larger device. This means that moving from one family member to the next only requires a simple capacitor change. The TNY284 MOSFET does not have an increased current limit.

Operating in $I_{\text{LIMIT+1}}$ increases the output power capability without requiring a larger TinySwitch-4 device. Depending on the output power profile, additional heat sinking may be required.

Operating in $I_{\text{LIMIT-1}}$ decreases output power from a given device, reducing dissipation and increasing efficiency.

| Device | Current Limit (mA) | | |
|---------|---|--|--|
| | BP/M CAP 1 μF $I_{\text{LIMIT(RED)}}$ | BP/M CAP 0.1 μF I_{LIMIT} | BP/M CAP 10 μF $I_{\text{LIMIT(INC)}}$ |
| TNY284* | 210 | 250 | 210 |
| TNY285 | 250 | 275 | 350 |
| TNY286 | 275 | 350 | 450 |
| TNY287 | 350 | 450 | 550 |
| TNY288 | 450 | 550 | 650 |
| TNY289 | 550 | 650 | 750 |
| TNY290 | 650 | 750 | 850 |

Figure 18. Adjacent Devices Current Limit Values Overlap.

- *250 mA is the maximum current limit of the TNY284. All BP/M capacitor values $\geq 1 \mu\text{F}$ select $I_{\text{LIMIT(RED)}}$.
- TNY285 to TNY290, $I_{\text{LIMIT(RED)}}$ equals the standard I_{LIMIT} of the next smaller device.
- $I_{\text{LIMIT(INC)}}$ equals the standard I_{LIMIT} of the next larger device.
- This feature makes it easy to optimize device size and current limit by simply changing the value of the PB/M capacitor.
- $I_{\text{LIMIT(INC)}}$ = highest power solution.
- $I_{\text{LIMIT(RED)}}$ = highest efficiency.
- Enables same supply to be used in applications with different ambient temperatures.

If a 0.1 μF bypass capacitor has been selected it should be a high frequency ceramic type (e.g. with X7R dielectric). It must be placed directly across BP/M and SOURCE pins to noise from entering the BYPASS pins.

If a 1 μF or 10 μF bypass capacitor is selected, it is recommended that a 0.1 μF filter capacitor be placed between the BP/M and SOURCE pins for high frequency decoupling.

To ensure correct current limit, it is recommended that only capacitors with nominal values of 0.1 μF / 1 μF / 10 μF be used. In addition, the BP/M capacitor tolerance across the ambient temperature range of the target application should be closer than the limits indicated in Table 6. All though electrolytic capacitors can be used; surface mount multi-layer ceramic capacitors are often preferred for use with double sided boards as they enable the capacitor to be placed close to the IC. A surface mount multi-layer ceramic X7R capacitor rated for 10 V in an 0805 size package is recommended. Figure 19 (TDK MLCC DC Bias Characteristic Curve) shows the graph for capacitance change versus applied voltage. This is shown for a nominal capacitor value of 4.7 μF for both X7R and X5R dielectrics, with different package sizes and voltage rating.

| Nominal PRIMARY BYPASS Pin Capacitor | Tolerance Relative to Nominal Capacitor Value | |
|--|--|-------|
| 0.1 μF | -60% | +100% |
| 1 μF | -50% | +100% |
| 10 μF | -50% | N/A |

Table 6. BP/M Pin Capacitor Tolerance Value.




Figure 19. 4.7 μF (X7R and X5R Type) Capacitance Change vs. Applied Voltage.

Selection of Undervoltage Components

Line undervoltage prevents the power supply from starting until the input voltage is above a set level. During power-up or when switching of the power MOSFET is disabled in auto-restart, the current into the EN/UV pin must exceed 25 μA to initiate switching. As a resistor from the DC rail to the EN/UV pin is used to sense the input voltage, the supply voltage that causes the current into the EN/UV to exceed 25 μA defines the undervoltage threshold. During power-up (and while the line undervoltage condition is still in place) the voltage at the BP/M pin is held at 4.9 V. When the line undervoltage lock-out is released the BYPASS or BP/M pin voltage will rise from 4.9 V to 5.85 V. Figure 20 illustrates the start-up sequence with a resistor connected between the positive input rail (typically connected at the input capacitor) and the EN/UV pin of the TinySwitch device.

The line undervoltage circuit determines when no external resistor is connected to the ENABLE/UNDERVOLTAGE pin by measuring input current to the pin. Less than $\sim 2 \mu\text{A}$ into the pin is interpreted as no sense resistor connected. In this case the line undervoltage function is disabled.

As a guide, the following equations can be used to calculate the undervoltage sense resistance and corresponding undervoltage point.

V_{EN} and I_{EN} are from TinySwitch-4 data sheet.

$V_{EN} = 2.2 \text{ V}_{TYP}$ and $I_{EN} = 25 \mu\text{A}$

V_{UV} is the equivalent DC input undervoltage point.

For example: At universal input, V_{UV} is typically set at 100 V. Using the R_{UV} equation, in this case yields a sense resistor value of $3.9 \text{ M}\Omega$. Similarly, for high-line input of 230 VAC, V_{UV} is set at 200 V yielding an R_{UV} of $8.2 \text{ M}\Omega$.

The Line Undervoltage (V_{LUV}) and the equivalent AC input undervoltage are related as described below:

$$V_{LUV} = \frac{V_{UV}}{\sqrt{2}}$$




Figure 20. EN/UV Schematic and Start-up Waveforms with a UV.

The sense resistor chain should be rated above 400 V, generally requiring either a single 0.5 W, two 0.25 W or three 0.125 W (0805) resistors connected in series.

Selection of Primary Clamp Components

Described in this section are three commonly used primary clamp configurations; RCD, Zener clamp and Zener bleed (RCD with Zener) configurations. Each clamp circuit is discussed in details with design guidelines and best practices to aid the engineers to properly select the correct clamp configuration and its components for their design. Figure 21 shows the comparison of the circuit and power dissipation of the Zener diode for Zener Clamp and RCDZ configuration. And Figure 22 shows primary clamp circuits arrangement of RCD and RCDZ. While Table 9 states the relative benefits of each clamp circuits.

Key Design Points Primary Clamp Circuit Optimization:

- Minimize leakage inductance, completely fill each winding layer of the transformer. Following the assumption of leakage inductance or L_{LK} to be less than 3% of primary inductance (L_p) is a good starting point for the calculation of primary clamp parameters, but the best practice is to measure the leakage inductance of the transformer sample.
- Optimize the value of snubber resistor in the RCD clamp to further reduce power losses meeting the following conditions: 1. The EMI performance is not compromised, and 2. Enough drain voltage margin for the internal MOSFET (BV_{DSS}), typically set in the range of 80% to 90% of BV_{DSS} under worst-case conditions (maximum input voltage, maximum overload power or output short-circuit). If sufficient margin is needed for efficiency and no-load input power, other primary clamp configurations such as Zener clamp or Zener bleed (RCD+Z) configurations are options.
- Minimize clamp losses by optimizing the reflected voltage (VOR) value.
- Minimizing inter-winding capacitance by following proper layout and transformer construction such as maintaining a tightly coupled loop between the primary snubber and windings and putting layers of tape between each primary winding.

RCD Clamp Configurations

RCD is for applications where lowest cost and EMI are most important. This is the most commonly used clamp circuit in low power supply application. Figure 22 shows the circuit using RCD clamp.

In RCD Clamp circuit of Figure 22, the clamp diode, D_{CLAMP} must be a standard recovery glass-passivated type or a fast recovery diode with a reverse recovery time of $\leq 2 \mu\text{s}$. The use of standard recovery glass passivated diodes allows recovery of some of the clamp energy in each switching cycle and helps improve average efficiency. The diode conducts momentarily each time the MOSFET inside TinySwitch-4 turns off and energy from the leakage reactance is transferred to the clamp capacitor C_{CLAMP} . Resistor R_{DAMP} , which is in the series path, offers damping preventing excessive ringing due to resonance between the leakage reactance and the clamp capacitor C_{CLAMP} . Damping the ringing reduces the EMI, and R_{DAMP} typical value is in the range of 22Ω to 100Ω . Resistor R_{CLAMP} bleeds-off energy stored inside the capacitor C_{CLAMP} . Power supplies using different TinySwitch-4 devices in the family will have different peak primary current, leakage inductances and therefore leakage energy. Capacitor C_{CLAMP} and resistors R_{CLAMP} and R_{DAMP} must therefore be optimized for each design. As a general rule it is advisable to minimize the value of capacitor C_{CLAMP} and maximize the value of resistors R_{CLAMP} and R_{DAMP} , while still meeting BV_{DSS} limit at highest input voltage and full load. The value of R_{DAMP} should be high enough to damp the ringing in the required time, but must not be so large as to cause the drain voltage to exceed 80% to 90% of BV_{DSS} (depends on derating requirements). Note that The BV_{DSS} of TinySwitch-4 devices is at 725 V.

A ceramic capacitor that uses a dielectric such as Z5U when used in clamp circuit for C_{CLAMP} may generate audible noise, so a polyester film type or a ceramic capacitor with X7R as a dielectric, 1 kV rating, 1206 size are commonly used.

Recommended for clamp diode D_{CLAMP} is a 1N4007G, a glass passivated version of standard 1N4007 diode. This diode has a reverse recovery time of $2 \mu\text{s}$. If unavailable, a fast diode such as FR107G or FR106G may be used instead.

As a guide the following equations can be used to calculate RCD component values:

$$R_{SN} = \left[\frac{V_c^2}{\frac{1}{2} L_{IK} \times I_{PK}^2 \times \frac{V_c \times F_s}{V_c - V_{OR}}} \right]$$

$$C_S = \frac{V_c}{RSN1 \times F_s \times dV_{CSN}}$$

$$R_S = \left(\frac{L_{IK}}{C_{SN}} \right)^{\frac{1}{2}}$$

Where:

V_c or V_{CLAMP} is the voltage across the clamp circuit.

I_{PK} is the peak switching current.

F_s is the switching frequency.

L_{IK} is the leakage inductance which is measured from the actual transformer sample.

V_{OR} is the reflected output voltage.

dV_{CSN} is the maximum ripple voltage across the clamp capacitor which is typically 10% of the clamp voltage.

For example:

$V_c = 150$ V, $F_s = 124$ kHz, $I_{PK} = 0.6$ A, $V_{OR} = 95$ V, $L_{IK} = 5$ μ H and $dV_{SN} = 15$ V

The following values are the results by applying the equations above:

$R_{CLAMP} = 86.02$ k Ω , $C_{CLAMP} = 1.09$ nF, $R_{DAMP} = 67.7$ Ω

Estimate Power Dissipation on R_{CLAMP} :

$$PR_{CLAMP} = \frac{V^2 C_{CLAMP}}{R_{CLAMP}}$$

Measure the voltage across C_{CLAMP} at full load and low line using DMM.

Zener Clamp Configurations

RCD clamp is the simplest way to snub the primary drain MOSFET voltage. However, with an RCD clamp, the light load losses suffer from continuous power dissipation and gives higher input power at no-load. If no-load and light load losses are an issue, consider a snubber using Zener clamp configuration (Figure 21), which only dissipates power when it is needed. This configuration is much more effective in clamping the leakage energy during start-up transients. The nominal value of Zener clamp voltage V_{CLM} needs to be 50% greater than the reflected voltage so that the Zener clamps only the leakage energy and does not impede the switch-over of current from primary to the secondary. Experimental measurements show that this voltage margin is needed for the secondary current to be quickly established through the leakage inductance. Lower clamp voltage should not be used because part of the stored energy in the core would be delivered to the Zener which increases its dissipation. The clamp voltage V_{CLM} at high current and high temperature can be much higher. Experimental data shows that the V_{CLM} can be as high as 40% above V_{CLO} .

$$V_{CLM} = 1.4 \times V_{CLO}$$

In addition, with the blocking diode in series with the Zener, a voltage spike of 20 V is added due to the forward recovery of the diode. The resistor in series R_s serves to dampen the ringing. Even though the average power dissipation in the clamp is low, the pulse power dissipation in the Zener is high. The high stress and power requires the use of a transient voltage suppressor (TVS) part from the P6KE series, which should be appropriately selected with sufficient derating. Table 7 provides recommended Zener or TVS diode and the blocking diode used in Zener Clamp configuration at different input voltage.

| Power Voltage (VAC) | Zener Voltage, V_{CLO} (V) | TVS | Diode |
|---------------------|------------------------------|---------|-----------------------------|
| 100/115 | 90 | P6KE91 | FR107, 1N4937, UF4005 |
| 85 – 265 | 200 | P6KE200 | FR107, 1N4937, UF4005 |
| 230 | 200 | P6KE200 | FR107, 1N4937, UF4005 |

Table 7. TVS and Diode Recommendation for Zener Clamp.

RCDZ Clamp (Zener Bleed) Configuration

The goal of the primary clamp design is to reduce the drain node ringing as well as limiting the peak drain voltage and minimizing the dissipation for high efficiency and low no-load input power consumption. In order to meet all these goals, a RCDZ Clamp or Zener Bleed (Figure 21) configuration is an option. This is an RCD clamp where the resistor is replaced by the series combination of a resistor R_{CLAMP} and low power Zener (VR_{CLAMP}). The addition of the Zener prevents the clamp capacitor (C_{CLAMP}) from being discharged below the Zener voltage rating at light or no-load that would normally occur with a standard RCD clamp. This improves light load efficiency and reduces no load input power. The instantaneous current through VR_{CLAMP} is limited by R_{CLAMP} allowing a standard low cost, low power Zener as opposed to a transient voltage suppressor type.

The value of VR_{CLAMP} is typically set at 0% – 20% above the value of the reflected voltage. Table 8 listed some of the recommended Zener diode components.

The value of C_{CLAMP} is typically 1 nF for converters under 10 W and 10 nF for designs above 10 W.

The value of R_{CLAMP} was selected to discharge C_{CLAMP} to the value of VR_{CLAMP} . R_{CLAMP} is typically 2 k Ω to 20 k Ω , adjusted such that the voltage on C_{CLAMP} is approximately $V_{OR} \times 1.5$. The voltage rating of D_{CLAMP} should be the next standard value above $V_{OR} + 10$ V. In designs with higher transformer leakage inductance the value of R_{CLAMP} may need to be increased to keep the dissipation of VR_{CLAMP} acceptable.

To prevent high frequency ringing D_{CLAMP} was selected as a standard recovery diode versus a fast or ultrafast type. Standard diode with part number 1N4007GP from Vishay is recommended. If not available 1N4937, RS1J, FR106G and FR107G are also an option.

R_{DAMP} acts to dampen the ringing at the drain voltage, the value being chosen to dampen the ringing to an acceptable level while keeping the peak drain voltage below the BV_{DSS} of the internal MOSFET. Recommended range is 47 Ω to 330 Ω with a typical value of 100 Ω .

| Zener Part Number | Voltage Rating |
|----------------------|----------------|
| 1N5270B – IN5275B | 91 V – 140 V |
| BZG03C91 – BZG03C150 | 91 V – 150 V |

Table 8. Recommended Zener Diode for R2CDZ Clamp Configuration.

Primary Clamp Configurations Comparison

The RCD clamp aside from the simplicity, it provides the lowest cost with the best performance in attenuating the EMI noise as compared to the other two clamp configurations. However, the circuit simplicity has its drawbacks, RCD snubber can lead to a significant increase in no-load input power (see comparison in Figure 23), it has the lowest light load efficiency and poor light and no-load regulation if preload is not present. The RCD clamp may also cause of oscillation at light load if the components within the snubber are not properly selected.

Figure 21 shows the comparison of the circuit and power dissipation between RCDZ or Zener Bleed (left column) and Zener Clamp (right column). The Zener Bleed is actually a configuration that combines the RCD clamp and the Zener diode, wherein the R_{CLAMP} is in series with the Zener while the capacitor C_{CLAMP} is in parallel with that series combination. While in Zener Clamp, the resistor in series with the Zener and the parallel capacitor is not present. Both clamp circuits are shown on Figure 21. Therefore, in Zener clamp configuration, the

Zener dissipates all the power and is subjected to peak currents close to the primary current. Even though the average power dissipation in clamp is low, the pulse power dissipation is high. This high stress and power requires the use of a transient voltage suppressor (TVS) part from the P6KE series, which should be appropriately selected with sufficient derating. Unlike the Zener (TVS) clamp, the Zener Bleed circuit has a soft-knee which results in a non-linear increase in the load across the clamp capacitor. This reduces the peak current and lowers the pulse power dissipation in the Zener, thereby ensuring low Zener stress. Typically, in the Zener Bleed configuration, the peak current is limited by the series resistor to tens of mA. The much lower stress on the Zener allows the use of low-cost 1 W components as opposed to TVS types and removes reliability concerns due to operating the Zener close to its maximum rating.

As shown on Figure 21, the power dissipation in the Zener used in the Zener Bleed circuit, is considerably lower than the peak power dissipated in a Zener (TVS) clamp type circuit.




Figure 21. Comparison Between Zener Bleed (RCDZ) and Zener Clamp.

With an RCD clamp and operation at light load or no-load, the voltage of C_{CLAMP} discharges below the value of V_{OR} . When the next flyback cycle occurs, the primary clamp circuit now appears as a load, the voltage of C_{CLAMP} must exceed the value of V_{OR} before the output diode and bias diode will conduct. This loading effect causes the output voltage sampled via the bias winding to appear low and therefore the control loop responds and the output voltage rises above the correct value. This error might cause burst of pulses as the bias on C_{CLAMP} changes erratically depending on operating frequency.

At higher load the RCD clamp allows the leakage spike amplitude to become significantly higher causing more ringing on the primary and feedback winding which may cause oscillation due to the variation in the sampled voltage. As opposed to the RCD clamp, the Zener Bleed circuit ensures that there is virtually no load across the clamp capacitor once it is discharged to a level below the rated Zener voltage. This non-linearity provides excellent regulation from a PSR converter since it allows the bias winding and primary winding voltages to track the secondary output voltage even at light-load.

Shown in Figure 23 the comparison of the input power consumption using RCD and Zener Bleed primary clamp. A significant decrease of input power when a Zener Bleed (RCDZ) is implemented as primary clamp circuit.

As can be seen in the output voltage regulation from Figure 24, the RCD snubber also causes the output to rise outside of regulation limits at light load for the same preload condition. Solving this requires a heavier preload resistor which further increases no-load input power.

Finally, the RCDZ clamp shown on Figure 22 can be optimized to minimize the ringing on the feedback winding flyback pulse. The damping resistor R_{DAMP} value has a strong effect on the amount of ringing that develops on the feedback winding as can be seen in the two cases below. Notice at the MOSFET turn-off edge how strongly the feedback winding waveform follows the primary winding qualitatively.




Figure 22. Primary Clamp Arrangement: RCD and RCDZ (Zener Bleed).




Figure 23. Comparison of Input Power for 30 W Adapter Using RCD and RCDZ.




Figure 24. Comparison of Regulation for 30 W Adapter Using RCD and RCDZ Clamp.

Primary Clamp Circuit

| Benefits | RCD | Zener | RCDZ |
|-----------------------|------|--------|--------|
| Component Cost | Low | Medium | High |
| No-Load Input Power | High | Low | Medium |
| Light-Load Efficiency | Low | High | Medium |
| EMI Response | High | Low | Medium |

Table 9. Comparison Benefits of Primary Clamp Circuits.

External Bias Supply Components

TinySwitch-4 has an internal (5.85 V) regulator that charges the bypass capacitor connected to the BP/M pin to 5.85 V by drawing a current from the voltage on the Drain pin whenever the MOSFET is off. The BYPASS/MULTI-FUNCTION pin is the internal supply voltage node. When the MOSFET is on, the device operates from the energy stored in the bypass capacitor. Figures 25 and 26 illustrates the charging of the BP/M pin capacitor and starts of switching the MOSFET. Extremely low power consumption of the internal circuitry allows TinySwitch-4 to operate continuously from current it takes from the DRAIN pin. A bypass capacitor value of 0.1 μ F is sufficient for both high frequency decoupling and energy storage.

In addition, there is a shunt regulator clamping the BYPASS MULTI-FUNCTION pin at 6.4 V when current is provided to the BYPASS/MULTI-FUNCTION pin through an external resistor (R_{BIAS} , see Figure 28). This facilitates powering of TinySwitch-4 externally through a bias winding to decrease the no-load consumption to well below 50 mW.




Figure 25. Charging the BP/M Pin Capacitor.




Figure 26. Illustrating the Start of MOSFET Switching.

Figure 27 shows the TinySwitch-4 start-up waveforms with the BYPASS pin voltage enabled as it reaches 5.85 V before TinySwitch switching cycles.




Figure 27. TinySwitch-4 Start-Up Waveform.

IC Bias Current

During normal operation, TinySwitch-4 must have an external supply current (I_{BIAS}) equal to $I_{S2(MAX)} + |I_{DIS(MAX)}|$. In Figure 28, resistor R_{BIAS} provides this current from the bias voltage across C_{BIAS} . As switching frequency can be low during light or no load conditions, to prevent excessive voltage droop an electrolytic capacitor with a value $\geq \mu\text{F}$ (depends on the bias voltage) and rated above the maximum bias voltage is implemented.

$$\frac{V_{BIAS} - V_{BP/M}}{R_{BIAS}}, I_{BIAS} > I_{S2_MAX} + |I_{DIS_MAX}|$$

Where,

I_{BIAS} is the external supply current of the IC during normal operation.
 V_{BIAS} is the external supply voltage of the IC, that is generated by the bias winding.

$V_{BP/M}$ is the BP/M pin voltage from the datasheet.

$I_{S2(MAX)}$ is the maximum Drain supply current of the IC from the data sheet (I_{S2}).

$I_{DIS(MAX)}$ is the maximum upper turn-off threshold current of EN/UV pin from the datasheet (I_{DIS}).

The value of bias resistor R_{BIAS} in the schematic of Figure 28 together with the bias voltage must be optimized to meet the no-load consumption requirements as well as the TinySwitch IC supply current.

No-Load Consumption

For lower no-load input power consumption, the bias winding may also be used to supply the TinySwitch-4 device. From Figure 28, Resistor R_{BIAS} feeds current into the BYPASS/MULTI-FUNCTIONAL (BP/M) pin, inhibiting the internal high-voltage current source that normally maintains the BYPASS/MULTI-FUNCTIONAL pin capacitor voltage (C_{BP}) during the internal MOSFET off time. This reduces the no-load input power consumption below 50 mW especially at high-line input, where it is highest. To achieve this such low input power, there are key factors to be optimized, the external bias supply voltage, choice of bias filter capacitor and bias resistor value. Select the value of the bias resistor to provide the datasheet Drain supply current (I_{S2}). In practice, due to the reduction of the bias voltage at light load, start with a value equal to 40% greater than the data sheet maximum current, and then increase the value of the resistor to give the lowest no-load consumption.

Optimization of bias output voltage is also key to keep the no-load input power across line input especially at high-line. As a rule-of-thumb, the minimum bias voltage at no-load condition should be 7 V, this gives enough headroom to supply current to the BP pin of the IC.

Depending on the bias winding voltage, it is recommended that a 1 μF to 10 μF capacitance is used for the bias winding output filter capacitor (C_{BIAS}) to prevent excessive droop during light or no-load conditions. A low ESR electrolytic capacitor is recommended as it reduced no-load input power and rated above maximum bias voltage. Ultrafast diodes are recommended for the bias winding rectifier to likewise reduce no-load power consumption.




Figure 28. TinySwitch-4 with the Bias Winding.

Output Overvoltage Shutdown

The latching shutdown feature can be used to protect the load from a catastrophic open loop fault, such as failure of the optocoupler.

The design implements the PI's proprietary primary overvoltage sensing via the bias winding voltage during MOSFET off time. To trigger the latching shutdown feature of TinySwitch-4, a current (I_{SD}) > 6.5 mA must flow into the BP/M pin. This can be achieved by sensing the bias winding voltage. In Figure 29, the bias voltage across C_5 is typically 22 V. During an open loop condition, the bias voltage will rise in proportion to the output voltage. Once this rises above the sum of the maximum BP/M pin voltage (6.3 $V_{BP(MAX)}$) and the breakdown voltage of the Zener diode, VR1 (for example a 28 V Zener), then current will flow into the BP/M pin. When this exceeds ISD, then the part will latch off. To reset the latch, either the EN/UV pin current must fall below the UV threshold typical current (25 μA), or the BP/M pin voltage falls below 4.9 V. Typically, this would occur after the AC input is removed, and the input bulk capacitor discharges. In designs where a faster reset is required, then a separate AC sense circuit can be used to feed the EN/UV pin. Shown on Figure 29 is the schematic with OVP implementation.




Figure 29. External Schematic Showing Implementation of OV Shutdown and External Bias Circuit.

Selecting the Zener diode (VR1) voltage to be approximately 6 V above the bias winding voltage gives good OVP performance for most designs, but can be adjusted to compensate for variations in leakage inductance. Adding additional filtering can be achieved by inserting a low value ($10\ \Omega$ to $47\ \Omega$) resistor in series with the bias winding diode and/or OVP Zener as shown by R3 in figure 29.

Primary Sense OVP Guidelines:

- $V_B \approx V_{OUT} \times N_B/N_S$: High bias voltage improves accuracy by reducing the effect of the leakage inductance. Works well within bias voltage range of 12 V to 22 V. N_B is the number of turns of bias winding and N_S is the number of turns of the secondary winding.
- Zener Voltage (VR1), $VR_{OVP} > V_B + V_{BP(MAX)}$
Where $V_{BP(MAX)} = 6.3\text{ V}$ (from the data sheet).
- R3 filters the leakage spike. Recommended value is from $10\ \Omega$ to $47\ \Omega$.
- Verify that OVP does not falsely trigger: Test at low-line at maximum load where leakage energy is highest. Perform start-up at highest line, no-load, where output overshoot is at maximum.

Step 9 – Select Output Rectifier Diode

For each output, use the values of peak inverse voltage (PIVS) and output current (IO) provided in the design spreadsheet to select the output diode's voltage rating (VR's). Table 8 shows some commonly available types.

$VR \geq 1.25 \times PIVS$: where PIVS is taken from the Voltage Stress Parameters section of the spreadsheet and Transformer Secondary Design Parameters (Multiple Outputs).

$ID \geq 2 \times IO$: where ID is the diode rated DC current, and IO is the average output current. Depending on the temperature rise and the duration of the peak load condition, it may be necessary to increase the diode current rating once a prototype has been built. This also applies to the amount of heat sinking necessary. Table 10 provides recommended part numbers for output rectifiers.

| Part Number | IF _{AVE} (A) | VR (V) | Type |
|----------------------|-----------------------|-----------|-----------|
| SB120 – SB160 | 1 | 20 – 60 | SCHOTTKY |
| SB120 – SB1100 | 1 | 20 – 100 | SCHOTTKY |
| 1N5820 – 1N5822 | 3 | 20 – 40 | SCHOTTKY |
| SB320 – SB360 | 3 | 20 – 60 | SCHOTTKY |
| STPS3150 | 3 | 150 | SCHOTTKY |
| SB540 – SB560 | 5 | 40 – 60 | SCHOTTKY |
| VS-6TQ035 – 6TQ045 | 6 | 35 – 45 | SCHOTTKY |
| MBR745 – MBR760 | 7.5 | 45 – 60 | SCHOTTKY |
| VS-90SQ30 – 90SQ45 | 9 | 30 – 45 | SCHOTTKY |
| MBR1035 – MBR10200 | 10 | 50 - 200 | SCHOTTKY |
| UF4001 – UF4003 | 1 | 100 – 300 | ULTRAFAST |
| ES2A – ES2D | 2 | 50 – 200 | ULTRAFAST |
| UF5401 – UF5403 | 3 | 100 – 300 | ULTRAFAST |
| BYV28-50 – BYV28-100 | 3.5 | 50 – 200 | ULTRAFAST |
| VS-MURB820PbF | 8 | 200 | ULTRAFAST |
| LQAQOT300 | 10 | 300 | ULTRAFAST |

Table 10. Recommended Diodes Suitable for Output Rectifier.

Step 10 – Select Output Capacitor

A low ESR electrolytic capacitors is one of the key parameters in smoothing the output ripple voltage. Other parameters to be considered for their selection are the RMS ripple current rating, DC working voltage and ESR. The actual capacitance value is of secondary importance.

Consideration for selection of output capacitor:

- Capacitor ripple current is specified @ $105\text{ }^{\circ}\text{C}$, 100 kHz must be equal or larger than IRIPPLE, where IRIPPLE [B93] is from step 6.
- Use low ESR, electrolytic capacitor. Output switching ripple voltage is ISP x ESR, where ISP [B91] or the peak secondary current is from step 6. Table 11 listed some low ESR electrolytic capacitors with 35 V voltage rating.
- Use parallel capacitors to increase ripple current capacity for high current outputs.

| Output Voltage / Current | Output Capacitor |
|--------------------------|---|
| 5 V to 24 V, 1 A | 330 μF , 35 V, low ESR, electrolytic United Chemi-Con (UCC): EKZ350ELL331MJ16S Nichicon: UHD1V331MPD1TD Panasonic: EEU-FM1V331 |
| 5 V to 24 V, 2 A | 1000 μF , 35 V, low ESR, electrolytic United Chemi-Con: EKZH350ETE102MK20S Nichicon: UHW1V102MHD |

Table 11. Output Capacitor Sample Selection for given Output Voltage and Current

Ripple Current Rating

The spreadsheet calculates the output capacitor ripple current at the peak load condition. Therefore, the actual rating of the capacitor will depend on the peak-to-average power ratio of the design. For conservative design select the output capacitor(s) such that the ripple rating is greater than the calculated value, I_{RIPPLE} from the spreadsheet, calculated at the peak load condition. However, in designs with high peak-to-continuous (average) power, the capacitor rating can be reduced based on the measured capacitor temperature rise under worst-case load and ambient temperature. If a suitable individual capacitor cannot be found, then two or more capacitors may be used in parallel to achieve a combined ripple current rating equal to the sum of the individual capacitor ratings.

Many capacitor manufacturers provide factors that increase the ripple current rating as the capacitor operating temperature is reduced from its data sheet maximum. This should be considered to ensure that the capacitor is not oversized.

Actual ripple current of the output capacitor can be calculated as follows:

$$I_{RIPPLE} = \sqrt{I_{SRMS}^2 - I_o^2}$$

Where I_{SRMS} is the secondary winding RMS current which is also automatically calculated in the spreadsheet and I_o is the DC output current.

ESR Specification

The switching ripple voltage is equal to the peak secondary current multiplied by the ESR of the output capacitor. It is therefore important to select low ESR capacitor types to reduce the ripple

voltage. In general, selecting a high ripple current rated capacitor results in an acceptable value of ESR.

$$\text{ESR} = \frac{V_{\text{RIPPLE}}}{I_{\text{SP}}}$$

Where V_{RIPPLE} is the maximum allowed output ripple and I_{SP} is peak secondary current.

Voltage Rating

Select a voltage rating such that $V_{\text{RATED}} \geq 1.25 \times V_O$. A margin of 25% is recommended for reliability purposes.

Output Capacitance

Effective Series Resistance (ESR) causes internal heating of the capacitor and basically determines the switching frequency voltage ripple, which is superimposed on top of DC output value. This is true as long as the capacitance contribution to the ripple is negligible, that is if:

$$C_{\text{OUT}} > \frac{I_{\text{OUT}} \times D_{\text{MAX}}}{V_{\text{RIPPLE}} \times f_{\text{SW}}}$$

For ease of selection and assumption, sample selection of output capacitors actual part numbers are given on Table 11 as starting point. These capacitors are rated for 35 V and designer will simply adjust the rated voltage for the power supply required output voltage and select from manufacturers data sheets.

Step 11 – Add Output LC Post Filter

Adding parallel output capacitors is the simplest solution to achieve the required ESR in order to reduce the output ripple voltage, but this is sometimes costlier and requires short traces on the layout to make it effective. An alternative solution is to add an LC post filter, instead using additional low ESR capacitors, a small current rated inductor and a general purpose electrolytic capacitor can be used.

As shown on Table 13, a post filter (L_{PF} and C_{PF}) can be added to reduce high frequency switching noise and ripple.

Inductor L_{PF} should be in the range of $2.2 \mu\text{H} - 4.7 \mu\text{H}$ with a current rating above the peak output current. Use ferrite bead for low output power or output current $\leq 1 \text{ A}$ and standard off the shelf choke for higher current output. Increase choke current rating or wire size if necessary to avoid significant DC voltage drop.

Capacitor C_{PF} typical value is in the range of $100 \mu\text{F}$ to $330 \mu\text{F}$ with a voltage rating $\geq 1.25 \times V_{\text{OUT}}$.

Example: United Chemi-Con with part number ELXZ160ELL101MFB5D for the required 12 V output.

If a post filter is used, then the optocoupler should be connected before the post filter inductor as shown in Figure 1 and Table 13 and 14 schematic, but the feedback sense resistors should be connected after the post filter inductor, shown on Table 14 schematic, for good regulation.

Step 12 – Select Feedback Circuit Components

Zener Feedback

Table 13 shows a typical implementation of Zener feedback. The series drops across DFB, VRFB, RFB1 and the forward drop of the LED UFB2 determine the output voltage. Diode DFB is optional depending on the availability of a suitable Zener voltage. Resistor RBIAS provides a 0.5 mA bias current so that VRFB is operated close to its knee voltage. Resistor RFB1 sets the DC gain of the feedback. Both of these can be 0.125 W or 0.25 W, 5% types. Selecting a Zener with a low test current (5 mA) is recommended to minimize the current needed to bias the feedback network, reducing no-load input power consumption. Table 13 shows values using a Zener feedback circuit. Sample Zener diode is BZX79 series. For example, the output voltage is regulated at 12 V, recommended Zener part is BZX79-B11 from Vishay. Equation below will estimate the Zener voltage rating needed for the desired output voltage.

$$V_{\text{FB}} = V_{\text{OUT}} - (V_{\text{UFB2}} + V_{\text{RFB1}})$$

Where,

V_{FB} is the Zener diode voltage rating.

V_{OUT} is the output voltage regulation.

V_{UFB2} is the forward drop of the optocoupler LED.

V_{RFB1} is the voltage across the series resistor.,


Reference IC (TL431) Feedback

For improved accuracy, Table 14 shows a typical implementation using a reference IC. Reference U_{FB2} or TL431 IC is used to set the output voltage programmed via the resistor divider R_{S1} and R_{S2} . Resistor R_{BIAS} provides the minimum operating current for U_{FB2} approximately at 1 mA, while R_{FB1} sets the DC gain and limits the feedback current during output load transient. Capacitor C_{FB2} rolls off the high frequency gain of U_{FB2} so that it does not respond to the cycle-by-cycle output ripple voltage. TL431 provides output accuracy of $\pm 2\%$. AC feedback is provided directly through the optocoupler. Table 14 shows the typical component values using reference IC for feedback circuit.

Optocoupler with CTR of 80% – 200% is recommended. Table 12 shows actual part number selections for optocoupler.


| Optocoupler Part No. | Manufacturer | CTR% |
|----------------------|----------------------|----------|
| PS2501-1-H-A | CEL | 80 - 160 |
| PS2501-1-H-A | Renesas | 80 - 160 |
| TPC817A C9G | Taiwan Semiconductor | 80 - 160 |
| LTV186A | Liteon | 80 - 160 |
| LTV817A | Liteon | 80 - 160 |
| K1010A | Cosmo | 80 - 160 |
| PC817X1 | SHARP | 80 - 160 |

Table 12. Output Capacitor Sample Selection for given Output Voltage and Current



| Output Voltage (V) | Zener Value, V_{RFB} (V) | Feedback Bias Resistor, R_{BIAS} ($k\Omega$) | Opto Series Resistor, R_{FB1} (Ω) | Series Diode DFB Required? |
|--------------------|----------------------------|--|--|----------------------------|
| 5 | 4.3 | 1 | 220 | No |
| 8 | 7.5 | | | |
| 12 | 11 | | | |
| 18 | 16 | | | Yes |
| 24 | 22 | | | |
| 30 | 28 | | | |

Table 13. Typical Component Values for Zener Feedback Circuit.



| Output Voltage (V) | Feedback Bias Resistor, R_{BIAS} (kΩ) | Opto Series Resistor, R_{FB1} (Ω) | Feedback Capacitor C_{FB2} (nF) | Series Resistor 1, $RS1$ 1% (kΩ) | Sense Resistor 2, $RS2$ 1% (kΩ) |
|--------------------|---|-------------------------------------|-----------------------------------|----------------------------------|---------------------------------|
| 5 | 1 | 27 | 100 | 10 | 10 |
| 8 | | 91 | | 22.1 | |
| 12 | | 160 | | 38.3 | |
| 18 | | 430 | | 86.6 | |
| 24 | | 470 | | 102 | |
| 30 | | 510 | | 110 | |

Table 14. Typical Component Using a Reference IC for Feedback Circuit.

TinySwitch-4 Key Functional Descriptions and Operations

TinySwitch-4 combines a high-voltage power MOSFET (725 V) switch with a power supply controller in one device. The devices utilized a simple ON/OFF control scheme to regulate the voltage that does not require a compensation loop, as opposed to a conventional PWM controllers.

The device is also consisting of an oscillator, enable circuit for sensing and logic, current limit state machine, 5.85 V regulator, BYPASS/MULTI-FUNCTIONAL pin, overvoltage circuit and current limit selection circuitry, over-temperature protection, leading edge blanking and a 725 V power MOSFET. TinySwitch-4 also incorporates additional circuitry for line undervoltage sense, auto-restart, adaptive switching cycle on-time extension, and frequency jitter. As most of the key functionalities are already covered by previous sections; this part will focus and gives a brief descriptions of other key functionalities such as enable input, on/off control, current limit state machine, auto-restart, adaptive on-time extension and over-temperature protection.

Oscillator

The oscillator frequency is internally set to an average of 132 kHz. Two signals are generated from the oscillator, first is the maximum duty cycle, DC_{MAX} and the clock signal that indicates the beginning of each cycle.

The oscillator incorporates switching frequency jitter function as shown on Figure 30. The frequency jitter has a modulation of ± 4 kHz of the switching frequency at a 1 kHz rate. This reduces EMI emission and reduces the size, cost and number of EMI filter components.




Figure 30. Switching Frequency Jitter Function.

Enable Input

During normal operation, switching of the power MOSFET is controlled by this pin. MOSFET switching is terminated when a current greater than a threshold current is drawn from this pin. Switching resumes when the current being pulled from this pin drops to less than a threshold current. To evenly spread switching cycles, preventing group pulsing, the EN pin threshold current is modulated between 75 μ A and 115 μ A.

5.85 V Regulator and 6.4 V Shunt Voltage Clamp

The internal 5.85 V regulator charges the bypass capacitor by drawing a current from the DRAIN pin when the MOSFET is off. When the MOSFET is on, the stored energy in the bypass capacitor will continue to charge the device.

In addition, there is a 6.4 V shunt regulator clamping the BYPASS/MULTI-FUNCTION pin at 6.4 V when current is provided to the BYPASS/MULTI-FUNCTION pin through an external resistor. This facilitates powering of TinySwitch-4 externally through a bias winding to decrease the no-load consumption to well below 50 mW.

Bypass/Multi-Function Pin Undervoltage

The BYPASS/MULTI-FUNCTION pin undervoltage circuitry disables the power MOSFET when the BYPASS/MULTI-FUNCTION pin voltage drops below 4.9 V in steady-state operation. Once the BYPASS/MULTI-FUNCTION pin voltage drops below 4.9 V in steady-state operation, it must rise back to 5.85 V to enable (turn-on) the power MOSFET.

ON/OFF Operation with Current Limit State Machine

The internal clock of the TinySwitch-4 runs all the time. At the beginning of each cycle, it samples the EN/UV pin to decide whether or not to implement a switching cycle and based on the sequence of samples over multiple cycles, it determines the appropriate current limit (Figure 31 illustrates the ON/OFF control operation). At high loads, the state machine sets the current limit to its highest value. At lighter loads, the state machine sets the current limit to reduced values.




Figure 31. ON/OFF Control Operation.

MOSFET current ramps to a fixed limit every enabled switching cycle. The switching cycles are disabled to maintain the regulation. The effective switching frequency is proportional to the load. This makes the efficiency virtually constant over entire load range, even in standby mode. And the multi-level MOSFET current limit practically eliminates audible noise. The response time of the ON/OFF control scheme is very fast, that it provides tight regulation and excellent transient response, without the needs of loop compensation. Figure 32, 33 and 34, illustrate the Current Limit State Machine Operation for light, mid and full load respectively.

ON/OFF control allows output voltage regulation using a Zener diode as a reference and not required to implement circuitry for frequency compensation.




Figure 32. Current Limit State Machine at Light Load.




Figure 33. Current Limit State Machine at Mid Load.




Figure 34. Current Limit State Machine at Full Load.

Auto-Restart

In the event of a fault condition such as output overload, output short-circuit, or an open loop condition, TinySwitch-4 enters into auto-restart operation. An internal clocked by the oscillator is reset every time the EN/UV pin is pulled low. If the EN/UV pin is not pulled low for 64ms, the power MOSFET switching is normally disabled for 2.5 seconds (except in the case of line undervoltage condition, in which case it is disabled until the condition is removed). The auto-restart alternately enables and disables the switching of the power MOSFET until the fault condition is removed.

Auto-restart limits average output power to < 3% of maximum power during fault condition. This lowers the dissipation in primary clamp, MOSFET, transformer and output diode. It also reduces the size and cost of the output clamp Zener diode if one is used for output overvoltage protection. Figure 35 illustrates the auto-restart sequence and Figure 35 shows the typical auto-restart waveforms.




Figure 35. Auto-Restart Waveforms.




Figure 36. Typical Waveform During Auto-Restart.

Adaptive On-Time Extension

The On-time extension feature of TinySwitch-4 maximizes the power delivered to the load when the DC input (bulk capacitor) voltage is low. This feature reduces the minimum input voltage required to maintain regulation, extending hold-up time and minimizing the size of bulk capacitor required. The on-time extension is disabled during the start-up of the power supply, until the power supply output reaches regulation and the EN/UV pin has been pulled low. Figure 37 shows the comparison of the hold-up time with and without the On-Time extension feature.





Figure 37. Comparison Between with and without On-Time Extension.

Over-Temperature Protection

The thermal shutdown circuitry senses the die temperature. The threshold is typically set at 142 °C with 75 °C hysteresis. When the die temperature rises above this threshold the power MOSFET is disabled and remains disabled until the die temperature falls by 75 °C, at which point it is re-enabled. A large hysteresis of 75 °C (typical) is provided to prevent over-heating of the PC board due to a continuous fault condition. The wide hysteresis keeps the average PCB temperature below 100 °C. This will allow the use of low-cost PCB material and protects the IC, transformer and PCB from temperature rise. Figure 38 illustrate the temperature level for thermal shutdown and its hysteresis.




Figure 38. TinySwitch-4 Integrated Thermal Shutdown Function.

Key Application Design Considerations

TinySwitch-4 Design Considerations

Output Power Table

The data sheet output power table (Table 1) represents the minimum practical continuous output power level that can be obtained under the following assumed conditions:

1. The minimum DC input voltage is 100 V or higher for 85 VAC input, or 220 V or higher for 230 VAC input or 115 VAC with a voltage doubler. The value of the input capacitance should be sized to meet these criteria for AC input designs.
2. Efficiency of 75%.
3. Minimum data sheet value of I^2f .
4. Transformer primary inductance tolerance of $\pm 10\%$.
5. Reflected output voltage (VOR) of 135 V.
6. Voltage only output of 12 V with a fast PN rectifier diode.
7. Continuous conduction mode operation with transient KP* value of 0.25.
8. Increased current limit is selected for peak and open frame power columns and standard current limit for adapter columns.
9. The part is board mounted with SOURCE pins soldered to a sufficient area of copper and/or a heat sink is used to keep the SOURCE pin temperature at or below 110 °C.
10. Ambient temperature of 50 °C for open frame designs and 40 °C for sealed adapters.

*Below a value of 1, KP is the ratio of ripple to peak primary current. To prevent reduced power capability due to premature termination of switching cycles a transient KP limit of ≥ 0.25 is recommended. This prevents the initial current limit (I_{INIT}) from being exceeded at MOSFET turn-on.

For reference, Table 15 provides the minimum practical power delivered from each family member at the three selectable current limit values. This assumes open frame operation (not thermally limited) and otherwise the same conditions as listed above. These

numbers are useful to identify the correct current limit to select for a given device and output power requirement.

Peak Output Power Table

| Product | 20 VAC $\pm 15\%$ | | | 85-265 VAC | | |
|----------------|-------------------|-------------|---------------|---------------|-------------|---------------|
| | $I_{LIMIT-1}$ | I_{LIMIT} | $I_{LIMIT+1}$ | $I_{LIMIT-1}$ | I_{LIMIT} | $I_{LIMIT+1}$ |
| TNY284P | 9.1 W | 10.9 W | 9.1 W | 7.1 W | 8.5 W | 7.1 W |
| TNY285P | 10.8 W | 12 W | 15.1 W | 8.4 W | 9.3 W | 11.8 W |
| TNY286P | 11.8 W | 15.3 W | 19.4 W | 9.2 W | 11.9 W | 15.1 W |
| TNY287P | 15.1 W | 19.6 W | 23.7 W | 11.8 W | 15.3 W | 18.5 W |
| TNY288P | 19.4 W | 24 W | 28 W | 15.1 W | 18.6 W | 21.8 W |
| TNY289P | 23.7 W | 28.4 W | 32.2 W | 18.5 W | 22 W | 25.2 W |
| TNY290P | 28 W | 32.7 W | 36.6 W | 21.8 W | 25.4 W | 28.5 W |

Table 15. Minimum Practical Power at Three Selectable Current Limit Levels.

TinySwitch-4 Layout Considerations

Layout

See Figures 39 to 42 for a recommended circuit board layout for TinySwitch-4.

Single Point Grounding

Use a single point ground connection from the input filter capacitor to the area of copper connected to the SOURCE pins.

Bypass Capacitor (CBP)

The BYPASS/MULTI-FUNCTIONAL pin capacitor must be located directly adjacent to the BYPASS/MULTI-FUNCTIONAL and SOURCE pins.

If a 0.1 μ F bypass capacitor has been selected it should be a high frequency ceramic type (e.g. with X7R dielectric). It must be placed directly between the ENABLE and SOURCE pins to filter external noise entering the BYPASS pin. If a 1 μ F or 10 μ F bypass capacitor was selected, then an additional 0.1 μ F capacitor should be added across BYPASS and SOURCE pins to provide noise filtering (see Figure 39).

ENABLE/UNDERVOLTAGE

Keep traces connected to the ENABLE/UNDERVOLTAGE pin short and, as far as is practical, away from all other traces and nodes above source potential including, but not limited to, the bypass, drain and bias supply diode anode nodes.

Primary Loop Area

The area of the primary loop that connects the input filter capacitor, transformer primary and TinySwitch-4 should be kept as small as possible.

Primary Clamp Circuit

A clamp is used to limit peak voltage on the DRAIN pin at turn-off. This can be achieved by using an RCD clamp or a Zener (~200 V) and diode clamp across the primary winding. To reduce EMI, minimize the loop from the clamp components to the transformer and TinySwitch-4.

Thermal Considerations

The SOURCE pins are internally connected to the IC lead frame and provide the main path to remove heat from the device. Therefore, all the SOURCE pins should be connected to a copper area underneath the TinySwitch-4 to act not only as a single point ground, but also as a heat sink. As this area is connected to the quiet source node, this area should be maximized for good heat sinking. Similarly, for axial output diodes, maximize the PCB area connected to the cathode.

Y Capacitor

The placement of the Y capacitor should be directly from the primary input filter capacitor positive terminal to the common/ return terminal of the transformer secondary. Such a placement will route high magnitude common mode surge currents away from the TinySwitch-4 device. It is not recommended to route the trace of Y capacitor under the transformer especially if the transformer is horizontally oriented to avoid noise to couple magnetically to the trace.

Note – if an input π (C, L, C) EMI filter is used then the inductor in the filter should be placed between the negative terminals of the input filter capacitors.

Optocoupler

Place the optocoupler physically close to the TinySwitch-4 minimizing the primary-side trace lengths. Keep the high current, high-voltage drain and clamp traces away from the optocoupler to prevent noise pick-up.

Output Diode

For best performance, the area of the loop connecting the secondary winding, the output diode and the output filter capacitor, should be minimized. In addition, sufficient copper area should be provided at the anode and cathode terminals of the diode for heat sinking. A larger area is preferred at the quiet cathode terminal. A large anode area can increase high frequency radiated EMI.

ESD Immunity

The spark gap is best placed between output return and/or positive terminals and one of the AC inputs. A 6.4 mm is more than sufficient to meet the creepage and clearance. In the configuration shown on Figure 39 and layout example on Figure 41, a 5.5 mm spark gap is acceptable.

PC Board Leakage Currents

TinySwitch-4 is designed to optimize energy efficiency across the power range and particularly in standby/no-load conditions. Current consumption has therefore been minimized to achieve this performance. The ENABLE/UNDERVOLTAGE pin undervoltage feature for example has a low threshold ($\sim 1 \mu\text{A}$) to detect whether an undervoltage resistor is present.

Parasitic leakage currents into the ENABLE/UNDERVOLTAGE pin are normally well below this $1 \mu\text{A}$ threshold when PC board assembly is in a well-controlled production facility. However, high humidity conditions together with board and/or package contamination, either from no-clean flux or other contaminants, can reduce the surface resistivity enough to allow parasitic currents $> 1 \mu\text{A}$ to flow into the ENABLE/ UNDERVOLTAGE pin. These currents can flow from higher voltage exposed solder pads close to the ENABLE/UNDERVOLTAGE pin such as the BYPASS/MULTI-FUNCTIONAL pin solder pad preventing the design from starting up. Designs that make use of the undervoltage lockout feature by connecting a resistor from the high-voltage rail to the ENABLE/UNDERVOLTAGE pin are not affected.

If the contamination levels in the PC board assembly facility are unknown, the application is open frame or operates in a high pollution degree environment and the design does not make use of the undervoltage lockout feature, then an optional 390 k Ω resistor should be added from ENABLE/UNDERVOLTAGE pin to SOURCE pin to ensure that the parasitic leakage current into the ENABLE/UNDERVOLTAGE pin is well below $1 \mu\text{A}$. Note that typical values for surface insulation resistance (SIR) where no-clean flux has been applied according to the suppliers' guidelines are $>> 10 \text{ mW}$ and do not cause this issue.

Layout Considerations

Primary




Figure 39. Primary-Side Typical Schematic of TinySwitch-4 Showing Critical Loops Area, Critical Component Traces and Single-Point or Star Grounding.

Secondary




Figure 40. Secondary-Side Typical Schematic of TinySwitch-4 Showing Critical Loops Area, Critical Component Traces and Single-Point or Star Grounding.

Layout Example

Bottom Layout




Figure 41. TinySwitch-4 Layout Guidelines: Bottom Side Layout of RDR-839.

Top Layout




Figure 42. Secondary-Side Typical Schematic of TinySwitch-4 Showing Critical Loops Area, Critical Component Traces and Single-Point or Star Grounding.

Typical Flyback Power Supply Schematic




Figure 43. Typical Schematic TinySwitch-4 Flyback Power Supply.

Overvoltage Protection

The output overvoltage protection provided by TinySwitch-4 uses an internal latch that is triggered by a threshold current of typically at 6.5 mA into the BP/M pin. In addition to an internal filter, the BP/M pin capacitor forms an external filter providing noise immunity from inadvertent triggering. For the bypass capacitor to be effective as a high frequency filter, the capacitor should be located as close as possible to the SOURCE and BP/M pins of the device.

For best performance of the OVP function, it is recommended that a relatively high bias winding voltage is used, in the range of 15 V – 30 V (typically set at 22 V). This minimizes the error voltage on the bias winding due to leakage inductance and also ensures adequate voltage during no-load operation from which to supply the BP/M pin for reduced no-load consumption.

To achieve a good OVP performance, select a Zener diode voltage that is approximately 6 V above the bias winding voltage. For example, for a 22 V bias voltage, select a 28 V Zener voltage rating. This will be adjusted to compensate for variations in leakage inductance. Adding additional filtering can be achieved by placing a low value resistor in series with the bias winding diode and/or to the OVP Zener as shown by R_{F1} and R_{F2} in Figure 43. Typical value is 10 Ω to 47 Ω . The resistor/s in series also limits the current that will flow on BP/M pin.

Recommendation to Reduce No-Load Consumption

The TinySwitch-4 IC will start in self-powered mode, drawing energy from the BP/M pin capacitor that is charged from an internal current source. An addition of a bias winding can reduce the no-load consumption from 150 mw down to <30 mW by supplying the

TinySwitch-4 from the lower bias voltage and inhibiting the internal high-voltage current source. Resistor R_{BIAS} shown in Figure 43 should be adjusted to achieve the lowest no-load input power.

Other areas that may help reduce no-load consumption further are:

1. Low value of primary clamp capacitor, C_{SN} .
2. Schottky or ultrafast diode for bias supply rectifier, D_{BIAS} .
3. Low ESR capacitor for bias supply filter capacitor, C_{BIAS} .
4. Low value secondary rectifier RC snubber capacitor C_{DR} .
5. Tape between primary winding layers and multi-layer tapes between primary and secondary windings to reduce interwinding capacitance.
6. Optimized primary clamp.

Figure 44 and 45 shows the no-load consumption with and without bias winding supplementation. The data shows the input power at no-load is reduced from 130 mW to less than 30 mW with the supplementation of bias winding into the design.

Recommendation for Reducing EMI

1. Appropriate component placement and small loop areas of the primary and secondary power circuits help minimize conducted and radiated EMI. Care should be taken to achieve a compact loop area. See Figure 39 to 42 for reference.
2. A small resistor (2 – 47 Ω) in series with the bias winding helps reduce radiated EMI.
3. In addition to the simple input π filter (C_{IN1} , L_F and C_{IN2}) for differential mode EMI, use of shielding techniques in the transformer to sufficiently attenuate common mode noise.
4. Primary snubber R_{SN} and C_{SN} are added to act as damping network to reduce high frequency transformer ringing.

5. Adjusting the secondary rectifier RC snubber component values can help reduce high frequency conducted and radiated EMI.
6. A diode with slow t_{RR} (i.e. $500\text{ ns} < t_{RR} < 2\text{ }\mu\text{s}$) as the bias rectifier (D_{BIAS}) is generally good for reducing higher frequency conducted and radiated EMI.

These recommendations combine with the frequency jitter feature of TinySwitch gives excellent conducted and radiated EMI performance.




Figure 44. No-Load Input Power vs. Input Line Voltage, without Bias Winding.




Figure 45. No-Load Input Power vs. Input Line Voltage, with Bias Winding.

Recommendation for Increased ESD Immunity

1. Use a spark gap connected between secondary output terminals and one of the AC input. Reference Design RDR-839 placed the spark gap between RTN and Neutral terminal. A 5.5 mm gap is often sufficient to meet creepage and clearance requirements of applicable safety standards. See Figure 38 for schematic reference and Figures 39 to 42 for layout and component placement reference.
2. Use a Y capacitor connected from either positive or negative output terminals to the input bulk capacitor's positive terminal. In reference design RDR-839 as shown on Figure 46 schematic, traces routing of Y capacitor C9 is directly to bulk capacitor positive terminal of C2 and the other end directly to RTN output terminal. See Figure 40 and 41 for layout and component placement reference and Figure 38 (C_Y as Y capacitor) for schematic reference.

It is not recommended to route the trace of Y capacitor under the transformer especially if the transformer is horizontally oriented to avoid noise to couple magnetically to the trace.

3. Place the Bypass capacitor C_{BP} as close as possible and directly across BP/M and SOURCE pins.
4. Separate the ground trace of optocoupler U_{FEED} from the ground trace of bias capacitor C_{BIAS} . The two ground will be star-connected at the bulk capacitor C_{IN2} ground pin. This minimizes coupling of ESD. See Figure 41 and 42 for layout and component placement reference and Figure 38 for schematic reference.

Audible Noise

The skip cycle mode of operation applied in TinySwitch-4 can generate audio frequency components in the transformer. To limit this audible noise generation, the transformer should be designed such that the peak core flux density is below 3000 Gauss or 300 mT. Following this guideline and using the standard transformer production technique of dip varnishing practically eliminates audible noise.

Vacuum impregnation of the transformer should not be used due to the high primary capacitance and increase losses that result. Other simple techniques such as adding glue to the transformer core gaps also helps in limiting the audible noise. Higher flux densities are possible; however careful evaluation of the audible noise performance should be made using production transformer samples before approving the design.

Ceramic capacitors that use dielectrics such as Z5U, when used in clamp circuits, may also generate audio noise. If this is the case, a capacitor having a different dielectric or construction such as a film type capacitor may help to eliminate the audible noise generated by the ceramic capacitor.

Another audible noise generator is the used of EEL types of core. They are long cores which increases the audible noise due to tuning fork effect. If EEL type of core is the only option in the design, lowering the flux density may help to reduce the audible noise.

Thermal Management Considerations

The SOURCE pin is internally connected to the IC lead frame and provides the main path to remove heat from the device. Therefore, the SOURCE pin should be connected to a copper area underneath the IC to act not only as a single point ground, but also as a heat sink. As this area is connected to the quiet source node, it can be maximized for good heat sinking without causing EMI problems. Similarly, for the secondary rectifier diode, maximize the PCB area connected to the pins through which heat is dissipated. A larger area is preferred at the quiet cathode terminal.

Sufficient copper area should be provided on the board to keep the temperature safely below absolute maximum limits. It is recommended that the copper area to which the SOURCE pin of the IC is soldered is sufficiently large to keep the IC temperature below 90 °C when operating under maximum power, lowest rated AC input voltage and at the nominal ambient temperature.

Quick Design Checklists

As with any power supply design, all TinySwitch-4 designs should be verified on the bench to make sure that component specifications are not exceeded under worst case conditions. The following minimum set of tests is strongly recommended:

1. Maximum drain voltage – Verify that V_{DS} does not exceed 675 V at highest input voltage and peak (overload) output power. The 50 V margin to the 725 V $B_{V_{DSS}}$ specification gives margin for design variation.
2. Maximum drain current – At maximum ambient temperature, maximum input voltage and peak output (overload) power, verify drain current waveforms for any signs of transformer saturation and excessive leading edge current spikes at start-up. Repeat

under steady-state conditions and verify that the leading edge current spike event is below $I_{LIMIT(MIN)}$ at the end of the $t_{LEB(MIN)}$. Under all conditions, the maximum drain current should be below the specified absolute maximum ratings.

3. Thermal Check – At specified maximum output power, minimum input voltage and maximum ambient temperature, verify that the temperature specifications are not exceeded for TinySwitch-4, transformer, output diode, and output capacitors. Enough thermal margin should be allowed for part-to-part variation of the $R_{DS(ON)}$ of TinySwitch-4 as specified in the data sheet. Under low-line, maximum power, a maximum TinySwitch-4 SOURCE pin temperature of 110 °C is recommended to allow for these variations.

Application Example




Figure 46. Schematic of RDR-839 12W, 12V Power Supply Using TinySwitch-4 TNY288PG.

12 W Universal Input Flyback Power Supply using TNY288PG

The circuit shown in Figure 46 is a low-cost, high efficiency, flyback power supply designed for 12 V, 1 A output from universal input (85 VAC to 265 VAC) using TNY288PG.

The power supply features undervoltage lockout, primary sensed output overvoltage latching shutdown protection, high efficiency (> 80%), and low no-load consumption. Output regulation is accomplished using a simple Zener reference and optocoupler feedback.

AC power is rectified and filtered by BR1, C1, L1 and C2 to create the high-voltage DC bus applied to the primary winding of T1. The other side of the transformer primary is driven by the integrated high-voltage MOSFET within TNY288PG (U1). Inductor L1 together with C1 and C2 formed an input π filter that attenuates differential mode noise conducted EMI. Y capacitor C6 is used connected across the positive pin of bulk capacitor C2 and directly to the RTN terminal to minimize common mode noise. D1, C3, R1 and R2 comprise the primary clamp circuit that clamps the leading-edge voltage spike caused by transformer leakage inductance to a safe value and reduce the ringing. The series resistor R1 allows the use of a slow recovery (with a recovery time of $\leq 2 \mu\text{s}$), low-cost glass passivated rectifier diode by limiting the reverse current through D1. The selection of slow diode also improves efficiency and conducted EMI. Shielding techniques in the transformer is utilized to reduce common mode EMI displacement currents. The techniques implemented in this design combined with the frequency jitter of TNY288PG gives an excellent conducted and radiated EMI performance.

The power secondary-winding is rectified and filtered by D3, C7, L2 and C8 to generate the 12 V output voltage. The output voltage is determined by the Zener diode VR2, voltage drop across the optocoupler U2 and resistor R7. When the output voltage exceeds the sum of the Zener, R7 and optocoupler LED forward drop, current will flow in the optocoupler (U2) LED. This will cause the transistor of the optocoupler to sink current. When this current exceeds the EN/UV pin threshold current ($> 115 \mu\text{A}$), the next switching cycle is inhibited. When the output falls below the feedback threshold, a conduction cycle is allowed to occur and by adjusting the number of enabled cycles, output regulation is maintained. As the load reduces, the number of enabled cycles decreases, lowering the effective switching frequency and scaling switching losses with load. This provides almost constant efficiency down to very light loads, ideal for meeting energy efficiency requirements. The value of R8 was calculated to bias VR2 to about 0.5 mA when it goes into reverse avalanche conduction. Resistor R7 limits the maximum current during load transients. The Zener diode VR2 can be replaced by a TL431 reference circuit for improved accuracy.

To decrease the no-load consumption, the design implements the use of bias winding to generate the bias voltage and feeds current into the BYPASS/MULTI-FUNCTIONAL pin via resistor R6, inhibiting the internal high-voltage current source that normally maintains the BYPASS/MULTI-FUNCTIONAL pin capacitor voltage (C6) during the internal MOSFET off-time. D2 and C5 rectified and filtered the bias winding voltage. Bypass capacitor C6 with a value of $0.1 \mu\text{F}$ determines the current limit which is set at Standard Limit.

For output overvoltage shutdown, the design implements the PI's proprietary primary overvoltage sensing via the bias winding voltage

during MOSFET off time. This circuit configuration eliminates the use of an additional optocoupler. When the power MOSFET is Off, the reflected bias winding is proportional to the output voltage by a factor determined by the bias and output turns ratio. When this voltage exceeds the sum of VR1, forward voltage drops of D4 and the BYPASS (BP/M) pin voltage of U1, an overvoltage occurs and current begins to flow into the BYPASS pin. If this current exceeds 6.5 mA, an internal latching shutdown circuit in U1 is activated. Reset is accomplished by removing input power and allowing the BYPASS pin voltage to drop below 2 V. Resistor R3 is used to fine tune the overvoltage limit by stabilizing the bias winding voltage that feeds the overvoltage sensing circuit.

The Line Undervoltage (UV) lockout detection is accomplished by sensing the input rectified DC voltage. This feature is enable by connecting resistors (R11, R12 and R13 on Figure 24) from the input capacitors to the EN/UV pin of U1. This feature defines the input start-up voltage of the power supply. If the resistors are implemented, power MOSFET at start-up is disabled until the current that feeds into the EN/UV pin exceeds 25 μ A.

This prevents the power supply output from glitching when the input voltage is below the normal operating range. The undervoltage threshold also resets the output overvoltage latching shutdown. After AC removal, once the voltage of the DC bus falls below the undervoltage threshold, the OV latch reset. For example, the in Reference Design RDR-893, R11, R12 and R13 value is 1.2 M Ω . Total ladder resistance is 3.6 M Ω and this will exceed the threshold of 25 μ A on EN/UV pin at approximately 92 VDC across the input capacitor C2 or equivalent to 65 VAC at the mains input. The resistor voltage rating or sum of the ladder resistors voltage should not exceed VMAX.

The transformer T1, implements the shielding techniques to reduce common mode noise. Reference design RDR-893 further elaborate the transformer design construction.

The PCB layout and component placement of this application example is shown on Figure 41 and 42. The PCB of RDR-893 also has a provisions of changing TNY288 IC package for D and K as shown on Figure 27.




Figure 47. SRDR-893 PCB Layout Provision Package TNY288 IC D and K Package.

RDR-893 Performance Data

This section will show some test results of RDR-893 that highlights the performance using TinySwitch-4 TNY288PG IC.

Efficiency

The average efficiency of > 84% shown on Table 16 surpass the standards set by DOE6 and EC CoC. Table 16 is the efficiency data of RDR-893.

| Measured Performance | | | Standards | | |
|--------------------------|----------------|------------|-----------|-------------|------|
| | V_{IN} (VAC) | | DOE6 | EC CoC (v5) | |
| | 115 | 230 | | 2014 | 2016 |
| Efficiency (%) | | | | | |
| Load (%) | 10 | 77.88 | 75.27 | | 70 |
| | 25 | 83.68 | 82.67 | | |
| | 50 | 84.87 | 84.46 | | |
| | 75 | 85.14 | 84.77 | | |
| | 100 | 84.61 | 85.02 | | |
| | Ave | 84.57 | 84.23 | 83 | 80 |
| No-Load Input Power (mW) | 36 (27) | 60 (28) | 100 | 150 | 75 |
| Compliant | | | Y | Y | Y |

Table 16. RDR-893 Efficiency Data.

†Numbers in parenthesis represent no-load input power without UV sensing.

With the utilization of ON/OFF control to the design, it exhibits a flat efficiency characteristics vs load; this makes meeting energy efficiency standards straightforward. Figure 48, shows the efficiency characteristic versus load at different input voltages.




Figure 48. Efficiency Characteristics over the range of load and input voltages.

No-Load Input Power

Shown on Figure 27 is the no load consumption of RD-893 with 60 mW at 230 VAC input and 70 mw at 265 VAC this is with UV Sensing. While without UV sensing at 265 VAC input the no load consumption will reduce to < 30 mW.




Figure 49. No-Load Consumption Test Data Measured at Room Temperature.

Output Voltage Regulation

The design is also subjected with several test conditions such different line and load settings, load transient response, start-up and output ripple and noise. Test results shows a remarkable output voltage regulation and response, indicating a very good stability feedback loop of the design.

Output voltage set point is 12.5 V. Figure 50 shows the output voltage regulation at different input voltage and load conditions.

Output Voltage Regulation

Figure 50 shows output voltage regulation at different line and load conditions, exhibiting a very stable output voltage.




Figure 50. Output Voltage Regulation at Different Input Voltage and Percent Load.

Load Transient Response

Figure 51 shows output load dynamic response at 0% to 100% step load both on 85 VAC and 265 VAC input. The overshoot and undershoot are less than $\pm 2\%$ of the regulated output voltage set-point.




Figure 51. Output Dynamic Response 0% to 100% Load at 85 and 265 VAC Input.

Output Voltage at Start-Up

As been shown on figure 52 below the start-up output voltage response exhibits a monotonic and no overshoot.




Figure 52. Monotonic Rise Time of Output Voltage 0% and 100% Load at 85 and 265 VAC Input.

Output Ripple and Noise

Figure 53 shows the highest output ripple voltage measurement of 75 mV at 85 VAC and 100% load conditions. The design demonstrated lesser output ripple and noise even at the worst case condition.




Figure 53. 12 V Output Ripple and Noise at 85 VAC and 100% Load.

Brown-In and Brown-Out Test

Waveforms shown on figures below are comparisons between design with (Figure 55) and without (Figure 54) the undervoltage sensing resistors. The design with the undervoltage sensing resistors exhibits

no on-off/glitching response on output and drain current of the switching MOSFET when the input voltage is below the target input voltage of the power supply operation.

Without Line Undervoltage Sensing Resistors




Figure 54. Output and Switching Waveforms during Brown-In and Brown-Out Condition without Line Undervoltage Sensing Resistors.

With Line Undervoltage Sensing Resistors




Figure 55. Output and Switching Waveforms during Brown-In and Brown-Out Condition with Line Undervoltage Sensing Resistors.

Output Overvoltage

Implementing PI's proprietary overvoltage detection circuit provides a precise and a minimal difference of overvoltage point at different line and load conditions. Figure's 56 and 57 provides the overvoltage waveforms describing the precision of the OV circuit.




Figure 56. Output Overvoltage Response at 0% and 100% Load 85 VAC Input.




Figure 57. Output Overvoltage Response at 0% and 100% Load 265 VAC.

Switching Waveforms

The following waveforms below (Figure's 58 to 63) shows the switching waveforms of Primary MOSFET Drain and Secondary Rectifier Diode voltage and current at steady and start-up operations.

Primary MOSFET Drain Voltage and Current Steady-State Operation




Figure 58. Primary Drain MOSFET Waveforms at 85 VAC Steady-state Operation 100% and No-Load Conditions.




Figure 59. Primary Drain MOSFET Waveforms at 265 VAC Steady-state Operation 100% and No-Load Conditions.

Start-Up Operation




Figure 60. Primary Drain MOSFET Waveforms at 85 VAC Start-Up Operation 100% and No-Load Conditions.




Figure 61. Primary Drain MOSFET Waveforms at 265 VAC Start-Up Operation 100% and No-Load Conditions.

Secondary Rectifier Diode Voltage and Current Response

Steady-State Operation




Figure 62. Secondary Rectifier Diode Waveforms at 85 VAC Steady-state Operation 100% and No-Load Conditions.




Figure 63. Secondary Rectifier Diode Waveforms at 265 VAC Steady-state Operation 100% and No-Load Conditions.

Conducted EMI

Figures 64 shows the conducted EMI both at 115 VAC and 230 VAC at 100% load. It exhibit a very good performance with higher margin greater than 6 dB both average and quasi-peak.





Figure 64. Conducted EMI Response at 100% Load.

Thermal Performance


85 VAC Room Temperature



| Component | Temperature (°C) |
|-----------------------|------------------|
| Input Capacitor (C2) | 57.9 |
| Transformer (T1) | 63.9 |
| TNY288 (U1) | 89.6 |
| Output Capacitor (C7) | 49.0 |
| Output Diode (D3) | 81.7 |
| Ambient | 26.0 |

Figure 65. Critical Components Temperature at Ambient Room Temperature, 85 VAC.

265 VAC Room Temperature, 100% Load



| Component | Temperature (°C) |
|-----------------------|------------------|
| Input Capacitor (C2) | 53.7 |
| Transformer (T1) | 71.6 |
| TNY288 (U1) | 84.2 |
| Output Capacitor (C7) | 54.1 |
| Output Diode (D3) | 87.1 |
| Ambient | 26.5 |

Figure 66. Critical Components Temperature at Ambient Room Temperature, 85 VAC.

In-depth Information

The In-depth Information section is divided into two parts. The first part discussed the Continuous Mode or CCM operation of flyback power supply. And the second part is for Discontinuous Mode or DCM operation. The other steps and design equations in the first part are also applicable for DCM and it will be noted to referenced those steps for designing power supply in DCM operation.

Continuous Conduction Mode

Step 1 – Determine System Requirements: V_{ACMIN} , V_{ACMAX} , f_L , V_o , P_o , η

Determine input voltage using Table 2 as guidelines for the standard worldwide Input Voltage and Line Frequency. For quick design reference, engineers can also use Table 17.

| Input (VAC) | V_{ACMIN} (VAC) | V_{ACMAX} (VAC) |
|-------------|-------------------|-------------------|
| 110/115 | 85 | 132 |
| 230 | 195 | 265 |
| Universal | 85 | 265 |

Table 17. Input Voltage Range.

Efficiency η is the ratio of output power to input power. Since efficiency can vary significantly with output voltage due to secondary diode loss, it is best to use a number that is representative of similar power supplies. Switching power supply efficiencies typically range from 75% for supplies delivering most of their power at low voltage outputs (5 V or 3.3 V) to 85% for those supplying most of their power through higher voltage outputs (12 V and above). If this data is not available, 80% is a reasonable choice.

Step 2 – Decide on Feedback/Sense Circuit

Two types of feedback/sense circuits are presented in this document. Optocoupler with a Zener diode sense circuit similar to the design implemented on Figure 1 and application example is suitable for medium power levels (up to 30 W) and is reasonably accurate, particularly at output voltages higher than 5 V. The optocoupler feedback using an accurate reference/comparator IC such as the TL431 provides a higher accuracy and regulation at a slightly added cost and is applicable to all power and output voltage ranges.

Table 13 and 14 gives the typical component values for each approached.

Step 3 – Determine the Input Capacitor C_{IN} and Minimum DC Input Voltage V_{MIN}

When the full-wave rectified AC line is filtered with an input capacitance C_{IN} ($C_{IN1} + C_{IN2}$ in Figure 1). The resulting high-voltage DC bus has a ripple voltage as shown in Figure 67. The minimum DC voltage V_{MIN} occurring at the lowest line voltage V_{ACMIN} is an important parameter for the design of the power supply. A rule of thumb on choosing the C_{IN} value is to use 2 to 3 μ F/watt of output power for 100/115 VAC or universal input, and 1 μ F/Watt of output power for 230 VAC. The C_{IN} value obtained by using this rule represents a nearly optimum design in terms of system cost in most applications.

The accurate calculation of V_{MIN} for a given C_{IN} (or vice versa) is a very complicated task which involves the solving of an equation with no closed form solution. The equation shown below represents a good first order approximation which is accurate enough for most situations.

$$V_{MIN} = \sqrt{(2 \times V_{ACMIN}^2) - \frac{2 \times P_o \times \left(\frac{1}{2 \times f_L} - t_c \right)}{\eta \times C_{IN}}}$$

The bridge rectifier conduction time t_c is typically at 3 msec, and can be verified by direct measurement.




Figure 67. Input Voltage Waveform.

Step 3 – Select Output Diode and Estimate Associated Efficiency Loss

The output diode can be selected based on expected power supply efficiency and cost.

- Use a Schottky diode for highest efficiency requirements especially for low output voltages such 3.3 V and 5 V.
- Output voltages higher than 5 V can use an Ultrafast diode.
- If efficiency is not a concern or cost is paramount, use a Fast PN-diode.
- The Schottky and Ultrafast may be used with continuous mode of operation. And Fast PN-diode should only be used for discontinuous mode of operation.
- Choose output diode type.
- Output diode efficiency loss is the power supply efficiency reduction cause by the diode. Table 18 shows the estimated efficiency loss percentage with different types of output rectifier diode.
- The final diode current rating is to be determined after accommodating the continuous short-circuit current I_{OS} .
- Table 10 shows some commonly used diodes. V_R is the reverse voltage rating and I_o is the diode DC current rating.

| Diode Type | V_o (V) | Efficiency Loss |
|------------|-----------|--------------------------|
| Schottky | 0.5 | $(0.5/V_o) \times 100\%$ |
| Ultrafast | 1.0 | $(1.0/V_o) \times 100\%$ |
| Fast | 1.0 | $(1.0/V_o) \times 100\%$ |

Table 18. Diode Forward Voltage and Efficiency Loss.

Step 4 – Determine Output Diode Peak Inverse Voltage (PIV). Calculate Reflected Output Voltage V_{OR} Based on V_{MAX} , V_o , V_D and P_{IV} .

When the power MOSFET integrated to the TinySwitch IC is off and the secondary is conducting, the voltage on the secondary is reflected to the primary side of the transformer by the turns ratio. This reflected voltage V_{OR} adds to the input DC voltage at the TinySwitch drain node. Worst case voltage at the drain occurs at high line when the DC input voltage is at its maximum value. The maximum DC input voltage can be calculated as:

$$V_{MAX} = \sqrt{2} \times V_{ACMAX}$$

Look up output diode rectifier reverse voltage VR from the diode data sheet.

Calculate maximum peak inverse voltage PIV. The usual maximum recommended PIV is 80% of the reverse voltage rating VR.

$$PIV = 0.8 \times VR$$

Calculate the reflected output voltage V_{OR} :

$$V_{OR} = \frac{V_{MAX} \times (V_o + V_D)}{PIV - V_o}$$

- V_{OR} must be less than 135 V.
- A good starting value for < 20 W output power is to set V_{OR} equals to 100 V.
- Higher than 20 W, set V_{OR} between 100 V – 110 V.

Step 5 – Choose TinySwitch-4 based on Input Voltage Range and Output Power

Select appropriate TinySwitch according to Table 19 for TinySwitch-4 for family of devices.

Output Power Table

| Products | 230 VAC ± 15 % | | 85-265 VAC ± 15 % | |
|--------------------|----------------|-------------|-------------------|-------------|
| | Adapter | Peak | Adapter | Peak |
| TNY284P/D/K | 6 W | 11 W | 5 W | 8.5 W |
| TNY285P/D | 8.5 W | 15 W | 6 W | 11.5 W |
| TNY285K | 11 W | 15 W | 7.5 W | 11.5 W |
| TNY286P/D | 10 W | 19 W | 7 W | 15 W |
| TNY286K | 13.5 W | 19 W | 9.5 W | 15 W |
| TNY287P | 13 W | 23.5 W | 8 W | 18 W |
| TNY287D | 11.5 W | 23.5 W | 7 W | 18 W |
| TNY287K | 18 W | 23.5 W | 11 W | 18 W |
| TNY288P | 16 W | 28 W | 10 W | 21.5 W |
| TNY288D | 14.5 W | 26 W | 9 W | 19.5 W |
| TNY288K | 23 W | 28 W | 14.5 W | 21.5 W |
| TNY289P | 18 W | 32 W | 12 W | 25 W |
| TNY289K | 25 W | 32 W | 17 W | 25 W |
| TNY290P | 20 W | 36.5 W | 14 W | 28.5 W |
| TNY290K | 28 W | 36.5 W | 20 W | 28.5 W |

Table 19. TinySwitch-4 Family of Devices.




Figure 68. Pin Configuration.

Step 6 – Determine maximum Duty Cycle D_{MAX} at Low Line Using V_{OR} and V_{MIN}

For Continuous Mode Operation:

$$D_{MAX} = \frac{V_{OR}}{V_{OR} + (V_{MIN} - V_{DS})}$$

V_{DS} is the average Drain to Source voltage during TinySwitch ON-time. Set V_{DS} to approximately 10 V which results in a slight increase in D_{MAX} .

Higher V_{MIN} directly increases the output power capability of a given TinySwitch, while lower V_{MAX} allows larger V_{OR} and consequently larger D_{MAX} which also increases the output power of a given TinySwitch.

Step 7 – Calculate K_{RP} from V_{MIN} , P_o , η , I_p and D_{MAX}

K_{RP} is the ratio between the primary ripple current I_R and primary peak current I_p . And I_p is 90% of minimum I_{LIMIT} .

$$I_p = \frac{I_{AVG}}{\left(1 - \frac{K_{RP}}{2}\right) \times D_{MAX}}$$

The average DC current I_{AVG} at low line is simply the input power divided by V_{MIN} , where the input power is equal to the output power divided by the efficiency.

$$I_{AVG} = \frac{P_{OUT}}{\eta V_{MIN}}$$

By combining the above equations for I_p and I_{AVG} , K_{RP} can be expressed as:

$$K_{RP} = \frac{2 \times (I_p \times D_{MAX} \times \eta \times V_{MIN} - P_o)}{I_p \times D_{MAX} \times \eta \times V_{MIN}}$$

Primary ripple current can be easily derived as,

$$I_R = I_p \times K_{RP}$$

Figure 46a and 46b depicts the primary drain current waveform shapes both continuous and discontinuous mode respectively.




Figure 69. Primary Drain Current and Secondary Diode Current Waveforms.

Step 8 – Check K_{RP} Against 0.6

If $K_{RP} > 0.6$, go to Step 9.

If $K_{RP} < 0.6$, set $K_{RP} = 0.6$, then follow the process below.

- Recalculate D_{MAX} using Step 7 equation.
- Recalculate V_{OR} using Step 6 equation.
- If $V_{OR} < 135 V$, go to Step 9.
- If $V_{OR} > 135 V$, go back to Step 5 and select higher current TinySwitch.

Step 9 – Calculate Primary Inductance, L_p

Continuous Mode

$$L_p = \frac{10^6 \times P_o}{K_{RP} \times \left(1 - \frac{K_{RP}}{2}\right) \times \frac{1}{0.9} \times I_p^2 \times f_s} \times \frac{Z \times (1 - \eta) + \eta}{\eta}$$

The η is the efficiency and Z is the loss factor. If $Z = 1$, all losses are on the secondary side. If $Z = 0$, all losses are on the primary side. Z is simply the ratio of secondary loss to total loss. If no better reference information is available, Z should be set to 0.5.

- I_p is the minimum I_{LIMIT} from TinySwitch data sheet as previously defined in Step 7.
- f_s is the minimum switching frequency from TinySwitch data sheet.
- Not the cancellation effect between the over-temperature variations of I_p and f_s resulting in the additional 1/0.9 term.
- Z is the loss allocation factor.

Primary Inductance (L_p) Tolerance

For transformer design manufacturability, the design engineer needs to provide the desired tolerance of the primary inductance. If no reference for the tolerance, good design approach and typically used tolerance is $\pm 10\%$ of the calculated primary inductance (L_p).

In order to ensure the minimum primary inductance requirement, the $+10\%$ should be added on the total required primary inductance.

Step 10 – Transformer Design

- Calculate turns ratio N_p/N_s :

$$\frac{N_p}{N_s} = \frac{V_{OR}}{V_o + V_d}$$

- Select core and bobbin. For a typical design, Table 5 gives recommendation for commonly available cores and power levels. This is however a conservative guideline; design iteration is recommended in order to have an optimized solution to meet the design specifications.

AN-18 Appendix A also provides a table of recommended core types for various power ranges. For single output designs, a triple insulated secondary simplifies transformer construction and allows the use of the smallest size core and bobbin for a given output power. Margin winding, which is suitable for both single and multiple output secondaries, will require wider bobbins and therefore, longer/taller cores. If there is no specific form factor requirement, it is best to start with the smallest EE type core for the power level. EE cores are usually the least expensive type. The two-digit number following the core type indicates the core size in mm. For 100kHz operation, the selection of core material is not very critical. TDK PC40 material is a good first choice. Other ferrite materials with similar characteristics are available from many manufacturers such as Philips 3C85 and its equivalent will also work at 100 kHz, and could be used if there is a cost advantage.

Once a core has been selected from the catalog, a suitable bobbin can be easily identified.

Manufacturer specified core parameters A_E , L_E , A_L and bobbin parameter BW are usually found in the same catalog.

- Calculate primary and secondary number of turns for peak flux density (B_p) not to exceed 3000 Gauss. Limit B_p to 2500 Gauss for low audio noise designs. Use the lowest practical value of BP for the greatest reduction in audio noise. See AN-24 for additional information regarding audio noise suppression technique.
- There are different means to determine number of turns for each winding. One is to calculate first the primary number of turns (N_p) by choosing maximum flux density B_p to be less than 3000 Gauss. Knowing L_p and I_p' from previous steps we can calculate NP as:

$$N_p = 100 \times I_p' \times \frac{L_p}{B_p \times A_E}$$

Where I_p' equals to maximum I_{LIMIT} .

Another way is to select the secondary number of turns, N_s which the spreadsheet applied. A good starting point is to pick the number for the secondary turns. Using 1 turn/volt for 100/115 VAC and 0.6 turn/volt for 230 VAC or universal inputs is a good assumption. As an example, for a 115 VAC and an output VO of 12 V plus the rectifier forward drop VD of 0.7, a 13 turn secondary would be used as the initial value. The primary number of turns NP is related to the secondary number of turns N_s by the ratio between V_{OR} and $V_o + V_d$.

- Calculate secondary number of turns, N_s :

$$N_p = N_s \times \frac{V_{OR}}{V_o + V_d}$$

- Similarly, the number of bias windings NB can be derived from

$$N_B = N_S \times \frac{V_B + V_{DB}}{V_0 + V_B}$$

V_B is the bias voltage, and V_{DB} is the bias rectifier forward voltage drop.

- Then after determining the primary number of turns N_p , another critical parameter that must be checked is the maximum flux density in the core (B_m).

$$B_m = \frac{100 \times I_p \times L_p}{N_p \times A_e}$$

Where, A_e is the effective cross sectional area of the core. The primary inductance L_p , calculated from Step 9. And I_p or the primary current which is already given.

If B_m is greater than 3000 Gauss, either the core cross sectional area (core size) or N_p must be increased to bring it within the 2000 to 3000 Gauss range. On the other hand, if B_m is less than 2000 Gauss, a smaller core or fewer turns on the primary can be used.

- Calculate gap length L_g . Gap length should be larger than 0.1mm to ensure manufacturability.

$$L_g = 40 \times \pi \times A_e \times \left(\frac{N_p^2}{1000 \times L_p} - \frac{1}{A_L} \right)$$

The core cross sectional A_e and ungapped effective inductance A_L can be found from the datasheets of the core. L_g is usually incorporated as an air gap ground into the center leg of the core and needs to be at least 51 µm or 2 mils for manufacturability. If L_g is less than 51 µm, once again the core size or N_p must be increased.

One other parameter always required by transformer manufacturer is the gapped core effective inductance A_{LG} , which can be determined only after N_p is fixed:

$$A_{LG} = 1000 \times \frac{L_p}{N_p^2}$$

Step 11 – Calculate Primary RMS Current I_{RMS} , Secondary Peak Current I_p , RMS Current I_{SRMS} and Output Ripple Current I_{RIPPLE}

Continuous Mode

- Calculate primary RMS current I_{RMS}

$$I_{RMS} = I_p \times \sqrt{D_{MAX} \times \left(\frac{K_{RP}^2}{3} - K_{RP} + 1 \right)}$$

- Calculate secondary peak current I_{SP} and can be derived from the primary peak current I_p and the turns ratio between primary and secondary N_p/N_s

$$I_{SP} = I_p \times \frac{N_p}{N_s}$$

- Calculate secondary RMS current I_{SRMS} . The K_{RP} of the secondary is always identical to that of the primary, since it is only a reflected version of the primary current with the duty cycle (1-D). Therefore, the secondary RMS current I_{SRMS} can be expressed in a manner similar to the primary RMS current, only with D_{MAX} replaced by $(1 - D_{MAX})$.

$$I_{SRMS} = I_{SP} \times \sqrt{(1 - D_{MAX}) \times \left(\frac{K_{RP}^2}{3} - K_{RP} + 1 \right)}$$

I_{RIPPLE} is the RMS ripple current of the output capacitor and it is calculated as:

$$I_{RIPPLE} = \sqrt{I_{SRMS}^2 - I_o^2}$$

I_o is the power supply output current which can be calculated as:

$$I_o = \frac{P_o}{V_o}$$

Step 12 – Determine Wire Gauge Both on Primary and Secondary

From the core and bobbin size, it is possible to determine the outside diameter of the primary wire OD in mm that is required to accommodate the primary turns on one or two full layers allowing for margins as appropriate.

$$OD = \frac{BW_E}{N_p}$$

BW_E is the effective bobbin width, which takes into account physical bobbin width BW , margins M (all in mm), and the number of winding layers L :

$$BW_E = L \times [BW - (2 \times M)]$$

The closest standard magnet wire gauge that is less than or equal to this diameter can be selected. Determine the bare conductor diameter DIA of this wire gauge using information from a wire table. The next step is to find out if this conductor size is sufficient for the maximum I_{RMS} . The current capacity for magnet wire is specified of "Circular mile per Amp" or CMA, which is the inverse of current density:

$$CMA = \frac{1.27 \times DIA^2 \times \frac{\pi}{4}}{I_{RMS}} \times \left(\frac{1000}{25.4} \right)^2$$

If the CMA is less than 200, a larger gauge wire is needed to handle the current. This could be accommodated by adding a second layer if there is only one existing layer and/or by using a larger core/bobbin and/or smaller N_p . On the other hand, a CMA greater than 500 would indicate that a smaller core/bobbin and/or larger N_p could be used.

Note that in the AN-17 spreadsheet, DIA is actually derived from OD using an empirical equation. A practical wire size, AWG, is determined according to DIA (see AN-18 Appendix A, Table 2 for wire size information). CMA is then calculated from AWG.

With the secondary RMS current I_{SRMS} available, the minimum secondary wire diameter DIAS (in mm), can be calculated as follows:

$$DIA_s = \sqrt{\frac{4 \times CMA \times I_{SRMS}}{1.27 \times \pi}} \times \frac{25.4}{1000}$$

If the required secondary wire diameter turns out to be larger than that of the AWG #26 wire size which corresponds to twice the skin depth at 100 kHz, a parallel configuration of windings using a gauge equal to or smaller than 26 AWG should be used to provide the same effective cross sectional area. The parallel windings must have identical number of turns equal to N_s . For example, if the equation above indicates a 23 AWG wire, a winding consisting of N_s turns of two parallel strands of 26 AWG will be a good choice.

Note that if triple insulated wire is to be used for secondary, the insulated wire diameter is actually larger than DIAS by twice the thickness of the insulator. Therefore, the maximum outside diameter ODS (in mm) must be calculated:

$$OD_s = \frac{BW - (2 \times M)}{N_s}$$

A triple insulated wire should be specified with a conductor diameter equal to or greater than DIA_s and insulated outside diameter equal to or less than OD_s .

As can be seen from steps 10 to 12, the transformer design is a highly iterative process in itself. When N_p is changed, N_s and N_b will change according to ratios already established. Similarly, any change in core size requires a recalculation of CMA, B_m and L_g to make sure that they are within the specified limits. Table 17 shows the relation and effect upon varying the number of layers (L), secondary number of turns (N_s) and Core/Bobbin.

| | Maximum Flux Density (B_m) | Gap Length (L_g) | Current Capacity (CMA) |
|-------------------------------------|--------------------------------|----------------------|------------------------|
| Number of Layers (L) | ↑ | — | ↑ |
| Secondary Number of Turns (N_s) | ↑ | ↓ | ↑ |
| Core | ↑ | ↓ | ↑ |

Table 20. Iteration Relation of L, N_s and Core.

Step 13 – Determine Output Short-Circuit Current I_{os}

- Calculate maximum output short-circuit current I_{os} from I'_p and N_p/N_s , where I'_p is the maximum I_{LIMIT} from TinySwitch data sheet and N_p/N_s is the turns ratio from Step 10.

$$I_{os} = I'_p \times \frac{N_p}{N_s} \times k$$

Where k is the peak RMS current conversion factor.

- The value of k is determined based on empirical measurements: k = 0.9 for Schottky diode and k = 0.8 for PN junction diode.
- Check I_{os} against diode current rating I_D . If necessary, choose higher current diode.

Step 14 – Select Output Capacitor

ESR is the most important parameter for output filter capacitor selection. Capacitor ESR directly determines the output ripple voltage of the power supply and the ripple current rating of the capacitor. In general, selecting a high ripple current rated capacitor results in an acceptable value of ESR.

$$ESR = \frac{V_{RIPPLE}}{I_{SP}}$$

Ripple current is typically specified at 105 °C ambient which is much higher than the ambient temperature required in most applications. Therefore, it is possible to operate the capacitor at higher ripple currents determined by a multiplier factor from the capacitor data sheet.

Actual ripple current of the capacitor can be calculated as follows:

$$I_{RIPPLE} = \sqrt{I_{SRMS}^2 - I_o^2}$$

Where I_{SRMS} is the secondary winding RMS current and I_o is the DC output current.

- Choose output capacitor with RMS current rating equal to or larger than output ripple current.
- Use low ESR electrolytic capacitor rated for switching power supply use.
- Example are KZH series from UCC, UHD or UHW series from Nichicon, and EEU series from Panasonic.

For actual output capacitance value is of secondary importance. As long as the capacitance contribution is negligible to the ripple. And this will hold as true by following the selected actual capacitance value as reflected by the equation below for C_{OUT} :

$$C_{OUT} >> \frac{I_{OUT} \times D_{MAX}}{V_{RIPPLE} \times f_{SW}}$$

Where,

C_{OUT} is the actual capacitance value.

I_{OUT} is the DC output current.

D_{MAX} is the maximum duty cycle.

V_{RIPPLE} is the required ripple voltage of the output.

f_{SW} is the switching frequency of operation of the power supply.

Step 15 – Select Output Post Filter

If the measured switching ripple voltage at the output capacitor is higher than the required specification, an LC post filter consisting of a 2.2 to 4.7 μ H inductor or ferrite bead (only for output current < 1 A) with a low ESR electrolytic capacitor is recommended. This will provide a lower cost solution compared to increasing the capacitance value and/or lowering the ESR of the main output filter capacitor.

Step 16 – Select Bias Rectifier.

Bias rectifier selection is similar to output rectifier selection with the exception that since the bias winding carries very little current (typically less than 10 mA). The considerations for current capacity and very fast recovery no longer apply.

The peak inverse voltage across the bias rectifier diode is given by:

$$PIV_B = V_B + \left(V_{MAX} \times \frac{N_B}{N_p} \right)$$

Step 17 – Select Bridge Rectifier Based on Input Voltage V_{ACMAX} and Input RMS Current I_{ACRMS}

Maximum operating current for the input bridge rectifier occurs at low line:

$$I_{ACRMS} = \frac{P_0}{\eta \times V_{ACMIN} \times PF}$$

PF is the power factor of the power supply. Typically, for a power supply with a capacitor input filter, PF is between 0.5 and 0.7. Use 0.5 if there is no better reference data available.

Select the bridge rectifier such that:

- $I_D > 2 \times I_{ACRMS}$, where I_D is the rated RMS current of the bridge rectifier.
- $V_R > 1.25 \times 1.414 \times V_{ACMAX}$; where V_R is the rated reverse voltage of the rectifier diode.

Step 18 – Design Complete for Continuous Current Mode (CCM) Operation of Flyback Power Supply

II. Discontinuous Mode Operation

This section is dedicated for the step by step procedure for design implementing discontinuous mode operation.

Step 1 – Follow the Step 1 to 5 Procedures from Part I of In-Depth Information

Step 2 – Determine Primary Peak Current I_p , Calculate Maximum Duty Cycle D_{MAX} for Discontinuous Mode of Operation Based on V_{MIN} , P_o and I_p

- Primary peak current is 90% of minimum I_{LIMIT} from the data sheet of the selected TinySwitch. $I_p = 0.9 \times I_{LIMIT}$ minimum
- Calculate maximum duty cycle D_{MAX} for discontinuous mode of operation as:

$$D_{MAX} = \frac{2 \times P_o}{\eta \times V_{MIN} \times I_p}$$

Step 3 – Calculate K_{DP} from V_{MIN} , V_{OR} and D_{MAX}

In Discontinuous Current Mode or DCM operation, the secondary current is zero when the MOSFET turns on. Figure 70 illustrates the primary drain current and secondary rectifier currents in DCM operation.




Figure 70. Primary Drain and Secondary Rectifier Current in DCM Operation.

- K_{DP} is the ratio between the off-time of the switch and the reset time of the core:

Step 4 – Check K_{DP} to Ensure Discontinuous Mode of Operation

With discontinuous mode of operation, generally, the output filter is smaller, output rectifier is inexpensive using a PN junction diode, EMI and noise are lower.

Fully discontinuous mode of operation (discontinuous under all conditions) may be necessary in some applications to meet specific requirements such as very low output ripple voltage. Use of RC snubber, and/or PN junction diode as output rectifier also demand full discontinuous mode of operation. This can be accomplished by

raising V_{OR} higher if necessary. To keep the worst case drain voltage below recommended level of 725V for TinySwitch-4 device, V_{OR} should be kept below 135 V.

Mostly discontinuous mode of operation ($K_{DP} > 1$) refers to a design in discontinuous mode under most situations, but do have the possibility of operating in continuous mode occasionally.

Continuous mode operation ($K_{DP} < 1$) provides higher output power. In this mode a Schottky output diode should be used to prevent longer diode reverse recovery time that could exceed leading edge blanking period (t_{LEB}).

Step 5 – Check for Fully Discontinuous Operation

$$K_{DP} > (1 - D_{MAX}) / (0.67 - D_{MAX}): \text{Fully discontinuous.}$$

0.67 is the reciprocal of the percentage of duty cycle relaxation caused by various parameters such as the tolerance in TinySwitch current limit and frequency.

Recalculate VOR as:

$$V_{OR} = \frac{K_{DP} \times V_{MIN} \times D_{MAX}}{1 - D_{MAX}}$$

- If $V_{OR} < 135$ V, go to Step 6.
- If $V_{OR} > 135$ V, go back to first section of the In-depth Information Step 5 and select higher current TinySwitch.

Step 6 – Calculate Primary Inductance L_P for Discontinuous Mode

$$L_P = \frac{10^6 \times P_o}{K_{RP} \times \left(1 - \frac{K_{RP}}{2}\right) \times \frac{1}{0.9} \times I_p^2 \times f_s} \times \frac{Z \times (1 - \eta) + \eta}{\eta}$$

Where:

I_p is the minimum I_{LIMIT} from TinySwitch data sheet.

f_s is minimum switching frequency from TinySwitch data sheet.

Please note the cancellation effect between the over-temperature variations of I_p and f_s resulting in the additional 1/0.9 term.

Z is loss allocation factor. If $Z = 0$, all losses are on the primary side.

If $Z = 1$, all losses are on the secondary side. If no reference,

$Z = 0.5$ is a reasonable starting point.

Step 7 – Transformer Design

Transformer design steps done on continuous mode operation is also applicable for DCM. For Step 7, transformer design for discontinuous mode operation, Step 10 of Part I design equations and procedures will be applied.

Step 8 – Calculate Primary RMS Current I_{RMS} and Secondary RMS Current I_{SRMS}

Discontinuous Mode:

- Calculate primary RMS current I_{RMS} .

$$I_{RMS} = \sqrt{D_{MAX} \times \frac{I'_P}{3}}$$

Where I'_P equals to maximum I_{LIMIT} .

- Calculate secondary RMS current I_{SRMS} .

$$I_{SRMS} = I_{SP} \times \sqrt{\frac{1 - D_{MAX}}{3 \times K_{DP}}}$$

Where $I_{SP} = I'_P \times [N_p/N_s]$ and $I'_P = I_{LIMITMAX}$.

- Choose wire gauge for primary and secondary windings based on I_{RMS} and I_{SRMS} .
- In some designs, a lower gauge (larger diameter) wire may be necessary to maintain transformer temperature within acceptable limits during continuous short-circuit conditions.
- Do not use wire thinner than 36 AWG to prevent excessive winding capacitance and to improve manufacturability.

Step 9 – Determine Wire Gauge Both on Primary and Secondary

Wire gauge calculation both on primary and secondary steps in Part I is also applicable for discontinuous mode. For Step 9 of discontinuous mode, design equations and procedures on Step 12 of Part I will be applied.

Step 10 – Determine Output Short-Circuit Current I_{os} and Selection of Output Capacitor (C_{out}), Output Post Filter, Bias Rectifier and Bridge Rectifier

The calculation and selection of other design parameters such as output short-circuit (I_{os}), output capacitor (C_{out}), output post filter, bias rectifier and bridge rectifier had the same calculations as in Part I. For Step 10 of discontinuous mode operation, the Steps 13 to 17 of Part I design equations and procedures will be applied.

Step 11 – Design Complete for Discontinuous Current Mode (DCM) Operation of Flyback Power Supply

| Revision | Notes | Date |
|----------|------------------|-------|
| A | Initial release. | 11/20 |

For the latest updates, visit our website: www.power.com

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

Patent Information

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations patents may be found at www.power.com. Power Integrations grants its customers a license under certain patent rights as set forth at www.power.com/ip.htm.

Life Support Policy

POWER INTEGRATIONS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS. As used herein:

1. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii) whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in significant injury or death to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Power Integrations, the Power Integrations logo, CAPZero, ChiPhy, CHY, DPA-Switch, EcoSmart, E-Shield, eSIP, eSOP, HiperLCS, HiperPLC, HiperPFS, HiperTFS, InnoSwitch, Innovation in Power Conversion, InsOP, LinkSwitch, LinkZero, LYTSwitch, SENZero, TinySwitch, TOPSwitch, PI, PI Expert, PowiGaN, SCALE, SCALE-1, SCALE-2, SCALE-3 and SCALE-iDriver, are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2022, Power Integrations, Inc.

Power Integrations Worldwide Sales Support Locations

World Headquarters

5245 Hellyer Avenue
San Jose, CA 95138, USA
Main: +1-408-414-9200
Customer Service:
Worldwide: +1-65-635-64480
Americas: +1-408-414-9621
e-mail: usasales@power.com

China (Shanghai)

Rm 2410, Charity Plaza, No. 88
North Caoxi Road
Shanghai, PRC 200030
Phone: +86-21-6354-6323
e-mail: chinasonsales@power.com

China (Shenzhen)

17/F, Hivac Building, No. 2, Keji Nan
8th Road, Nanshan District,
Shenzhen, China, 518057
Phone: +86-755-8672-8689
e-mail: chinasonsales@power.com

Germany

(AC-DC/LED/Motor Control Sales)
Einsteinring 24
85609 Dornach/Aschheim
Germany
Tel: +49-89-5527-39100
e-mail: eurosales@power.com

Germany (Gate Driver Sales)

HellwegForum 3
59469 Ense
Germany
Tel: +49-2938-64-39990
e-mail: igbt-driver.sales@power.com

India

#1, 14th Main Road
Vasantanagar
Bangalore-560052 India
Phone: +91-80-4113-8020
e-mail: indiasales@power.com

Italy

Via Milanese 20, 3rd. Fl.
20099 Sesto San Giovanni (MI) Italy
Phone: +39-024-550-8701
e-mail: eurosales@power.com

Japan

Yusen Shin-Yokohama 1-chome Bldg.
1-7-9, Shin-Yokohama, Kohoku-ku
Yokohama-shi,
Kanagawa 222-0033 Japan
Phone: +81-45-471-1021
e-mail: japansales@power.com

Korea

RM 602, 6FL
Korea City Air Terminal B/D, 159-6
Samsung-Dong, Kangnam-Gu,
Seoul, 135-728, Korea
Phone: +82-2-2016-6610
e-mail: koreasales@power.com

Singapore

51 Newton Road
#19-01/05 Goldhill Plaza
Singapore, 308900
Phone: +65-6358-2160
e-mail: singaporesales@power.com

Taiwan

5F, No. 318, Nei Hu Rd., Sec. 1
Nei Hu Dist.
Taipei 11493, Taiwan R.O.C.
Phone: +886-2-2659-4570
e-mail: taiwansales@power.com

UK

Building 5, Suite 21
The Westbrook Centre
Milton Road
Cambridge
CB4 1YG
Phone: +44 (0) 7823-557484
e-mail: eurosales@power.com