Practice 8. Deliverable

PERFORMANCE AND CONFIGURATION OF MEMORY MODULES

Name and surname:	
GROUP:	

Proposed exercises: Obtaining the characteristics of SDRAM memory modules

Information provided by the CPU-Z program for the example computer under the SPD tab.




Figure 3. Memory module characteristics provided by the manufacturer

Timing parameters of the computer memory example:




Figure 4. Main timing parameters of the memory module according to its working frequency

PART I. Analysis of the memory configuration of the example equipment

1. From the data provided by the data sheet of the modules (file kvr1333d3n9_4g.pdf) and the CPU-Z program (Figures 3 and 4), fill in the following table. Recall that Figure 3 shows information only of one slot, but there is a second one with identical characteristics.

(2.5 puntos)

Information about the capacity and organization of memory	y modules	
Total number of DIMMs		
Size of the DIMMs that constitute the memory Expressed in MB		
Total size of available main memory Expressed in GB		
Capacity in words x word_size of the DIMMs		
Number of memory channels		
Number of chip rows in each module		_
Memory chips capacity of the modules (expressed in words × word_size)		
Total number of memory chips contained in a module		
Type of module memory chips (DDR, DDR2, DDR3, DDR4)		
Information about work frequency and bandwidth of the mo	odules	
Clock frequency of the the external buses of the modules used in the equipment on which CPU-Z was executed		
Peak bandwidth of the modules used in the equipment on which CPU-Z was executed Expressed in MB/s		
Standard nomenclature of the modules used in the equipment in which CPU-Z was executed (PC-xx00, PC2-xx00, PC3-xxx00, PC4-xxx00)		_
Maximum clock frequency to which the external buses of the module memory chips could work		_
Maximum transfer rate that the memory modules could reach (words that are transferred per second)		
Expressed in millions of transfers per second (MT/s)		

Peak band	dwidth that the memory r			
	data sheet indicates that the value 1600 mean?	the module memory chip		3-1600 type. Wh 0.5 puntos)
			,	<u> </u>
kvr13	rtir de los datos proporci 333d3n9_4g.pdf) y el pro rincipales parámetros tem	grama CPU-Z, rellénese la	•	con los valores (0.5 puntos)
	t _{CK} (ciclo de reloj)			
	T _{RAS}			_
	T _{RC}			
case that th	T _{RFC} ber of clock cycles must alway. ne clock cycle (t _{CK}) is not explici emory module has been progra	itly indicated in the data sheet,		
e case that the which the mo	ber of clock cycles must alway. ne clock cycle (t _{ck}) is not explici	itly indicated in the data sheet, ammed through its SPD. AM chip in the standard	it should be calculated format established	ed from the freque
4. Expre	ber of clock cycles must always the clock cycle (tck) is not explici emory module has been progra ess the timing of the SDR ron Device Engineering Co	itly indicated in the data sheet, ammed through its SPD. AM chip in the standard puncil): JEDEC #X: CL- TRCD	format establishe - T _{RP} - T _{RAS}	ed from the frequenced by JEDEC (Jo 0.5 puntos)
4. Expre Electr 5. What	ber of clock cycles must always the clock cycle (tck) is not explicite mory module has been programs the timing of the SDR aron Device Engineering Columbia. JEDEC # :	itly indicated in the data sheet, ammed through its SPD. AM chip in the standard puncil): JEDEC #X: CL- TRCD CL if the working frequency?	format established and the calculated format established and the calculated from the c	ed from the frequenced by JEDEC (Jo. 0.5 puntos) ernal buses of (0.5 punto) e start of the re
4. Expre Electr 5. What	ber of clock cycles must always the clock cycle (tcx) is not explicite mory module has been programs. State timing of the SDR fron Device Engineering Column JEDEC # : t would be the value of ory modules was 500 MH	itly indicated in the data sheet, ammed through its SPD. AM chip in the standard puncil): JEDEC #X: CL- TRCD CL if the working frequency?	format established and the calculated format established and the calculated from the c	ed from the frequence by JEDEC (Job 0.5 puntos) ernal buses of (0.5 puntos) e start of the replace of the replace is obtained

PART II. Read chronogram for 3 four-word blocks. ► Using the data shown in Figure 2 and the timing parameters obtained in Part I, represent on the chronogram the timing of: i) the successive command issue, ii) the corresponding row and column addresses and, iii) the data transfer corresponding to the access to 3 blocks belonging to different rows of the same bank. The commands are: ACTIVATION (A) and READ (R). The address can be rows (Fi) or columns (Ci), where the subscript indicates the order number of the block (0 ... 2) to which they refer. Finally, the data will be expressed as D_i, where the subscript i refers to the word (0 ... 3) within each of the blocks. In addition, the clock cycles in which precharges are performed must be marked with a (P) on the command line. Remember that since it is a DDR SDRAM, two words are transferred in each clock cycle. Note: It is not necessary to represent the issue of the NOP commands

	T1	T2	Т3	T4	T5	T6	T7	T8	T9	T10	T11	T12	T13	T14	T15	T16	T17	T18	T19	T20	T21	T22	T23	T24	T25	T26	T27	T28	T29	T30	T31	T32	T33	T34	T35	T36
Command																																				
Address																																				
Data																																				
	T37	7 T38	T39	T40	T41	T42	T43	T44	T45	T46	T47	T48	T49	T50	T51	T52	T53	T54	T55	T56	T57	T58	T59	T60	T61	T62	T63	T64	T65	T66	T67	T68	T69	T70	T71	T72
Command																																				
Address																																				
Data																																				
	T73	3 T74	T75	T76	T77	T78	T79	T80	T81	T82	T83	T84	T85	Т86	T87	T88	T89	T90	T91	T92	Т93	T94	T95	Т96	T97	T98	T99	T100	T101	T102	2 T10:	3 T104	T105	T10€	T107	T108
Command																																				
Address																																$\overline{\Box}$				
Data																																				

PART III. Analysis of the student's computer memory configuration

To carry out this part of the practice, the student must install the CPU-Z program on his personal computer, either from the file provided in PoliformaT or through the link: http://www.cpuid.com/softwares/cpu-z.html

The file must be executed on the student's computer to know the most important characteristics of the system. The obtained memory information must be completed with the data extracted from the data sheet provided by the chip manufacturer. Commonly, this data sheet is easy to obtain through a query in any search engine.

For example, for a memory manufactured by Kingston whose identification was KHX1600C10D3B1/8G (Part Number), it would suffice to type in any search engine "Kingston KHX1600C10D3B1/8G" to obtain the corresponding data sheet.

1. Copy and paste the screenshots corresponding to the SPD and Memory labels obtained from the execution of CPU-Z on your computer, equivalent to those shown in Figures 3 and 4.

(0.5 puntos)

2. From the data provided by the CPU-Z program about the memory configuration of the equipment in which it was installed, fill in the table below:

(0.5 punts)

	(0.5 puntos)
Identification of the memory provided by the manufacturer	
Total number of DIMMs	
Total size of available main memory	
Expressed in GB	
Clock frequency of the external buses of the SDRAM modules	
Expressed in MHz	
Clock cycle to which the external buses of the SDRAM modules work	
Expressed in ns	
Peak bandwidth of the SDRAM modules Expressed in MB/s	
Standard nomenclature of the modules used in the analyzed equipment	
(PC-xx00, PC2-xx00, PC3-xxx00, PC4-xxx00)	

	JEDEC (Joint Electron	n Device Engineering Coun	cil): JEDEC #X: CL- T _{RCD} - T _{RP} - T _{RAS} (0.25 puntos)
	JEDEC #	:	
4.		on (sending the ACTIVATIO	ry modules accounted from the start ON command) until the first data of (0.25 puntos)
		Clock cycles	ns
Α	ccess time		
5.	equipment according the end of this deliver	g to CPU-Z. Attach a coperable.	modules installed in the analyzed y of such data sheet as an annex to (0.25 puntos) -Z does not correspond to the real one, which
	can be observed by open	ing the device and examining th	e legend contained on the installed DIMMs. If ow the authentic identification of the modules
6.		heet of the memory mod d by CPU-Z), fill in the table	lules you have located (according to e below: (0.5 puntos)
Сар	acity in words x word	_size of the DIMMs	
Nur	mber of chip rows in 6	each module	
Tot	al number of memory	chips contained in a mod	ule
Мо	dule memory chips ca	apacity	
(Ехр	ressed in words × word_s	ize)	
	e of module memory	chips	
	•	ncy to which the extended mory chips could work	rnal
cou		that the memory mode are transferred per second fers per second (MT/s)	
	k bandwidth that the r	nemory modules could read	h

3. Represent the timing of the SDRAM chip in the standard format established by

Insert here the screenshots obtained after executing the CPU-Z program
Insert here manufacturer's data sheet