

#### 4.3 Latches and Flip-flops (1): The D Latch

- If CLK = 1, the latch is transparent → enabled (Rt= Dt)
  - (we can see D from Q)
  - D is transmitted to Q as in a buffer
- If CLK = 0, the latch is opaque -> disabled
  - (we can see nothing from Q)
  - Q stores the old value independently of D → Memory (At= 4t-1)
- Also called transparent or level-triggered latch




#### 4.3 Latches and Flip-flops (2): Design of a D Latch from transmission gates

Multiplexer selects D or holds Q




### 4.3 Latches and Flip-flops (3): Latch D operation



## 4.3 Latches and Flip-flops (4): The D Flip-flop


At = Dt

- When CLK has a rising edge, D passes to Q
- Otherwise, Q holds its old value (Qt= Qt-1)
- Also called edge-triggered flip-flop, master-slave flip-flop -> Implementation as a Master-slave




## 4.3 Latches and Flip-flops (6): Design of a D Flip-flop

Master-slave design from latches:




# 4.3 Latches and Flip-flops (6): D Flip-flop operation



#### 4.4 CMOS special outputs (1)

- Open-drain output (o.d)
- Open-drain CMOS NAND
- R<sub>PU</sub> is required




circuit (IC)

7

#### 4.4 CMOS special outputs (2)

- Tri-state output:
  - Tri-state inverter





- Tri-state buffer (not inverting buffer):
  - Inverter+Tri-state inverter