UNIT 4. CMOS

- 2.2. Given the following circuit and assuming that A and B have digital levels, which of the statements is TRUE: $\nabla_{\text{V}_{DD}}$
- A) The circuit is a multiplexer with inverted output. \times
- B) The logic function implemented is:


$$Z = S \cdot \overline{B} + \overline{S} \cdot \overline{A} \qquad \mathbf{X}$$

(C) The logic function implemented is:

$$Z = S \cdot B + \overline{S} \cdot A$$


D) Transmission gates degrade circuit the logic levels. \times

5=0=> 2=A \ 2=5A+5B 5=1=> 2-B




UNIT 4. CMOS

2.3. Make a design of two-input XOR gate based on CMOS transmission gates and additional logic gates if necessary. Tip: Use the basic structure of a 2-channel multiplexer.



UNIT 4. CMOS

2.4 Analyze the following circuit based on CMOS transmission gates. This is a:



- A) XOR gate with inputs A and B
- B) Two-channel (A and B) multiplexer with a selection input C
- C) D latch, with data input B, enable input A and state variable Q=C
- D) RS latch, with R=A, S=B and state variable Q=C