


5.10 From the following NMOS inverter circuit: Calculate the limit values of the input voltage Vi to make the transistor working in switching mode: Vi between cut-off and saturation and Vi between saturation and ohmic region. Note: in this second point, we recommend using the saturation equation .





5.5 The following circuits are two-input NMOS gates.

Note: For the left circuit, do the calculations for one or two transistors conducting. Use the simplified expression for the ohmic region $R_{DS(ON)}$.



In addition to theoretical analysis, simulate the circuit using PSpice. Use the parts: VDC, EGND, r, MbreakN3. Double click on MOSFET symbol and fix: L = 1u, W = 2u. To specify VT and K, see exercise 3.1. Vo is just a label, do not place any VDC at that point.

```
We will replace the DC source VDC of inputs (Va y Vb) for a source of type VPULSE. Specify the following parameters:
```

V1 = 0V (low level)

V2 = 5V (high level)

TD = 10n for Va and 30n for Vb (initial delay time)

TR = 2n (rise time)

TF = 2n (fall time)

PW = 40n (high level duration-pulse widht)

PER = 100n (period time)

Do not modify the rest of parameters


Put two separate voltage markers (Voltage / Level Marker) at the input and the output.


Select Transient simulation type and disable DC Sweep, using the Analysis / Setup / Transient menu.


In Transient window, indicate Print step = 1n, Final time = 120n.


Simulate and observe all combinations of input and output values.

This type of simulation is particularly suitable for digital gates, which have inputs and outputs. It is also highly recommended to simulate other circuits of this set of exercises. See Laboratory 5 as reference.










6.3 The circuit of the figure is a simple MOSFET transistor-based logic gate. It is requested:

Data:

$$Sat:I_{DS} = K (V_{GS} - V_T)^2$$

Ohmic: $I_{DS} = 2K (V_{GS} - V_T)V_{DS}$



[A] Calculate the value of the output voltage Vo when Va = 3.5V and Vb = 0.5V, and the state of each transistor (Justify the answer).

Vo =	
M1 region:	
M2 region:	

[B] If Vb = 0V and the output Vo = 0.2V, what is the value of the input voltage that produces this output voltage? (Assume transistor M1 in ohmic region, and calculate the equivalent resistance value of transistor R_{DS(ON)})

R _{DSON} =	
Va =	


[C] As already mentioned, the circuit corresponds to a logic gate. Indicate the logic function of the output Vo in terms of inputs Va and Vb, and the logic family to which it belongs..

Logic function:	
Logic Family: (TTL,	
CMOS, NMOS o PMOS)	

Va: 3.5V>VT => 40N 15= 0.5V L VT= RZOFF K=0.2, VT=3 assume of saturated a) IOS= K(V68-VT)=0 = 0.2(3.5-3)= 0.05 m A b) Vo= Vos= VDD-50IDS= 5-50.0.05= 2.5V VDS > Vos-VT= 0.5V=> Saturated ay -> saturated d2 -> cut-off

[B]

$$V_0 = 0 \Rightarrow 0_{20} = 0$$
 $V_0 = 0 \Rightarrow 0_{20} = 0$
 $V_0 = 0 \Rightarrow 0_{20} = 0$



Va Vs	Q d2	10
00	OFF OFF	"/"
05	OFF ON	"0"
50	ON OFF	"0"
55	ON ON	100

O=A+B (NOZ)