



Active loads. Pseudo-NMOS Logic




$V_G = 0; V_S = V_{DD}$
 $V_{GS} = -V_{DD} < -V_T \Rightarrow \text{PMOS ON}$

Inverter



NAND




NOR

*PMOS smaller
 but it is
 always
 conducting \Rightarrow
 No switching*

- PMOS transistor always conducting
- Saving Silicon area (no Rpull-up necessary)
- Used in ROM, PLA and FLASH

Active loads. Pseudo-NMOS Logic





Transference curve versus
channel size (W/L)

The MOSFET in switching mode. Applications

We can control:


- Leds
- Relays
- Motors



Switch pushed $\rightarrow V_{GS} = V_{DD} \rightarrow$ Mosfet On (closed switch) \rightarrow LED ON

Switch released $\rightarrow V_{GS} = 0 \rightarrow$ Mosfet off (open switch) \rightarrow LED OFF

2.4 NMOS logic gates



Let's assume:

"0" = 0V


"1" = 5V

$$0 = \overline{A + B}$$

Transistors in parallel

Va	Vb	M1(OFF/ON)	M2 (OFF/ON)	Vo
0	0	OFF	OFF	1
0	1	OFF	ON	0
1	0	ON	OFF	0
1	1	ON	ON	0

2.4 NMOS logic gates



Let's assume:

"0" = 0V

"1" = 5V

$$0 = \overline{A \cdot B}$$

Transistors in series

V_a	V_b	M1(OFF/ON)	M2 (OFF/ON)	V_o
0	0	OFF	OFF	1
0	1	OFF	OFF	1
1	0	OFF	OFF	1
1	1	ON	ON	0