
## **UNIT 4. CMOS**

1.4. Design a XOR function with complementary CMOS logic. Estimate the number of transistors and compare with a traditional design based on logic gates.

Note:  $F = A \oplus B = \overline{AB} + A\overline{B}$ 



## **UNIT 4. CMOS**

2.1. Given a NMOS transmission gate with a transistor of |VT| = 1.5V. A voltage of 0V is applied to the input and 5V to gate terminal G. What voltage is obtained at its output?:

A) 5V B) 0V C) 3.5V

D) 1.5V

Vi D 5 Vo

V65 > VT=> V6-V5>VT=>
V5 \( \text{V6} - \text{VT}; \text{V0} \( \text{V6} - \text{VT} = 3.5\text{V}