


# Unit 2: THE MOSFET transistor



# Objectives

At the end of this chapter, the student should:

- Know the importance of MOSFET transistors in the development of computers, knowing their characteristics and their relationships with the success of the digital world.
- Know the operating principles of MOSFET transistors, their characteristic curves and operating regions.
- Solve simple DC circuits with one or more transistors.
- Understand MOSFET operation inside basic circuits and digital switching systems.
- Known protection techniques for MOSFETs inputs

# Unit 2: Contents

## 2.1 Introduction

## 2.2 Basic principles of operation

- Operating regions
- Biasing

## 2.3 The MOSFET in switching mode

## 2.4 NMOS logic gates

## 2.5 Protecting circuits for MOSFET transistors

## 2.6 Summary

# Bibliography

## *THEORY:*

- A.R.Hambley, “Electronics” (2<sup>a</sup> Ed.)”, Prentice Hall, 2002.
- M.H.Rashid, “Microelectronic circuits. Analysis and design”, Thomson, 2002.
- N. R. Malik, “Electronic circuits: analysis, simulation and design”, Prentice Hall, 2000.
- R. Boylestad, L. Nashelsky, “Electronics, circuit theory”, Pearson, 2009.
- A.P. Malvino, D.J. Bates, “Electronic principles”, Mc Graw Hill, 2007.

## *PROBLEMS:*

- G. Benet, J. V. Benlloch, V. Busquets, D. Gil, P. Pérez: “Ejercicios resueltos de Tecnología de Computadores”, 2006.916

# 2.1 Introduction

FET = *Field Effect Transistor*

Current controlled by an electric field *(Voltage Control)*

Unipolar device *(Only ONE type of carriers ("n" or "p"))*  
*Symmetric*

JFET (Junction FET), Shockley, 1952

MOSFET (Metal-Oxide-Semiconductor FET)

Kahn y Atalla, 1960

Deplexion

Enhancement *(Used in digital apps)*

→ N Channel (NMOS Transistor)

→ P Channel (PMOS Transistor)

*Both used  
in  
CMOS*

# 2.1 Introduction(2)

- Some advantages:
  - High integration density=> VLSI
  - Versatility: R, C, switch,
  - Low power
  - High input impedance

*↳ Very Large  
Scale of  
Integration  
(Today 1 billion  
trans/chip)*


- Some drawbacks:
  - Slower than BJT
  - Less linearity

*$I_D \neq \beta I_G$  (Voltage  
control)*


# 2.2 Basic principles of operation

## Internal structure:

N-channel Enhancement MOSFET (NMOS transistor):



## Symbols




*Gate: PolySilicon  
(High doped Si  
⇒ conductor)*

*Oxide: SiO<sub>2</sub>  
⇒ Insulator*

# NMOS Transistor: cross section

$L \rightarrow$  Length of channel (45nm)  
 $W \rightarrow$  Width (22nm)



Constants:

Transconductance  $K$  (mA/V<sup>2</sup>)

Threshold voltage  $V_T$  (V)

Pspice:  $K = (W/L) K_p / 2$

Pspice:  $V_T = v_{to}$

$\rightarrow$  not constant (In bipolar  $V_{BE(on)} = 0.7 = \text{cte}$ )




$$K = \left(\frac{W}{L}\right) \frac{K_p}{2} ; \quad K_p : \begin{matrix} \mu & C_{ox} \\ \downarrow & \downarrow \\ \text{Mobility of carriers} & \text{gate capacity} \end{matrix}$$

$$\mu \begin{cases} \mu_n \rightarrow \text{electrons (n channel)} \\ \mu_p \rightarrow \text{holes (p channel)} \end{cases}$$

$\mu_n > \mu_p ; \textcircled{\text{Si}} \Rightarrow \mu_n \approx 3\mu_p \Rightarrow \text{Smaller (narrower)}$   
 "n" channel transistors conducts as much as  
 bigger (wider) "p" channel transistors.

# Operating regions: channel formation



## Channel formation:


$V_{GS} > V_T$  : a N-type channel is formed between S and D

$V_{GS} \leq V_T$  : no channel is formed  $\rightarrow$  CUT-OFF

# Operating regions : linear region

*→ ohmic*

Assuming  $V_{GS} > V_T$ :



*Current flows through the channel from D to S ( $I_{DS} = I_D$ )*

Conducting condition:

$$V_{DS} > 0 \rightarrow I_{DS} > 0$$

# Working principles: linear region (2)

Condition:  $V_{DS} \leq V_{GS} - V_T$

V/I function:  $I_D = K [2(V_{GS} - V_T)V_{DS} - V_{DS}^2]$   
( $I_{DS}$ )

For small  $V_{DS}$ :

$$I_D \approx K [2 (V_{GS} - V_T) V_{DS}]$$

$$R_{DS} = \frac{V_{DS}}{I_{DS}}$$

$$R_{DS(on)} = R_{ON} \approx \frac{1}{2 \cdot K (V_{GS} - V_T)}$$

The MOSFET resistance decreases when K and  $V_{GS}$  increase

