



4.3 Latches and Flip-flops (1): The D Latch

- If $\text{CLK} = 1$, the latch is **transparent** \rightarrow *enabled ($Q_t = D_t$)*
 - (we can see D from Q)
 - D is transmitted to Q as in a buffer
- If $\text{CLK} = 0$, the latch is **opaque** \rightarrow *disabled*
 - (we can see nothing from Q)
 - Q stores the old value independently of D \rightarrow *memory ($Q_t = Q_{t-1}$)*
- Also called **transparent** or **level-triggered latch**






4.3 Latches and Flip-flops (2): Design of a D Latch from transmission gates

- Multiplexer selects D or holds Q



4.3 Latches and Flip-flops


(3): Latch D operation



4.3 Latches and Flip-flops

(4): The D Flip-flop


- When CLK has a rising edge, D passes to Q $Q_t = D_t$
- Otherwise, Q holds its old value $(Q_t = Q_{t-1})$
- Also called **edge-triggered flip-flop**, master-slave flip-flop \rightarrow *Implementation as a Master-slave*



4.3 Latches and Flip-flops




(6): Design of a D Flip-flop

- Master-slave design from latches:




4.3 Latches and Flip-flops

(6): D Flip-flop operation



4.4 CMOS special outputs (1)

- Open-drain output (o.d.)
- Open-drain CMOS NAND
- R_{PU} is required







Remember: Wired AND when connecting several (o.d.) outputs

Integrated circuit (IC)


4.4 CMOS special outputs (2)

- Tri-state output:
 - Tri-state inverter

EN → Enable



other:



- Tri-state buffer (not inverting buffer):
 - Inverter+Tri-state inverter

