

UNIT 4. CMOS

2.2. Given the following circuit and assuming that A and B have digital levels, which of the statements is TRUE:

A) The circuit is a multiplexer with inverted output. ✗



B) The logic function implemented is:

$$Z = S \cdot \bar{B} + \bar{S} \cdot \bar{A} \quad \times$$

C) The logic function implemented is:

$$Z = S \cdot B + \bar{S} \cdot A$$


D) Transmission gates degrade circuit the logic levels. ✗



$$\left. \begin{array}{l} S=0 \Rightarrow Z=A \\ S=1 \Rightarrow Z=B \end{array} \right\} Z = \bar{S}A + SB$$

UNIT 4. CMOS

2.3. Make a design of two-input XOR gate based on CMOS transmission gates and additional logic gates if necessary. Tip: Use the basic structure of a 2-channel multiplexer.




$$Z = \bar{S} E_1 + S E_2 \text{ (multiplexer)}$$

$$Z = \bar{A} B + A \bar{B} \text{ (XOR)}$$

$$\Rightarrow \begin{cases} S = A \\ E_1 = B \\ E_2 = \bar{B} \end{cases}$$

UNIT 4. CMOS

2.4 Analyze the following circuit based on CMOS transmission gates. This is a:



$A \rightarrow CLK$
 $B \rightarrow D$
 $C \rightarrow Q$ } latch

$CLK = \emptyset \Rightarrow \text{Memoria}$

$CLK = 1 \Rightarrow C = B$

- A) XOR gate with inputs A and B ✗
- B) Two-channel (A and B) multiplexer with a selection input C ✗
- ☒ C) D latch, with data input B, enable input A and state variable $Q=C$ ✓
- D) RS latch, with $R=A$, $S=B$ and state variable $Q=C$ ✗