UNIT 1: THE PROCESSOR

Estructura de Computadores (Computer Organization)

Course 2018/2019

ETS Ingeniería Informática

Universitat Politècnica de València

Unit goals

- To understand the resources needed for the execution of a simple, yet sufficient instruction subset of MIPS
- To understand the phases involved in the execution of instructions
- To design a simple datapath and hardwired control unit for a limited subset of MIPS
- To evaluate the design and to explore further alternatives
- Context: MIPS 32 architecture, using a reduced version of the MIPS R2000 processor

Unit contents


- 1 An overview of the MIPS32 architecture
- 2 Datapath design
 - Introduction
 - Instruction subset
 - Components
 - Execution phases
 - Complete datapath
 - R-type instructions
 - Memory access instructions
 - Conditional branch instruction (beq)
 - Unconditional branch instructions (j, jr) in lab session 10
- 3 Control unit design
 - Hardwired CU
 - Evaluation
 - Other alternatives

Bibliography

- D. Patterson, J. Hennessy. Computer organization and design. The hardware/software interface. 4th edition. 2009. Elsevier
 - Chapter 2 and chapter 4, sections 4.1 to 4.4
 - Annex D for further reading on microprogrammed control unit

1. MIPS32 architecture: an overview

Components of a computer system



Architecture vs. implementation

Architecture

- Denotes the instruction set, registers, memory management (including virtual memory), memory map, exception system, etc.
 - In summary, anything the system programmer needs to know about the underlying machinery

Implementation

 The realization of the features specified by the architecture – or how the processor applies the architecture specification

| Instruction set version (*) | Registers width | Processors |
|-----------------------------|--------------------|----------------|
| MIPS I | 32 | R2000, R3000 |
| MIPS II | 32 | R6000 |
| MIPS III | 64 | R4000 |
| MIPS IV | 64 | R5000, R10000, |
| MIPS V | 64 | - |


Further info:

Part 1: MIPS32 overview Unit 1: The processor

Main features of MIPS32 architecture

- RISC architecture (Reduced Instruction Set Computer)
 - A processor design especially amenable to pipelining (Unit 2)
 - MIPS = Microprocessor with Interlocked Pipeline Stages)
- 32-bit word size (largest data handled by single instruction)
- Main data sizes
 - byte (8-bit, B), half word (16-bit, H), word (32-bit, W)
- Load/store architecture
 - Only load and store instructions do access data in memory
 - All operands for arithmetic/logic instructions reside in registers
 - 3-operand A/L instructions (32-bit registers)
- Main operating modes
 - User restricted, for regular user programs
 - Kernel unrestricted, for the OS

Hardware model




Programming model – resources

CPU

- Thirty two 32-bit registers (\$0..\$31)
- Integer Arithmetic-Logic Unit
- HI and LO registers used for integer multiplication and division
- Program counter (PC) points to next instruction to execute. The PC is not architecturally-visible, but is indirectly modified by certain instructions
- Coprocessor 0
 - Control resources (OS calls, operating modes, interrupts...)
 - 4 registers shown in previous slide, but there are more
- Coprocessor 1 (floating-point unit, optional)
 - Thirty two 32-bit floating-point registers (\$f0..\$f31)
 - Floating-Point Unit
 - Single-precision arithmetic (32 registers)
 - Double-precision arithmetic (16 pairs of 32-bit registers)

Programming model – registers

| Name | Reg Nr. | Conventional use – not enforced by the hardware, except (*) |
|------------|-----------|---|
| \$zero | \$0 | Hardwired, constant 0 (*) |
| \$at | \$1 | Assembler temporary |
| \$v0-\$v1 | \$2-\$3 | Return of function results |
| \$a0-\$a3 | \$4-\$7 | Function arguments (parameters) |
| \$t0-\$t7 | \$8-\$15 | Temporary registers |
| \$s0-\$s7 | \$16-\$23 | Callee-saved temporary registers |
| \$t8-\$t9 | \$24-\$25 | Temporary registers |
| \$k0-\$k1 | \$26-\$27 | Used by the OS |
| \$gp | \$28 | Global pointer (static global vars.) |
| \$sp | \$29 | Stack pointer (local vars.) |
| \$fp | \$30 | Frame pointer |
| \$ra | \$31 | Return address (*) |
| \$f0-\$f31 | \$f0\$f31 | Floating-point registers |




EPC

Status

Programming model – the memory

Addressing space



Programming model – the memory

- The memory layout of a program can be determined with assembly directives
 - Memory segment directives
 - .data [address] start of a data segment
 - .text [address] start of a code segment
 - .end end of program code
 - Data allocation directives
 - .byte b1 [,b2] ... bytes with initial values
 - .half *h1 [,h2]* ... half words (16-bit)
 - .word *w1 [,w2]* ... words (32-bit)
 - .space *n* reserves *n* bytes
 - .ascii *string1* [, string2] ... char strings
 - .asciiz *string1* [,*string2*] ... null-ended char strings
 - Labels (A, W, V, C1, C2) improve readability and make life easier!

```
.data 0x10000000
A: byte 2, 3, 4
W: word 33
V: space 100

.data 0x10004000
C1: ascii "hello"
.asciiz "goodbye"

.text 0x00400000
lb $t0,A
lw $t1,W
...
.end
```

Part 1: MIPS32 overview Unit 1: The processor 13

Programming model – the memory

- Addressing
 - Byte-level addressing every byte in memory has its own address
 - A byte is the smallest amount of accessible data in memory
 - MIPS32 supports both big-endian and little-endian modes
- Data alignment
 - A byte may reside in any address
 - A half word must start in an even address (multiple of 2)
 - A word must start in an address multiple of 4
 - (In MIPS64, double words correspondingly start in multiples of 8)
 - The assembler directive

```
.align N
```

overrides automatic alignment of .half, .word, etc. and enforces alignment to next address multiple of 2^N , creating a "gap" in the data segment, if needed

.align 0 switches auto-alignment off - packed data

Programming model – instructions

Instruction groups

Arithmetic Logical (bitwise)

Shift and rotate Condition test (comparison)

Register transfer Floating-point

Load and store Branch

Others

Syntax and encoding


- http://www.mrc.uidaho.edu/mrc/people/jff/digital/MIPSir.html
- http://en.wikipedia.org/wiki/MIPS_architecture
- Instructions vs. pseudo-instructions
 - Instructions are directly supported by the hardware
 - Pseudo-instructions require the assembler to generate proper instructions


Code in action: example


Data segment layout Data segment starts at (0x10002000 - 0x10002007)address 0x10002000 0x10002000: 0x80 0x10002001: 0xFF 0x10002002: 0xA0 0x10002003: 0x00 data 0x10002000 Labels for easier data reference: 0x10002004: 0xFFFFFFF .byte 0x80, 0xFF, 0xA0, 0x00 a = 0x10002000c: .word -1 c = 0x10002004Code segment starts at address 0x00400000 .text 0x00400000 la \$t0, a — Assign register \$t0 the value lb \$t1, 0(\$t0) of label a (0x10002000) Add contents of \$t1 and \$t2 and 1b \$t2, 2(\$t0) add \$t3, \$t1, \$t2 leave result in \$t3 sb \$t3, 3(\$t0) Read two bytes from memory at add \$t1, \$0, \$0 addresses a and a+2, using end registers \$t1 and \$t2 Store LSB of \$t3 in memory, at the address of a+3 Assembler directive for end of code


Part 1: MIPS32 overview Unit 1: The processor


16



























MIPS32 this course




2 Datapath design – Introduction

- We will be visiting two processor designs:
 - A monocycle processor (this unit)
 - All instructions execute in a single CPU clock cycle
 - The clock period must accommodate the duration of the slowest instruction
 - The datapath connects functional units point-to-point, it has no shared busses
 - A pipelined processor (unit 2)
 - Instructions execute in multiple cycles, but the use of CPU resources is shared among several instructions executing at the same time
 - Hence we can have much shorter clock cycles
- The monocycle design will be the basis for the pipelined version
 - A bus-based datapath is not amenable to pipelining (see unit 2)

Logic design conventions


- Two kinds of elements
 - Combinational output depends on current inputs only
 - Eg., the ALU
 - State output is kept until inputs change AND clock triggers AND write is enabled (if needed)
 - Eg., registers
 - We'll consider edge-triggered clocking



Logic design conventions

 Edge-triggered clocking enables reading and writing a state element in the same clock cycle (eg. a register in the





Unit 1: The processor


2 Datapath design

- Route to the design
 - Selection of the instruction subset
 - Selection of hardware components
 - Establishing execution phases
 - Complete datapath: putting it all together
 - R-type instructions
 - Memory access instructions
 - Conditional branch (beq)

Instruction subset


- We will consider a minimal instruction subset:
 - Arithmetic and logic instructions
 - add, sub, and, or, set on less than (slt) all in R and I format
 - Memory instructions
 - Load word and store word (lw, sw)
 - Conditional branch
 - Branch if equal (beq)
 - Unconditional branch
 - Jump (j) and register indirect jump (jr) these will be considered in the lab

Type R instructions




| Instruction | Operation |
|--------------|-----------------------------------|
| add rd,rs,rt | rd ← rs + rt |
| sub rd,rs,rt | rd ← rs – rt |
| and rd,rs,rt | rd ← rs ∧ rt |
| or rd,rs,rt | rd ← rs v rt |
| slt rd,rs,rt | if rs < rt then rd \leftarrow 1 |
| | else rd ← 0 |
| jr rs | CP ← rs |

Type J instructions (to be used in a lab session)



Type I instructions




| Instruction | Operation |
|---|-------------------------------------|
| lw rt,offset(rs) | rt ← mem[rs+offset] |
| sw rt,offset(rs) | mem[rs+offset] ← rt |
| beq rs,rt,label | if rs = rt then PC ← label |
| | $(PC \leftarrow PC + 4 + offset*4)$ |
| Instructions with immediate operand | |
| <pre><op> rt,rs,imm rt ← rs op immediate</op></pre> | |

Encoding

| Instruction | Format | ор | func (R-format) |
|-------------|--------|--------|-----------------|
| add | R | 000000 | 100000 |
| sub | R | 000000 | 100010 |
| and | R | 000000 | 100100 |
| or | R | 000000 | 100101 |
| slt | R | 000000 | 101010 |
| lw | 1 | 100011 | |
| SW | 1 | 101011 | |
| beq | 1 | 000100 | |
| j | J | 000010 | |
| jr | R | 000000 | 001000 |


Memory

- Single-level hierarchy (ie. no cache), Harvard architecture
 - Instructions (read only)
 - The Instruction Register (IR) latches the current instruction
 - No need for READ signal: I-mem is always read
 - Data (read and write)
- Addressing space: 4 GB
- Bus width: 32 bits




Program counter

- Instructions are fetched from the address pointed to by the program counter (PC)
- The PC needs to be incremented by 4 (except for branches)
- For branch instructions, the new PC is PC+4+(offset*4)
 - Offset is encoded in the instruction in 2'sC and must be sign-extended
- A multiplexer enables proper selection of the next PC




Register file

- Thirty two 32-bit registers (\$0 to \$31)
- Three ports
 - Two read ports, simultaneous read of two registers
 - Always read two registers discard if not needed
 - One write port
 - The written register may be one of the read registers



ALU

- The ALU must support the operations of the subset
 - It will calculate addresses for memory instructions as well
- The operation is selected with bits ALUOp
- A zero flag (Z) indicates that the result is zero (for beq)




| ALUOp | Operation |
|-------|------------------------|
| 000 | A Λ B (and) |
| 001 | A v B (or) |
| 010 | A + B (arithmetic add) |
| 110 | A – B (subtraction) |
| 111 | A < B (for slt) |


Additional multiplexers

- Three additional multiplexers are needed for selection in the following cases:
 - Operand 2 to ALU it may be the 2nd source register (R format), or the sign-extended immediate (I format)
 - Destination register number instruction bits 15..11 (R format) or 20..16 of the instruction (I format)
 - Written data to register file it may be the ALU output (A/L instructions) or the data memory output (load instruction)


Execution phases




Complete datapath





R-type A/L instructions







I-type A/L instructions







Load word







Store word





Conditional branch (beq)






Part 3: Control Unit Unit Unit 1: The processor 45

3 Control Unit

- Hardwired CU
- Evaluation
- Other alternatives

Hardwired CU

- The Control Unit (CU) must assert the needed signals in the datapath to enable proper execution of instructions
- The CU needs to decode the current instruction to determine which signals to assert
- The CU can be implemented by a combinational circuit (hardwired control unit)
 - Inputs:
 - Bits of IR that enable identification of current instruction (opcode / func)
 - For beq, the Z flag calculated by the ALU
 - Outputs:
 - All control signals defined so far
 - Mux control (4 signals), register write, memory read & write, ALUOp (3 signals)



ALU control signals

ALU specification

| ALUOp | Operation |
|-------|------------------------|
| 000 | A Λ B (and) |
| 001 | A v B (or) |
| 010 | A + B (arithmetic add) |
| 110 | A – B (subtraction) |
| 111 | A < B (for slt) |

ALUOp table

| | | In | Output | |
|-------------|--------|--------|----------|-------|
| Instruction | Format | opcode | func (R) | ALUOp |
| add | R | 000000 | 100000 | 010 |
| sub | R | 000000 | 100010 | 110 |
| and | R | 000000 | 100100 | 000 |
| or | R | 000000 | 100101 | 001 |
| slt | R | 000000 | 101010 | 111 |
| lw | I | 100011 | | 010 |
| SW | I | 101011 | | 010 |
| beq | 1 | 000100 | | 110 |

Hands on: Complete the ALUOp table by including I-format A/L instructions (opcodes available in http://www.mrc.uidaho.edu/mrc/people/jff/digital/MIPSir.html)

All control signals

| | | Inputs | | Outputs | | | | | | | |
|--------|--------|--------|----------|---------|-------|--------|----------|-------|---------|----------|----------|
| Instr. | Format | opcode | func (R) | ALUSrc | ALUOp | RegDst | RegWrite | PCMux | MemRead | MemWrite | MemToReg |
| add | R | 000000 | 100000 | 0 | 010 | 1 | 1 | 0 | 0 | 0 | 0 |
| sub | R | 000000 | 100010 | 0 | 110 | 1 | 1 | 0 | 0 | 0 | 0 |
| and | R | 000000 | 100100 | 0 | 000 | 1 | 1 | 0 | 0 | 0 | 0 |
| or | R | 000000 | 100101 | 0 | 001 | 1 | 1 | 0 | 0 | 0 | 0 |
| slt | R | 000000 | 101010 | 0 | 111 | 1 | 1 | 0 | 0 | 0 | 0 |
| lw | 1 | 100011 | | 1 | 010 | 0 | 1 | 0 | 1 | 0 | 1 |
| sw | 1 | 101011 | | 1 | 010 | Χ | 0 | 0 | 0 | 1 | Χ |
| beq | 1 | 000100 | | 0 | 110 | Χ | 0 | Z | 0 | 0 | Χ |
| j | J | 000010 | | | | | | | | | |
| jr | R | 000000 | 001000 | | | | | | | | |

Hands on: Complete this table for j and jr and include also I-format A/L instructions (opcodes available in http://www.mrc.uidaho.edu/mrc/people/jff/digital/MIPSir.html)

Evaluation of the single-cycle design

- The datapath+CU is able to execute one instruction per clock cycle. How to determine the clock period?
- We need to know the delays involved in executing every instruction
- Example: assume that...
 - Reading or writing memory costs 2 ns
 - Reading or writing the register file costs 1 ns
 - ALU operates in 2 ns
 - Rest of delays are negligible
- 1. What elements are needed and what's the overall delay for the execution of each instruction?
- 2. What's the minimum clock period needed?

Evaluation of the single-cycle design


- Answer (1)
 - A/L instructions
 - T = 2 (fetch) + 1 (reg read) + 2 (ALU) + 1 (reg write) = 6 ns
 - Load instruction
 - T = 2 (fetch) + 1 (reg read) + 2 (ALU) + 2 (mem read) + 1 (reg write) = 8 ns
 - Store instruction
 - T = 2 (fetch) + 1 (reg read) + 2 (ALU) + 2 (mem write) = 7 ns
 - Branch
 - T = 2 (fetch) + 1 (reg read) + 2 (ALU) = 5 ns
- Answer (2)
 - We need to select the largest delay as the clock period
 - $T_{clk} = 8 \text{ ns}$ $f_{clk} = 1/8 \text{ns} = 125 \text{ MHz}$

Evaluation of the single-cycle design

- Although simple and intuitive, this design is inefficient
 - The slowest instruction imposes the clock period
 - No room for improvements in the average case (always assume worst case)
- Single-cycle design has been surpassed by
 - Multi-cycle design (next slide)
 - Pipelining (next unit)


Multi-cycle design

- Selecting the maximum period becomes a worse alternative with more complex instruction sets, exhibiting higher variability in the execution time of instructions
- The multi-cycle design accommodates this variability by giving each instruction the required number of cycles only



Microprogrammed CU

- μP CUs are an alternative when hardwired CUs become too complex, eg. multicycle
- A small, fast control memory contains all control signals for each instruction, for each cycle
 - Words encoding control signals are called microinstructions
- It's not faster than hardwired control, only more flexible
- Often used in the CISC days...



Appendix

.data 0x10000000

Transfer instructions and <u>pseudoinstructions</u>

 move, clear, mfhi, mflo, la, li, lui, li.s, li.d, mfc0, mtc0, mfc1, mtc1

```
a: .byte 0
   .text 0x00400000
   move $t1, $t0
                      # $t1 = $t0
                     # $t0 = 0
   clear $t0
   li $t0, 23
              # $t0 = 23
   li.s $f0, 2.45e34 # $f0 = 2.45e34
   li.d $f2, -2.33e11 # $f0|$f1 = -2.33e11
   lui $t0, 0xAABB
                    # $t0 = 0xAABB0000
   li $t0, 2
                    # $t0 = 2
   li $t1, 4
                    # $t1 = 4
   mult $t0, $t1  # hi|lo = 8 (2×4)
                    # $t0 = 8 (low part of result)
   mflo $t0
   mfhi $t1
                     # $t1 = 0 (high part of result)
```

```
# $t0 = 45
li $t0, 45
la $t0, a
                 # $t0 = 0x10000000 (addr of a)
li $t0, 0x33440000 # $t0 = 0x33440000
li.s $f0, 1.0
                  # $f0 = 1.0 (0x3F800000)
mfc1 $t0, $f0
                  # $t0 = 0x3F800000 (\neq 1)
li $t0, 1
                  # $t0 = 1
mtc1 $t0, $f0
                  # $f0 = 0x0000001 ( \neq 1.0 )
mfc0 $t0, $12
                # $t0 = Status reg of coproc. 0
li $t0, 0
                  # $t0 = 0
mtc0 $t0, $12
                  # Status ← 0
```