

UNIT 4. CMOS

4.2. With respect to the CMOS logic family, indicate which of the following statements is FALSE:

- A) The dynamic consumption is linearly dependent on frequency. ✓ $P_D = V_{DD}^2 \cdot C_L \cdot f_i$
- ☒ B) The BCT gates (BiCMOS) are made only with MOSFET transistors. ✗ TTL as well
- C) The subfamily HCT is CMOS, but with TTL-compatible inputs. ✓
- D) The noise margins depend linearly on VDD. ✓ $NM \approx 0.3 V_{DD}$

4.3. A specific computer chip contains 50,000 gates, each one having a zero static power dissipation. In the worst case, the output of each gate has a switching frequency of 200MHz. The total dynamic power dissipation allowed for the chip is 10W. The supply voltage is $V_{DD} = 5V$. Determine the allowable load for each gate.

$$P_D = V_{DD}^2 \cdot C_L \cdot f_i \quad C_L = \frac{P_D}{V_{DD}^2 \cdot f_i} = \frac{10}{5^2 \cdot 200 \cdot 10^6}$$

$$C_L = 2 \text{ pF}$$

$$C_{L/\text{gate}} = \frac{2 \text{ pF}}{50.000} = \underline{\underline{40 \text{ fF}}} \quad (40 \cdot 10^{-15} \text{ F})$$

UNIT 4. CMOS

4.5. A given CMOS processor has 20M transistors dedicated to combinational and sequential logic and 180M transistors dedicated to the memory. The average activity factor is 0.1 for logic and 0.05 for the memory. If the average capacity per transistor is 1 fF (1 femtofarad = 10^{-15} F), the supply voltage is 1.2V and the clock frequency is 1GHz, calculate the power consumption.

$$P_D = P_{D \text{ logic}} + P_{D \text{ memory}};$$

$$\begin{aligned} P_{D \text{ logic}} &= (V_{DD}^2 \cdot C_L \cdot \alpha \cdot f)_{\text{logic}} \\ &= 1.2^2 \cdot (20 \cdot 10^6 \cdot 10^{-15}) \cdot 0.1 \cdot 10^9 \\ &= 2.88 \text{ W} \end{aligned}$$

$$\begin{aligned} P_{D \text{ memory}} &= (V_{DD}^2 \cdot C_L \cdot \alpha \cdot f)_{\text{memory}} \\ &= 1.2^2 \cdot (180 \cdot 10^6 \cdot 10^{-15}) \cdot 0.05 \cdot 10^9 \\ &= 12.96 \text{ W} \end{aligned}$$

$$\underline{P_D = 15.84 \text{ W}}$$

UNIT 4. CMOS

4.6 Given the following electrical specifications of a HCMOS gate, powered at +5 V, calculate:

* $V_{IHmin} = 3.15V$, $V_{ILmax} = 1.35V$

* $V_{OHmin} = 3.84V$, $V_{OLmax} = 0.33V$

* $I_{IHmax} = 1\mu A$, $I_{ILmax} = -1\mu A$

* $I_{OHmax} = -4mA$, $I_{OLmax} = 4mA$

* $I_{CC(typ)} = 2\mu A$

* $T_{pd(typ)} = 9\text{ ns}$

* C_{pd} (gate capacity, without load) = 22pF

① $NM = \min[(3.84 - 3.15), (1.35 - 0.33)] = 0.69V$

② $F_{out} = \min\left(\frac{4m}{1\mu}, \frac{4m}{1\mu}\right) = 4000$

A) The noise margin

B) The fan-out

C) The dynamic consumption assuming that the inputs switch at an average frequency of 100 MHz and the output is empty (not connected to anything).


D) The static consumption mW

E) The maximum frequency of ~~inputs~~ ^{inputs}

C) $P_D = V_{DD}^2 \cdot C_L \cdot f_i = 5^2 \cdot 22 \cdot 10^{-12} \cdot 100 \cdot 10^6 = 55\text{ mW}$

D) $P_E = V_{DD} I_{DD} = V_{DD} I_{CC} = 5 \cdot 2\mu A = 10\mu W$

E) $f_{max} = \frac{1}{t_{pDHL} + t_{pDLH}} = \frac{1}{2 t_{pD}} = 55\text{ MHz}$



UNIT 4. CMOS

4.8 Given the transference curve of a standard CMOS inverter:

1. Identify the V_{OH} , V_{OL} , and V_{ilmax} V_{IHmin}
2. Indicate in which area of the curve there is current consumption and of what type.

