



# Solution Manual of Digital Logic And Computer Design 2nd Edition Morris Mano

Digital Control System (Tribhuvan Vishwavidalaya)

# Solution Manual of Digital Logic & Computer Design <sup>(2<sup>th</sup> Ed.)</sup>

Morris Mano

Ch#1 – Ch#10

Published By: Muhammad Hassan Riaz Yousufi

To Read Online & Download: [WWW.ISSUU.COM/SHEIKHUHASSAN](http://WWW.ISSUU.COM/SHEIKHUHASSAN)

# Problem Solutions to Problems Marked With a \* in Logic Computer Design Fundamentals, Ed. 2

## CHAPTER 1

© 2000 by Prentice-Hall, Inc.

**1-1.**

Decimal, Binary, Octal and Hexadecimal Numbers from  $(16)_{10}$  to  $(31)_{10}$

Dec	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Bin	1 0000	1 0001	1 0010	1 0011	1 0100	1 0101	1 0110	1 0111	1 1000	1 1001	1 1010	1 1011	1 1100	1 1101	1 1110	1 1111
Oct	20	21	22	23	24	25	26	27	30	31	32	33	34	35	36	37
Hex	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F

**1-4.**

$$(1101001)_2 = 2^6 + 2^5 + 2^3 + 2^0 = 105$$

$$(10001011.011)_2 = 2^7 + 2^3 + 2^1 + 2^0 + 2^{-2} + 2^{-3} = 139.375$$

$$(10011010)_2 = 2^7 + 2^4 + 2^3 + 2^1 = 154$$

**1-7.**

Decimal	Binary	Octal	Hexadecimal
369.3125	101110001.0101	561.24	171.5
189.625	10111101.101	275.5	BD.A
214.625	11010110.101	326.5	D6.A
62407.625	1111001111000111.101	171707.5	F3C7.A

**1-9.**

$$\begin{array}{rclcl} \text{a)} & 7562/8 & = & 945 + 2/8 & \rightarrow 2 \\ & 945/8 & = & 118 + 1/8 & \rightarrow 1 \\ & 118/8 & = & 14 + 6/8 & \rightarrow 6 \\ & 14/8 & = & 1 + 6/8 & \rightarrow 6 \\ & 1/8 & = & 1/8 & \rightarrow 1 \end{array}$$

$$\begin{array}{rclcl} & 0.45 \times 8 & = & 3.6 & \rightarrow 3 \\ & 0.60 \times 8 & = & 4.8 & \rightarrow 4 \\ & 0.80 \times 8 & = & 6.4 & \rightarrow 6 \\ & 0.20 \times 8 & = & 3.2 & \rightarrow 3 \\ & (7562.45)_{10} & = & (16612.3463)_8 \end{array}$$

$$\begin{array}{rcl} \text{b)} & (1938.257)_{10} & = & (792.41CA)_{16} \\ \text{c)} & (175.175)_{10} & = & (10101111.001011)_2 \end{array}$$

## Problem Solutions – Chapter 1

**1-11.**

$$\begin{aligned}
 \text{a)} \quad (673.6)_8 &= (110\ 111\ 011.110)_2 \\
 &= (1BB.C)_{16} \\
 \text{b)} \quad (E7C.B)_{16} &= (1110\ 0111\ 1100.1011)_2 \\
 &= (7174.54)_8 \\
 \text{c)} \quad (310.2)_4 &= (11\ 01\ 00.10)_2 \\
 &= (64.4)_8
 \end{aligned}$$

**1-15.**

$$\begin{aligned}
 \text{a)} \quad (BEE)_r &= (2699)_{10} \\
 11 \times r^2 + 14 \times r^1 + 14 \times r^0 &= 2699 \\
 11 \times r^2 + 14 \times r - 2685 &= 0 \\
 \text{By the quadratic equation: } r &= 15 \text{ or } r \approx -16.27 \\
 \text{ANSWER: } r &= 15 \\
 \text{b)} \quad (365)_r &= (194)_{10} \\
 3 \times r^2 + 6 \times r^1 + 5 \times r^0 &= 194 \\
 3 \times r^2 + 6 \times r - 189 &= 0 \\
 \text{By the quadratic equation: } r &= -9 \text{ or } 7 \\
 \text{ANSWER: } r &= 7
 \end{aligned}$$

**1-17.**

$$\begin{aligned}
 (694)_{10} &= (0110\ 1001\ 0100)_{BCD} \\
 (835)_{10} &= (1000\ 0011\ 0101)_{BCD}
 \end{aligned}$$

1 ←		
0110	1001	0100
<u>+1000</u>	<u>+0011</u>	<u>+0101</u>
1111	1100	1001
<u>+0110</u>	<u>+0110</u>	<u>+0000</u>
0001 0101	1 0010	1001

**1-20.**

$$\begin{aligned}
 \text{a)} \quad (0100\ 1000\ 0110\ 0111)_{BCD} &= (4867)_{10} \\
 &= (1001100000011)_2 \\
 \text{b)} \quad (0011\ 0111\ 1000.0111\ 0101)_{BCD} &= (378.75)_{10} \\
 &= (101111010.11)_2
 \end{aligned}$$

**1-23.**

$$\begin{aligned}
 \text{a)} \quad (101101101)_2 \\
 \text{b)} \quad (0011\ 0110\ 0101)_{BCD} \\
 \text{c)} \quad 0011\ 0011 \quad 0011\ 0110 \quad 0011\ 0101_{ASCII}
 \end{aligned}$$

**1-25.**

BCD Digits with Odd and Even Parity

	0	1	2	3	4	5	6	7	8	9
Odd	1 0000	0 0001	0 0010	1 0011	0 0100	1 0101	1 0110	0 0111	0 1000	1 1001
Even	0 0000	1 0001	1 0010	0 0011	1 0100	0 0101	0 0110	1 0111	1 1000	0 1001

---

**Problem Solutions to Problems Marked With a \* in**  
**Logic Computer Design Fundamentals, Ed. 2**

**CHAPTER 2**

© 2000 by Prentice-Hall, Inc.

---

**2-1.**

a)  $\overline{XYZ} = \overline{X} + \overline{Y} + \overline{Z}$

Verification of DeMorgan's Theorem

X	Y	Z	XYZ	$\overline{XYZ}$	$\overline{X} + \overline{Y} + \overline{Z}$
0	0	0	0	1	1
0	0	1	0	1	1
0	1	0	0	1	1
0	1	1	0	1	1
1	0	0	0	1	1
1	0	1	0	1	1
1	1	0	0	1	1
1	1	1	1	0	0

b)  $X + YZ = (X + Y) \cdot (X + Z)$

The Second Distributive Law

X	Y	Z	YZ	X+YZ	X+Y	X+Z	(X+Y)(X+Z)
0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0
0	1	0	0	0	1	0	0
0	1	1	1	1	1	1	1
1	0	0	0	1	1	1	1
1	0	1	0	1	1	1	1
1	1	0	0	1	1	1	1
1	1	1	1	1	1	1	1

c)  $\overline{X}Y + \overline{Y}Z + X\overline{Z} = \overline{X}\overline{Y} + Y\overline{Z} + \overline{X}Z$

X	Y	Z	$\overline{X}Y$	$\overline{Y}Z$	$X\overline{Z}$	$\overline{X}\overline{Y} + Y\overline{Z} + X\overline{Z}$	$\overline{X}\overline{Y}$	$Y\overline{Z}$	$\overline{X}Z$	$\overline{X}\overline{Y} + Y\overline{Z} + \overline{X}Z$
0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	1	0	1	0	0	1	1
0	1	0	1	0	0	1	0	1	0	1
0	1	1	1	0	0	1	0	0	1	1
1	0	0	0	0	1	1	1	0	0	1
1	0	1	0	1	0	1	1	0	0	1
1	1	0	0	0	1	1	0	1	0	1
1	1	1	0	0	0	0	0	0	0	0

**2-2.**

a)  $\overline{X}\overline{Y} + \overline{X}Y + XY = \overline{X} + Y$   
 $= (\overline{X}Y + \overline{X}\overline{Y}) + (X\overline{Y} + XY)$   
 $= \overline{X}(Y + \overline{Y}) + Y(X + \overline{X}) +$   
 $= \overline{X} + Y$

---

## Problem Solutions – Chapter 2

---

- b)  $\bar{A}B + \bar{B}\bar{C} + AB + \bar{B}C = 1$   
 $= (\bar{A}B + AB) + (\bar{B}\bar{C} + \bar{B}C)$   
 $= B(A + \bar{A}) + \bar{B}(C + \bar{C})$   
 $= B + \bar{B}$   
 $= 1$
- c)  $Y + \bar{X}Z + X\bar{Y} = X + Y + Z$   
 $= Y + X\bar{Y} + \bar{X}Z$   
 $= (Y + X)(Y + \bar{Y}) + \bar{X}Z$   
 $= Y + X + \bar{X}Z$   
 $= Y + (X + \bar{X})(X + Z)$   
 $= X + Y + Z$
- d)  $\bar{X}\bar{Y} + \bar{Y}Z + XZ + XY + Y\bar{Z} = \bar{X}\bar{Y} + XZ + Y\bar{Z}$   
 $= \bar{X}\bar{Y} + \bar{Y}Z(X + \bar{X}) + XZ + XY + Y\bar{Z}$   
 $= \bar{X}\bar{Y} + X\bar{Y}Z + \bar{X}\bar{Y}Z + XZ + XY + Y\bar{Z}$   
 $= \bar{X}\bar{Y}(1 + Z) + X\bar{Y}Z + XZ + XY + Y\bar{Z}$   
 $= \bar{X}\bar{Y} + XZ(1 + \bar{Y}) + XY + Y\bar{Z}$   
 $= \bar{X}\bar{Y} + XZ + XY(Z + \bar{Z}) + Y\bar{Z}$   
 $= \bar{X}\bar{Y} + XZ + XYZ + Y\bar{Z}(1 + X)$   
 $= \bar{X}\bar{Y} + XZ(1 + Y) + Y\bar{Z}$   
 $= \bar{X}\bar{Y} + XZ + Y\bar{Z}$

### 2-7.

- a)  $\bar{X}\bar{Y} + XYZ + \bar{X}Y = \bar{X} + XYZ = (\bar{X} + XY)(\bar{X} + Z)$   
 $= (\bar{X} + X)(\bar{X} + Y)(\bar{X} + Z) = (\bar{X} + Y)(\bar{X} + Z) = \bar{X} + YZ$
- b)  $X + Y(Z + \bar{X}\bar{Z}) = X + YZ + \bar{X}Y\bar{Z} = X + (YZ + \bar{X})(YZ + Y\bar{Z}) = X + Y(\bar{X} + YZ)$   
 $= X + \bar{X}Y + YZ = (X + \bar{X})(X + Y) + YZ = X + Y + YZ = X + Y$
- c)  $\bar{W}X(\bar{Z} + \bar{Y}Z) + X(W + \bar{W}YZ) = \bar{W}X\bar{Z} + \bar{W}X\bar{Y}Z + WX + \bar{W}XYZ$   
 $= WX + \bar{W}X\bar{Z} + \bar{W}XZ = WX + \bar{W}X = X$
- d)  $(AB + \bar{A}\bar{B})(CD + \bar{C}\bar{D}) + \bar{A}\bar{C}$   
 $= AB\bar{C}\bar{D} + ABCD + \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}CD + \bar{A} + \bar{C}$   
 $= \bar{A} + \bar{C} + ABCD$   
 $= \bar{A} + \bar{C} + A(BCD)$   
 $= \bar{A} + \bar{C} + BCD$   
 $= \bar{A} + \bar{C} + C(BD)$   
 $= \bar{A} + \bar{C} + BD$

### 2-9.

- a)  $\bar{F} = (\bar{A} + B)(A + \bar{B})$
- b)  $\bar{F} = ((V + \bar{W})\bar{X} + \bar{Y})Z$
- c)  $\bar{F} = [\bar{W} + \bar{X} + (Y + \bar{Z})(\bar{Y} + Z)][W + X + Y\bar{Z} + \bar{Y}Z]$
- d)  $\bar{F} = \bar{A}B\bar{C} + (A + B)\bar{C} + \bar{A}(B + C)$

2-10.

Truth Tables a, b, c


X	Y	Z	a	A	B	C	b	W	X	Y	Z	c
0	0	0	0	0	0	0	1	0	0	0	0	0
0	0	1	0	0	0	1	1	0	0	0	1	0
0	1	0	0	0	1	0	0	0	0	1	0	1
0	1	1	1	0	1	1	1	0	0	1	1	0
1	0	0	0	1	0	0	0	0	1	0	0	0
1	0	1	1	1	0	1	0	0	1	0	1	0
1	1	0	1	1	1	0	0	0	1	1	0	1
1	1	1	1	1	1	1	1	0	1	1	1	0
								1	0	0	0	0
								1	0	0	1	0
								1	0	1	0	1
								1	0	1	1	0
								1	1	0	0	1
								1	1	0	1	1
								1	1	1	0	1
								1	1	1	1	1

- a) Sum of Minterms:  $\bar{X}YZ + X\bar{Y}Z + XY\bar{Z} + XYZ$   
 Product of Maxterms:  $(X + Y + Z)(X + Y + \bar{Z})(X + \bar{Y} + Z)(\bar{X} + Y + Z)$
- b) Sum of Minterms:  $\bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C$   
 Product of Maxterms:  $(A + \bar{B} + C)(\bar{A} + B + C)(\bar{A} + B + \bar{C})(\bar{A} + \bar{B} + C)$
- c) Sum of Minterms:  $\bar{W}\bar{X}Y\bar{Z} + \bar{W}XY\bar{Z} + W\bar{X}Y\bar{Z} + WX\bar{Y}\bar{Z} + WX\bar{Y}Z + WX\bar{Y}\bar{Z} + WX\bar{Y}Z$   
 Product of Maxterms:  $(W + X + Y + Z)(W + X + Y + \bar{Z})(W + X + \bar{Y} + \bar{Z})(W + \bar{X} + Y + Z)(W + \bar{X} + Y + \bar{Z})(W + \bar{X} + \bar{Y} + \bar{Z})(\bar{W} + X + Y + Z)(\bar{W} + X + Y + \bar{Z})(\bar{W} + X + \bar{Y} + \bar{Z})$


2-12.

- a)  $(AB + C)(B + \bar{C}D) = AB + BC + AB\bar{C}D = AB + BC$  s.o.p.  
 $= B(A + C)$  p.o.s.
- b)  $\bar{X} + X((X + \bar{Y})(Y + \bar{Z})) = (\bar{X} + X)(\bar{X} + (X + \bar{Y})(Y + \bar{Z}))$   
 $= (\bar{X} + X + \bar{Y})(\bar{X} + Y + \bar{Z}) = \bar{X} + Y + \bar{Z}$  s.o.p. and p.o.s.
- c)  $(A + B\bar{C} + CD)(\bar{B} + EF) = (A + B + C)(A + B + D)(A + \bar{C} + D)(\bar{B} + E)(\bar{B} + F)$  p.o.s.  
 $(A + B\bar{C} + CD)(\bar{B} + EF) = A(\bar{B} + EF) + B\bar{C}(\bar{B} + EF) + CD(\bar{B} + EF)$   
 $= A\bar{B} + AEF + B\bar{C}EF + \bar{B}CD + CDEF$  s.o.p.


2-15.




2-18.



$$\Sigma m(3, 5, 6, 7)$$



$$\Sigma m(3, 4, 5, 7, 9, 13, 14, 15)$$



$$\Sigma m(0, 2, 6, 7, 8, 10, 13, 15)$$

2-19.

Using K-maps:

a) Prime =  $XZ, WX, \bar{X}\bar{Z}, W\bar{Z}$   
Essential =  $XZ, \bar{X}\bar{Z}$

b) Prime =  $CD, AC, \bar{B}\bar{D}, \bar{A}BD, \bar{B}C$   
Essential =  $AC, \bar{B}\bar{D}, \bar{A}BD$

c) Prime =  $AB, AC, AD, B\bar{C}, \bar{B}D, \bar{C}D$   
Essential =  $AC, B\bar{C}, \bar{B}D$

2-22.


Using K-maps:

a) s.o.p.  $CD + A\bar{C} + \bar{B}D$   
p.o.s.  $(\bar{C} + D)(A + D)(A + \bar{B} + C)$


b) s.o.p.  $\bar{A}\bar{C} + \bar{B}\bar{D} + A\bar{D}$   
p.o.s.  $(\bar{C} + \bar{D})(\bar{A} + \bar{D})(A + \bar{B} + \bar{C})$

c) s.o.p.  $\bar{B}\bar{D} + \bar{A}BD + (\bar{A}BC \text{ or } \bar{A}\bar{C}\bar{D})$   
p.o.s.  $(\bar{A} + \bar{B})(B + \bar{D})(\bar{B} + C + D)$


2-25.



Primes =  $AB, AC, BC, \bar{A}\bar{B}\bar{C}$   
Essential =  $AB, AC, BC$   
 $F = AB + AC + BC$




Primes =  $\bar{X}\bar{Z}, XZ, \bar{W}X\bar{Y}, WXY, \bar{W}\bar{Y}\bar{Z}, WY\bar{Z}$   
Essential =  $\bar{X}\bar{Z}$   
 $F = \bar{X}\bar{Z} + \bar{W}X\bar{Y} + WXY$




Primes =  $\bar{A}B, C, A\bar{D}, B\bar{D}$   
Essential =  $C, A\bar{D}$   
 $F = C + A\bar{D} + (B\bar{D} \text{ or } \bar{A}B)$

2-28.






b)




2-30.



2-34.

$$\begin{aligned}
 X \oplus Y &= X\bar{Y} + \bar{X}Y \\
 \text{Dual}(X \oplus Y) &= \text{Dual}(X\bar{Y} + \bar{X}Y) \\
 &= (X + \bar{Y})(\bar{X} + Y) \\
 \overline{X\bar{Y} + \bar{X}Y} &= (\bar{X} + Y)(X + \bar{Y}) \\
 &= (X + \bar{Y})(\bar{X} + Y)
 \end{aligned}$$

2-37.



2-39.

$$4 \times 0.5 = 2 \text{ ns}$$

2-44.


X	Y	NAND	NOR	P-Logic				N-Logic			
				X	Y	NAND	NOR	X	Y	NAND	NOR
L	L	H	H	0	0	1	1	1	1	0	0
L	H	H	L	0	1	1	0	1	0	0	1
H	L	H	L	1	0	1	0	0	1	0	1
H	H	L	L	1	1	0	0	0	0	1	1

**Problem Solutions to Problems Marked With a \* in**  
**Logic Computer Design Fundamentals, Ed. 2**


## CHAPTER 3

© 2000 by Prentice-Hall, Inc.


**3-2.**




$$\begin{aligned} T1 &= BC, & T2 &= \overline{AD} \\ T3 &= 1, & T4 &= \overline{D} + BC \\ X &= T3T4 \\ &= \overline{D} + BC \\ Y &= T2T4 \\ &= \overline{AD}(\overline{D} + BC) = \overline{A}BCD \end{aligned}$$




$$XZ + \overline{Z}Y$$



X	Y	Z	T1	T2	T3	T4	T5	F
0	0	0	1	1	1	1	1	0
0	0	1	1	1	1	0	0	1
0	1	0	1	1	0	1	1	0
0	1	1	1	1	0	1	1	0
1	0	0	1	0	1	1	1	0
1	0	1	1	0	1	1	0	1
1	1	0	0	1	1	1	1	0
1	1	1	0	1	1	0	0	1




**3-3.**



X	Y	T1	T2	T3	F
0	0	1	0	0	1
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

**3-6.**




$$M = A\overline{S} + BS$$

$$T1 = Z\overline{Y} + \overline{Z}Y$$


$$\begin{aligned} F &= Y\overline{X} + T1X = Y\overline{X} + X(Z\overline{Y} + \overline{Z}Y) \\ &= \overline{X}Y + X\overline{Y}Z + XY\overline{Z} \end{aligned}$$

$$\begin{aligned} G &= \overline{T1}\overline{X} + ZX = XZ + \overline{X}(\overline{Z} + Y)(Z + \overline{Y}) \\ &= XZ + \overline{X}(YZ + \overline{Y}\overline{Z}) = XZ + \overline{X}YZ + \overline{X}\overline{Y}\overline{Z} \end{aligned}$$


3-11.



3-13.





3-15.



3-20.


D3	D2	D1	D0	A1	A0	V
0	0	0	0	X	X	0
X	X	X	1	0	0	1
X	X	1	0	0	1	1
X	1	0	0	1	0	1
1	0	0	0	1	1	1

$V = D0 + D1 + D2 + D3$   
 $A0 = D1 + \overline{D0}\overline{D2}$   
 $A1 = \overline{D0}\overline{D1}$



## Problem Solutions – Chapter 3


**3-25.**



**3-29.**

A	B	C	D	F	
0	0	0	0	0	
0	0	0	1	1	D
0	0	1	0	0	
0	0	1	1	1	
0	1	0	0	1	
0	1	0	1	0	$\overline{CD}$
0	1	1	0	0	
0	1	1	1	0	
0	1	1	1	0	

A	B	C	D	F	
1	0	0	0	0	CD
1	0	0	1	0	
1	0	1	0	0	
1	0	1	1	1	
1	1	0	0	1	+V
1	1	0	1	1	
1	1	1	0	1	
1	1	1	1	1	



**3-35.**

$$C_1 = \overline{T_3 + T_2} = \overline{T_1 \overline{C_0} + T_2} = \overline{\overline{A_0} \overline{B_0} \overline{C_0} + \overline{A_0} + \overline{B_0}} = \overline{(\overline{A_0} + \overline{B_0}) \overline{C_0} + \overline{A_0} \overline{B_0}} = (A_0 B_0 + C_0)(A_0 + B_0)$$

$$C_1 = A_0 B_0 + A_0 C_0 + B_0 C_0$$

$$S_0 = C_0 \oplus T_4 = C_0 \oplus T_1 \overline{T_2} = C_0 \oplus \overline{A_0} \overline{B_0} (A_0 + B_0) = C_0 \oplus (\overline{A_0} + \overline{B_0})(A_0 + B_0) = C_0 \oplus A_0 \overline{B_0} + \overline{A_0} B_0$$

$$S_0 = A_0 \oplus B_0 \oplus C_0$$

**3-38.**

1 0 0 1 1 0 0 0	1 0 0 1 1 0 0 1	1 0 1 0 1 1 0 0	0 0 0 0 0 0 0 0	1 0 0 0 0 0 0 0
0 1 1 0 0 1 1 1	0 1 1 0 0 1 1 0	0 1 0 1 0 0 1 1	1 1 1 1 1 1 1 1	0 1 1 1 1 1 1 1
0 1 1 0 1 0 0 0	0 1 1 0 0 1 1 1	0 1 0 1 0 1 0 0	0 0 0 0 0 0 0 0	1 0 0 0 0 0 0 0

**3-41.**

+43 = 0101011	43	0101011
-17 = 1101111	+(-17)	+ 1101111
-43 = 1010101		10011010
+17 = 0010001	= 26	= 0011010
	-43	1010101
	+ 17	+ 0010001
	= -26	= 1100110

## Problem Solutions – Chapter 3

**3-45.**

	S	A	B	C4	S3	S2	S1	S0
a)	0	0111	0110	0	1	1	0	1
b)	0	0100	0101	0	1	0	0	1
c)	1	1100	1010	1	0	0	1	0
d)	1	0101	1010	0	1	0	1	1
e)	1	0000	0010	0	1	1	1	0

**3-49.**

78430258 98989899 09580089 99999999

**3-52.**

BCD

	A	B	C	D	E	F	G	H
0	0	0	0	0	1	0	0	1
1	0	0	0	1	1	0	0	0
2	0	0	1	0	0	1	1	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	0	1
5	0	1	0	1	0	1	0	0
6	0	1	1	0	0	0	1	1
7	0	1	1	1	0	0	1	0
8	1	0	0	0	0	0	0	1
9	1	0	0	1	0	0	0	0

$$H = \bar{D}$$

$$G = C$$

$$F = \bar{B}C + B\bar{C}$$

$$E = \bar{A}\bar{B}\bar{C}$$

Gates: 8

Literals: 9

EXCESS-3

	A	B	C	D	E	F	G	H
0	0	0	1	1	1	1	0	0
1	0	1	0	0	1	0	1	1
2	0	1	0	1	1	0	1	0
3	0	1	1	0	1	0	0	1
4	0	1	1	1	1	0	0	0
5	1	0	0	0	0	1	1	1
6	1	0	0	1	0	1	1	0
7	1	0	1	0	0	1	0	1
8	1	0	1	1	0	1	0	0
9	1	1	0	0	0	0	1	1

$$H = \bar{D}$$

$$G = \bar{C}$$


$$F = \bar{B}$$

$$E = \bar{A}$$


Gates: 4

Literals: 4

**3-55.**



**3-58.**



### 3-62.

From 3-2:  $F = XZ + Z\bar{Y}$


Using Nand Gates:

```


...
signal T: std_logic_vector(0 to 2);
begin
  g0: NOT1 port map (Y, T(0));
  g1: NAND2 port map (X, Z, T(1));
  g2: NAND2 port map (Z, T(0), T(2));
  g3: NAND2 port map (T(1), T(2), F);
end

```


### 3-66.



### 3-69.



### 3-72.




### 3-76.


//Fuction F from problem 3-2 =  $XZ + ZY$

```
module cicuit_3_76(X, Y, Z, F);
    input X, Y, Z;
    output F;

    assign F = (X & Z) | (Z & ~Y);
endmodule
```



### 3-80.




**Problem Solutions to Problems Marked With a \* in  
Logic Computer Design Fundamentals, Ed. 2**


## CHAPTER 4

© 2000 by Prentice-Hall, Inc.


**4-3.** (All simulations performed using Xilinx Foundation Series software.)




**4-4.**



**4-5.**



**4-6.**





## Problem Solutions – Chapter 4

4-10.

J	K	Q(t)	Q(t+1)	S	R	Q(t)	Q(t+1)	D	Q(t)	Q(t+1)	T	Q(t)	Q(t+1)
0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	1	1	0	1	0	0	1	1
0	1	0	0	0	1	0	0	1	0	1	1	0	1
0	1	1	0	0	1	1	0	1	1	1	1	1	0
1	0	0	1	1	0	0	1						
1	0	1	1	1	0	1	1						
1	1	0	1	1	1	0	X						
1	1	1	0	1	1	1	X						

$$Q(t+1) = J\bar{Q} + \bar{K}Q \quad Q(t+1) = S + \bar{R}Q$$

$$Q(t+1) = D \quad Q(t+1) = T \oplus Q$$
  

$$J_A = B \quad K_A = B\bar{X}$$


$$J_B = \bar{X} \quad K_B = A\bar{X} + \bar{A}X$$
  

$$A(t+1) = J_A\bar{A} + \bar{K}_A A = B\bar{A} + \bar{B}A + XA$$

$$B(t+1) = J_B\bar{B} + \bar{K}_B B = \bar{X}\bar{B} + ABX + \bar{A}B\bar{X}$$

4-12.


Present state			Input	Next state		
A	B	C	X	A	B	C
0	0	0	0	1	0	0
0	0	0	1	0	0	0
0	0	1	0	0	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	1	0	1
0	1	1	0	1	0	1
0	1	1	1	0	0	1
1	0	0	0	1	1	0
1	0	0	1	0	1	0
1	0	1	0	1	1	0
1	0	1	1	0	1	1
1	1	0	0	0	1	1
1	1	0	1	1	1	1
1	1	1	0	1	1	1
1	1	1	1	0	1	1



State diagram is the combination of the above two diagrams.

4-17.

Present state		Input	Next state		Output
A	B	X	A	B	Y
0	0	0	0	1	0
0	0	1	0	0	1
0	1	0	1	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	0	1	0
1	1	0	1	1	0
1	1	1	1	0	1



Format: X/Y

## Problem Solutions – Chapter 4

4-19.

Present state		Input <i>X</i>	Next state	
<i>A</i>	<i>B</i>		<i>A</i>	<i>B</i>
0	0	0	0	0
0	0	1	1	0
0	1	0	0	1
0	1	1	0	0
1	0	0	1	0
1	0	1	1	1
1	1	0	1	1
1	1	1	0	1

$D_A$ 

			<i>B</i>
		1	
<i>A</i>	1	1	1

 $D_A = A\bar{B} + AX + \bar{B}X$

$D_B$ 


			<i>B</i>
			1
<i>A</i>		1	1

 $D_B = AX + B\bar{X}$

4-20.

Present state		Inputs		Next state		Output <i>Z</i>
<i>Q(t)</i>		<i>X</i>	<i>Y</i>	<i>Q(t+1)</i>		
0	0	0	0	0	0	0
0	0	0	1	0	X	X
0	1	0	0	1	1	1
0	1	1	1	0	X	X
1	0	0	0	1	1	1
1	0	1	1	0	X	X
1	1	0	1	1	0	0
1	1	1	1	0	X	X

Format: *XY/Z* (*x* = unspecified)



4-24.

Present state		Input <i>X</i>	Next state		Output <i>Y</i>
<i>A</i>	<i>B</i>		<i>A</i>	<i>B</i>	
0	0	0	0	1	1
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	1	1	0
1	0	0	1	0	0
1	0	1	0	0	0
1	1	0	1	0	0
1	1	1	1	1	0

$D_A$ 

			<i>B</i>
			1
<i>A</i>	1		1

 $D_A = A\bar{X} + BX$

$D_B$ 

			<i>B</i>
			1
<i>A</i>			1

 $D_B = BX + \bar{A}\bar{X}$

$Y$ 

			<i>B</i>
			1
<i>A</i>			1

 $Y = \bar{A}\bar{B}$

4-25.

Present state		Input		Next state <i>A</i>
<i>A</i>		<i>J</i>	<i>K</i>	
0	0	0	0	0
0	0	0	1	0
0	1	0	0	1
0	1	1	1	1
1	0	0	0	1
1	0	1	1	0
1	1	0	0	1
1	1	1	1	0

$D_A$ 

			<i>J</i>
			1
<i>A</i>	1		1

 $D_A = \bar{A}J + AK$

# Problem Solutions – Chapter 4

4-30.

Present state		Input	Next state		FF Inputs				
A	B	X	A	B	J <sub>A</sub>	K <sub>A</sub>	J <sub>B</sub>	K <sub>B</sub>	
0	0	0	0	1	0	X	1	X	$J_A = BX$ $K_A = B X + \bar{B} \bar{X}$ $J_B = \bar{A} \bar{X}$ $K_B = A \bar{X}$
0	0	1	0	0	0	X	0	X	
0	1	0	0	1	0	X	X	0	
0	1	1	1	1	1	X	X	0	
1	0	0	1	0	X	1	0	X	
1	0	1	0	0	X	1	0	X	
1	1	0	1	0	X	0	X	1	
1	1	1	1	1	X	0	X	0	

4-33.

Present state		Inputs		Next state		FF Inputs				
A	B	E	X	A	B	J <sub>A</sub>	K <sub>A</sub>	J <sub>B</sub>	K <sub>B</sub>	
0	0	0	0	0	0	0	X	0	X	$J_A = E(BX + \bar{B} \bar{X})$ $K_A = E(BX + \bar{B} \bar{X})$ $J_B = E$ $K_B = E$
0	0	0	1	0	0	0	X	0	X	
0	0	1	0	1	1	1	X	1	X	
0	0	1	1	0	1	0	X	1	X	
0	1	0	0	0	1	0	X	X	0	
0	1	0	1	0	1	0	X	X	0	
0	1	1	0	0	0	0	X	X	1	
0	1	1	1	1	0	1	X	X	1	
1	0	0	0	1	0	X	0	0	X	
1	0	0	1	1	0	X	0	0	X	
1	0	1	0	0	1	X	1	1	X	
1	0	1	1	1	1	X	0	1	X	
1	1	0	0	1	1	X	0	X	0	
1	1	0	1	1	1	X	0	X	0	
1	1	1	0	1	0	X	0	X	1	
1	1	1	1	0	0	X	1	X	1	

4-36.

Present state		Input	Next state		FF Inputs	
A	B	X	A	B	T <sub>A</sub>	T <sub>B</sub>
0	0	0	0	0	0	0
0	0	1	0	1	0	1
0	1	0	1	0	1	1
0	1	1	0	1	0	0
1	0	0	1	0	0	0
1	0	1	1	1	0	1
1	1	0	1	1	0	0
1	1	1	0	0	1	1

$$T_A = ABX + \bar{A}B\bar{X}$$

$$T_B = ABX + \bar{A}B\bar{X} + \bar{B}X$$

4-37

```

library IEEE;
use IEEE.std_logic_1164.all;

entity mux_4to1 is
    port (
        S: in STD_LOGIC_VECTOR (1 downto 0);
        D: in STD_LOGIC_VECTOR (3 downto 0);
        Y: out STD_LOGIC
    );
end mux_4to1;

-- (continued in the next column)

architecture mux_4to1_arch of mux_4to1 is
begin
    process (S, D)
    begin
        case S is
            when "00" => Y <= D(0);
            when "01" => Y <= D(1);
            when "10" => Y <= D(2);
            when "11" => Y <= D(3);
            when others => null;
        end case;
    end process;
end mux_4to1_arch;

```

4-40.

```

library IEEE;
use IEEE.std_logic_1164.all;
entity jkff is
    port (
        J,K,CLK: in STD_LOGIC;
        Q: out STD_LOGIC
    );
end jkff;


architecture jkff_arch of jkff is
    signal q_out: std_logic;
begin

    state_register: process (CLK)
    begin
        if CLK'event and CLK='0' then --CLK falling edge
            case J is
                when '0' =>
                    if K = '1' then
                        q_out <= '0';
                    end if;
                when '1' =>
                    if K = '0' then
                        q_out <= '1';
                    else
                        q_out <= not q_out;
                    end if;
                when others => null;
            end case;
        end if;
    end process;

    Q <= q_out;
end jkff_arch;

-- (continued in the next column)

```



4-45.

```

module problem_4_45 (S, D, Y);

    input [1:0] S;
    input [3:0] D;
    output Y;
    reg Y;

    // (continued in the next column)

    always @(S or D)
    begin
        if (S == 2'b00) Y <= D[0];
        else if (S == 2'b01) Y <= D[1];
        else if (S == 2'b10) Y <= D[2];
        else Y <= D[3];
    end
endmodule

```


**4-47.**

```

module JK_FF (J, K, CLK, Q) ;
    input J, K, CLK ;
    output Q;
    reg Q;

    always @(negedge CLK)
        case (J)
            0'b0: Q <= K ? 0: Q;
            1'b1: Q <= K ? ~Q: 1;
        endcase
endmodule
// (continued in the next column)

```



# Problem Solutions to Problems Marked With a \* in Logic Computer Design Fundamentals, Ed. 2

## CHAPTER 5

© 2000 by Prentice-Hall, Inc.

**5-3.**

1000, 0100, 1010, 1101 0110, 1011, 1101, 1110

**5-6.**

Shifts:	0	1	2	3	4
A	0110	1011	0101	0010	1001
B	0011	0001	0000	0000	0000
C	0	0	1	1	0

**5-8.**

Replace each AND gate in Figure 5-6 with an AND gate with one additional input and connect this input to the following:

$$S_1 + \bar{S}_0$$

This will force the outputs of all the AND gates to zero, and, on the next clock edge, the register will be cleared if S1 is 0 and S0 is logic one.

Also, replace each direct shift input with this equation:  $S_1 \bar{S}_0$  This will stop the shift operation from interfering with the load parallel data operation.


**5-10.**

- a) 1000, 0100, 0010, 0001, 1000
- b) # States = n

**5-17.**


$$\begin{aligned} Q_0 &= \bar{Q}_0 E \\ Q_1 &= (Q_0 \bar{Q}_1 + \bar{Q}_0 Q_1) E \\ Q_2 &= (Q_0 Q_1 \bar{Q}_2 + \bar{Q}_1 Q_2 + \bar{Q}_0 Q_2) E \\ Q_3 &= (\bar{Q}_2 Q_3 + \bar{Q}_1 Q_3 + \bar{Q}_0 Q_3 + Q_0 Q_1 Q_2 \bar{Q}_3) E \end{aligned}$$

**5-21.**



5-24.

$$\begin{aligned} T_{Q8} &= (Q_1Q_8 + Q_1Q_2Q_4)E \\ T_{Q4} &= Q_1Q_2E \\ T_{Q2} &= Q_1\bar{Q}_8E \\ T_{Q1} &= E \\ Y &= Q_1Q_8 \end{aligned}$$



5-26.

Present state			Next state			FF Inputs					
A	B	C	A	B	C	$J_A$	$K_A$	$J_B$	$K_B$	$J_C$	$K_C$
	0	0		0	1			0	X	1	X
	0	1		1	0			1	X	X	1
	1	1		0	0			X	1	0	X
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	0	1	1	0	X	X	0	1	X
0	1	1	1	0	0	1	X	X	1	X	1
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	0	0	0	X	1	0	X	X	1

a)  $J_B = C$   
 $K_B = C$   
 $J_C = \bar{B}$   
 $K_C = 1$

b)  $J_A = BC$   
 $K_A = C$   
 $J_B = \bar{A}C$   
 $K_B = C$   
 $J_C = 1$   
 $K_C = 1$

**5-29.** (All simulations performed using Xilinx Foundation Series software.)

```

library IEEE;
use IEEE.std_logic_1164.all;


entity reg_4_bit is
    port (
        CLEAR, CLK: in STD_LOGIC;
        D: in STD_LOGIC_VECTOR (3 downto 0);
        Q: out STD_LOGIC_VECTOR (3 downto 0)
    );
end reg_4_bit;

architecture reg_4_bit_arch of reg_4_bit is
begin

    process (CLK, CLEAR)
    begin
        if CLEAR = '0' then                --asynchronous RESET active Low
            Q <= "0000";
        elsif (CLK'event and CLK='1') then --CLK rising edge
            Q <= D;
        end if;
    end process;

end reg_4_bit_arch;

```



**5-33.**

```

library IEEE;
use IEEE.std_logic_1164.all;

entity ripple_1_bit is
    port (
        RESET, CLK, J, K: in STD_LOGIC;
        Q: out STD_LOGIC
    );
end ripple_1_bit;

architecture ripple_arch of ripple_1_bit is
    signal Q_out: std_logic;
begin
    process (CLK, RESET)
    begin
        if RESET = '1' then -- asynchronous RESET active Low
            Q_out <= '0';
        elsif (CLK'event and CLK='0') then --CLK falling edge
            if (J = '1' and K = '1') then
                Q_out <= not Q_out;
            elsif (J = '1' and K = '0') then
                Q_out <= '1';
            elsif (J = '0' and K = '1') then
                Q_out <= '0';
            end if;
        end if;
    end process;
    Q <= Q_out;
end ripple_arch;

-- (Continued in next column)

```

```

library IEEE;
use IEEE.std_logic_1164.all;


entity ripple_4_bit is
    port (
        RESET, CLK: in STD_LOGIC;
        Q: out STD_LOGIC_VECTOR (3 downto 0)
    );
end ripple_4_bit;

architecture ripple_4_bit_arch of ripple_4_bit is
    component ripple_1_bit
        port (
            RESET, CLK, J, K: in STD_LOGIC;
            Q: out STD_LOGIC
        );
    end component ;
    signal logic_1: std_logic;
    signal Q_out: std_logic_vector(3 downto 0);
begin
    bit0: ripple_1_bit port map(RESET, CLK, logic_1, logic_1, Q_out(0));
    bit1: ripple_1_bit port map(RESET, Q_out(0), logic_1, logic_1, Q_out(1));
    bit2: ripple_1_bit port map(RESET, Q_out(1), logic_1, logic_1, Q_out(2));
    bit3: ripple_1_bit port map(RESET, Q_out(2), logic_1, logic_1, Q_out(3));

    logic_1 <= '1';
    Q <= Q_out;
end ripple_4_bit_arch;

```






### 5-35.

```

module register_4_bit (D, CLK, CLR, Q);
    input [3:0] D;
    input CLK, CLR;
    output [3:0] Q;
    reg [3:0] Q;

    always @(posedge CLK or negedge CLR)
    begin
        if (~CLR)           //asynchronous RESET active low
            Q = 4'b0000;
        else
            //use CLK rising edge
            Q = D;
    end
endmodule

```



### 5-39.

```

module jk_1_bit (J, K, CLK, CLR, Q);
    input J, K, CLK, CLR;
    output Q;
    reg Q;

    always @(negedge CLK or posedge CLR)
    begin
        if (CLR)
            Q <= 1'b0;
        else if ((J == 1'b1) && (K == 1'b1))
            Q <= ~Q;
        else if (J == 1'b1 && K == 1'b0)
            Q <= 1'b1;
        else if (J == 1'b0 && K == 1'b1)
            Q <= 1'b0;
    end
endmodule

// (continued in next column)

```


```

module reg_4_bit (CLK, CLR, Q);
    input CLK, CLR;
    output [3:0] Q;
    reg [3:0] Q;

    jk_1_bit
        g1(1'b1, 1'b1, CLK, CLR, Q[0]),
        g2(1'b1, 1'b1, Q[0], CLR, Q[1]),
        g3(1'b1, 1'b1, Q[1], CLR, Q[2]),
        g4(1'b1, 1'b1, Q[2], CLR, Q[3]);

endmodule

```





**Problem Solutions to Problems Marked With a \* in**  
**Logic Computer Design Fundamentals, Ed. 2**

## CHAPTER 6

© 2000 by Prentice-Hall, Inc.

**6-1.**

a)  $A = 13, D = 32$     b)  $A = 18, D = 64$     c)  $A = 25, D = 32$     d)  $A = 32, D = 8$

**6-3.**

$(633)_{10} = (10\ 0111\ 1001)_2$ ,  $(2731)_{10} = (0000\ 1010\ 1010\ 1011)_2$

**6-9.**

a) 32    b) 20,15    c) 5, 5-to-32

**6-15.**

PTERM		INPUTS			OUTPUTS			
		X	Y	Z	A	$\overline{B}$	C	D
Y Z	1	–	1	1	1	1	–	1
X Y	2	1	1	–	1	–	–	–
$\overline{X} Y$	3	0	1	–	–	1	1	1
X $\overline{Y} \overline{Z}$	4	1	0	0	–	–	1	1

**6-18.**


PTERM		INPUTS			
		A	B	C	D
A	1	1	–	–	–
BC	2	–	1	1	–
BD	3	–	1	–	1
$\overline{B}C$	4	–	0	1	–
$\overline{B}D$	5	–	0	–	1
$\overline{B}\overline{C}\overline{D}$	6	–	1	0	0
CD	7	–	–	1	1
$\overline{C}\overline{D}$	8	–	–	0	0
–	–	–	–	–	–
$\overline{D}$	9	–	–	–	0
–	–	–	–	–	–
–	–	–	–	–	–

# Problem Solutions to Problems Marked With a \* in Logic Computer Design Fundamentals, Ed. 2


## CHAPTER 7

© 2000 by Prentice-Hall, Inc.


7-1.



7-3. Errata: Interchange statements “Transfer R1 to R2” and “Clear R2 synchronously with the clock.”



7-6.



7-9.

0101 1110	
<u>1100 0101</u>	
0100 0100	AND
1101 1111	OR
1001 1011	XOR

## Problem Solutions – Chapter 7

**7-11.**

sl 1001 1010

sr 0010 0110

**7-14.**

a) Destination <- Source Registers      b) Source Registers -> Destination

R0 <- R1, R2

R0 -> R4

R1 <- R4

R1 -> R0, R3

R2 <- R3, R4

R2 -> R0, R4


R3 <- R1

R3 -> R2

R4 <- R0, R2

R4 -> R1, R2

c) The minimum number of buses needed for operation of the transfers is three since transfer Cb requires three different sources.



**7-19.**


$$C = C_8$$

$$V = C_8 \oplus C_7$$

$$Z = F_7 + F_6 + F_5 + F_4 + F_3 + F_2 + F_1 + F_0$$

$$N = F_7$$

**7-22.**



**7-24.**

a) XOR = 00, NAND = 01, NOR = 10      XNOR = 11

$$\text{Out} = S_1 \overline{A} \overline{B} + S_0 \overline{A} \overline{B} + \overline{S_1} \overline{A} B + S_0 A B + \overline{S_1} S_0 A \overline{B}$$

b) The above is a simplest result.

**7-26.**

(a) 1011

(b) 1010

(c) 0001

(d) 1100

7-28.

- |     |   |                   |     |                                    |                   |
|-----|---|-------------------|-----|------------------------------------|-------------------|
| (a) | $R5 \leftarrow R4 \wedge \overline{R5}$ | $R5 = 0000\ 0100$ | (d) | $R5 \leftarrow DataIn$             | $R5 = 0001\ 0010$ |
| (b) | $R6 \leftarrow R2 + \overline{R4} + 1$  | $R6 = 1111\ 1110$ | (e) | $R4 \leftarrow R4 \oplus Constant$ | $R4 = 0001\ 0101$ |
| (c) | $R5 \leftarrow srR0$                    | $R5 = 0000\ 0000$ | (f) | $R3 \leftarrow R0 \oplus R0$       | $R3 = 0000\ 0000$ |

7-31.

Clock	AA	BA	MB	OF/EX:A	OF/EX:B	FS	EX/WB:F	EX/WB:DI	MD	RW	DA	R[DA]
1	2	3	0	—	—	—	—	—	—	—	—	—
2	0	6	0	02	03	5	—	—	—	—	—	—
3	7	0	0	00	06	18	FF	—	0	1	1	—
4	0	0	1	07	00	01	0C	—	0	1	4	FF
5	0	3	0	00	02	02	08	—	0	1	7	0C
6	0	0	0	00	03	00	02	—	0	1	1	08
7	0	0	0	00	00	00	00	—	0	0	0	02
8	—	—	—	00	00	0C	00	Data	1	1	4	—
9	—	—	—	—	—	—	00	—	0	1	5	Data
10	—	—	—	—	—	—	—	—	—	—	—	00


The contents of registers that change for a given clock cycle are shown in the next clock cycle. Values are given in hexadecimal.

**Problem Solutions to Problems Marked With a \* in**  
**Logic Computer Design Fundamentals, Ed. 2**

## CHAPTER 8

© 2000 by Prentice-Hall, Inc.


**8-1.**



**8-2.**

A:	0	1	1	0	1	1	
B:	1	1	1	1	0	0	
C:	0	1	0	1	0	1	
State:	ST1	ST1	ST2	ST3	ST1	ST2	ST3
Z:	0	0	1	1	0	0	


**8-5.**



8-8.

$ST1(t+1) = ST1 \cdot \bar{A} + ST2 \cdot B \cdot C + ST3$ ,  $ST2(t+1) = ST1 \cdot A$ ,  $ST3(t+1) = ST2 \cdot (\bar{B} + \bar{C})$ ,  $Z = ST2 \cdot B + ST3$   
 For the D flip-flops,  $DST_i = ST_i(t+1)$  and  $ST_i = Q(ST_i)$ . Reset initializes the flip-flops:  $ST1 = 1$ ,  $ST2 = ST3 = 0$ .

8-9.



8-12.

```

    100110 (38)
  × 110101 (×53)
  -----
    100110
   000000
  100110
 000000
100110
100110
-----
11111011110 (2014)
  
```

```




    100110
  110101
  -----
    000000
   100110
  0100110
 00100110
 100110
 10111110
 01011110
 001011110
 100110
 1100011110
 01100011110
 100110
 11111011110
 011111011110
  -----
  
```

```

Init PP
Add
After Add
After Shift
After Shift
Add
After Add
After Shift
After Shift
Add
After Add
After Shift
Add
After Add
After Shift
  
```



8-17.



# 8-20.

```

library IEEE;
use IEEE.std_logic_1164.all;

entity asm_820 is
    port (
        A, B, C, CLK, RESET: in STD_LOGIC;
        Z: out STD_LOGIC
    );
end asm_820;


architecture asm_820_arch of asm_820 is
    type state_type is (ST1, ST2, ST3);
    signal state, next_state : state_type;
begin

    state_register: process (CLK, RESET)
    begin
        if RESET='1' then --asynchronous RESET active High
            state <= ST1;
        elsif (CLK'event and CLK='1') then --CLK rising edge
            state <= next_state;
        end if;
    end process;

    next_state_func: process (A, B, C, state)
    begin
        case (state) is
            when ST1 =>
                if A = '0' then
                    next_state <= ST1;
                else
                    next_state <= ST2;
                end if;
            when ST2 =>
                if ((B = '1') and (C = '1')) then
                    next_state <= ST1;
                else
                    next_state <= ST3;
                end if;
            when ST3 =>
                next_state <= ST1;
        end case;
    end process;

    --Output Z only depends on the state and input 'B'
    output_func: process (B, state)
    begin
        case (state) is
            when ST1 =>
                Z <= '0';
            when ST2 =>
                if (B = '1') then
                    Z <= '1';
                else
                    Z <= '0';
                end if;
            when ST3 =>
                Z <= '1';
        end case;
    end process;
end asm_820_arch;

```



NOTE: State hex value 4 corresponds to ST1, 2 to ST2 and 1 to ST3.

### 8-21. Errata: A, B, C should be ST1, ST2, ST3.

```


module asm_821 (CLK, RESET, A, B, C, Z);
input CLK, RESET, A, B, C;
output Z;
reg [1:0] state, next_state;
parameter ST1=2'b00, ST2=2'b01, ST3=2'b10, ST4=2'b11;
reg Z;

always @(posedge CLK or posedge RESET)
begin
if (RESET) //asynchronous RESET active High
state <= ST1;
else //use CLK rising edge
state <= next_state;
end

//Next state function
always @(A or B or C or state)
begin
case (state)
ST1: next_state <= A ? ST2: ST1;
ST2: next_state <= (B && C) ? ST1: ST3;
ST3: next_state <= ST1;
ST4: next_state <= ST1; // Next state ST1 is assigned to unused state ST4.
endcase
end


//Output function
always @(B or state)
begin
case (state)
ST1: Z <= 1'b0;
ST2: Z <= B ? 1'b1: 1'b0;
ST3: Z <= 1'b1;
ST4: Z <= 0'b0;
endcase
end
endmodule

```



NOTE: State hex value 0 corresponds to ST1, 1 to ST2 and 2 to ST3.

### 8-28.



Total = 1024 words x 28 bits/word = 28,672 bits

### 8-32.

- a) Opcode = 8 bits , b) 16 bits c) 65,536 d) -32768 to +32767

## Problem Solutions – Chapter 8

### 8-39. Errata: Problem 8-39(d): $C \leftarrow 0$ should be $C = 0$ .

ADDR	NXT	MS	MC	IL	PI	PL	TD	TA	TB	MB	FS	MD	RW	MM	MW
a)	—	17	NXT	NXA	NLI	NLP	DR	SA	SB	Register	$F = A - B$	FnUt	WR	—	NW
	—	17	001	0	0	0	0	0	0	0	00101	0	1	0	0
DR = 3, SA = 1, SB = 2															
b)	—	—	CNT	—	NLI	NLP	DR	SA	—	Register	$F = \text{lsr } A$	FnUt	WR	—	NW
	—	—	000	0	0	0	0	0	0	0	10100	0	1	0	0
DR = 5, SA = 5															
c)	—	21	BNZ	NXA	NLI	NLP	—	—	—	—	—	—	—	—	—
	—	21	111	0	0	0	0	0	0	0	00000	0	0	0	0
DR = 5, SA = 5															
d)	—	—	CNT	—	NLI	NLP	DR	SA	—	Register	$F = A$	FnUt	WR	—	NW
	—	—	000	0	0	0	0	0	0	0	00000	1	1	0	0
DR = 6, SA = 6    Note: For R6 + 0, C = 0.															

### 8-47.

Pipeline Fill	3 cycles
Execution Write-Backs	22 cycles
Final Register Load	1 cycle
TOTAL	26 cycles or $26 \times 5 = 130$ ns

**Problem Solutions to Problems Marked With a \* in  
Logic Computer Design Fundamentals, Ed. 2**

## CHAPTER 9

© 2000 by Prentice-Hall, Inc.

**9-2.**

a) LD R1, A	b) MOV T1, A	c) LD A
LD R2, B	ADD T1, C	ADD C
LD R3, C	MOV T2, B	ST T1
LD R4, D	MUL T2, D	LD B
ADD R3, R1, R3	MOV T3, A	MUL D
ADD R1, R1, R2	ADD T3, B	ST T2
MUL R2, R2, R4	MUL T3, T1	LD A
MUL R1, R3, R1	SUB T3, T2	ADD B
SUB R1, R1, R2	MOV Y, T3	MUL T1
ST Y, R1		SUB T2
		ST Y

**9-3.**

A)  $(A + B) \times (A + C) - (B \times D) = AB + CA + \times BD \times -$

B,C)

PUSH A	PUSH B	ADD	PUSH A	PUSH C	ADD
A	B	A+B	A	C	A+C
	A		A+B	A	A+B
				A+B	

MUL	PUSH B	PUSH D	MUL	SUB
(A+B)x(A+C)	B	D	BxD	(A+B)x(A+C) - BxD
	(A+B)x(A+C)	B	(A+B)x(A+C)	
		(A+B)x(A+C)		

**9-6.**

a)  $X = 200 - 208 - 1 = -9$     b)  $X = 1111\ 1111\ 1111\ 0111$

**9-9.**

address field = 0

**9-11.**

- a) 3 Register Fields x 5 bits/Field = 15 bits. 32 bits - 15 bits = 17 bit.  $2^{17} = 131,072$
- b) 256 = 8 bits. 2 Register Fields x 5 bits/Field = 10 bits. 32 bits - 8 bits - 10 bits = 14 Memory Bits

9-13.

Read and Write of the FIFO work in the following manner:

Write:  $M[WC] \leftarrow DATA$       Read:  $DST \leftarrow M[RC]$   
 $ASC \leftarrow ASC + 1$        $ASC \leftarrow ASC - 1$   
 $WC \leftarrow WC + 1$        $RC \leftarrow RC + 1$

	WC	RC	ASC
WR	1	0	1
WR	2	0	2
RD	2	1	1
RD	2	2	0

9-17.

a) ADD R0, R4      b)  $R0 \leftarrow 8C + 5C$ ,       $R0 = E8$ ,       $C = 0$   
ADC R1, R5       $R1 \leftarrow 35 + FE + 0$ ,       $R1 = 33$ ,       $C = 1$   
ADC R2, R6       $R2 \leftarrow D7 + 68 + 1$ ,       $R2 = 40$ ,       $C = 1$   
ADC R3, R7       $R3 \leftarrow 2B + 11 + 1$ ,       $R3 = 3D$ ,       $C = 0$

9-20.

OPP	Result Register	C
SHR	0101 1101	1
SHL	1011 1010	1
SHRA	1101 1101	1
SHLA	1011 1010	1
ROR	0101 1101	1
ROL	1011 1010	1
RORC	1101 1101	0
ROLC	1011 1010	1

9-22.

Smallest Number =  $0.5 \times 2^{-255}$   
Largest Number =  $(1 - 2^{-26}) \times 2^{+255}$

9-24.

E	e	(e) <sub>2</sub>
+8	15	1111
+7	14	1110
+6	13	1101
+5	12	1100
+4	11	1011
+3	10	1010
+2	9	1001
+1	8	1000
0	7	0111
-1	6	0110
-2	5	0101
-3	4	0100
-4	3	0011
-5	2	0010
-6	1	0001
-7	0	0000

---

## Problem Solutions – Chapter 9

---

**9-27.**

TEST R, (0001)<sub>16</sub>      (AND Immediate 1 with Register R)  
BNZ ADRS      (Branch to ADRS if Z = 0)

---

**9-29.**

a)    A =    0011 0101      53  
      B =    0011 0100      - 52  
      A – B = 0000 0001      1  
b) C (borrow) = 0,    Z = 0  
c) BH, BHE, BNE

---

**9-31.**

	PC	SP	TOS
a) Initially	2000	2735	3250
b) After Call	2147	2734	2002
c) After Return	2002	2735	3250

---

**9-34.**

External Interrupts:

- 1) Hard Disk
- 2) Mouse
- 3) Keyboard
- 4) Modem
- 5) Printer

Internal Interrupts:

- 1) Overflow
- 2) Divide by zero
- 3) Invalid opcode
- 4) Memory stack overflow
- 5) Protection violation

A software interrupt provides a way to call the interrupt routines normally associated with external or internal interrupts by inserting an instruction into the code. Privileged system calls for example must be executed through interrupts in order to switch from user to system mode. Procedure calls do not allow this change.

# Problem Solutions to Problems Marked With a \* in Logic Computer Design Fundamentals, Ed. 2

## CHAPTER 10

© 2000 by Prentice-Hall, Inc.

### 10-1.

- a)  $PC \leftarrow M[SP], SP \leftarrow SP + 1$       b)  $R6 \leftarrow 0F0F_{16}$   
 c)  $R2 \leftarrow M[255 + R3], M[255 + R3] \leftarrow R2$       d)  $M[SP] \leftarrow PC + 2, SP \leftarrow SP - 1, PC \leftarrow M[M[PC + 2 + 00F0_{16}]]$   
 $PC$  and  $SP$  are the value at the time of the instruction fetch.

### 10-4.

Register: R3, Register Indirect: 3, Immediate:  $2002_{10}$ , Direct:  $1000_{10}$ ,

Indexed:  $1003_{10}$ , Indexed Indirect:  $1003_{10}$ , Relative:  $3003_{10}$ , Relative Indirect:  $3003_{10}$

### 10-10.

Sym	RT	MC	MM/ LS	MR/ PS	DSA/ MS	SB	MA	MB	MD	FS/ NA	MO
a) SHRA0	$R9 \leftarrow SD$	0	0	0	09	0D	0	0	0	10	0
1	$R9 \leftarrow R9$ (Set MSTs)	0	0	0	09	0	0	0	0	00	F
2	$z: CAR \leftarrow SHRA6$	3	0	0	6	00	0	0	0	SHRA6	0
3	$DD \leftarrow DD(15)    DD(15:1)$	0	0	0	0F	0F	0	0	0	15	0
4	$R9 \leftarrow R9 - 1$	0	0	0	09	00	0	0	0	06	F
5	$z: CAR \leftarrow SHRA3$	3	0	1	6	00	0	0	0	SHRA3	0
6	$DD \leftarrow DD, CAR \leftarrow WB0(ROM)$	2	1	4	0F	00	0	0	0	00	D
b) RLC0	$R9 \leftarrow SD$	0	0	0	09	0D	0	0	0	10	0
1	$R9 \leftarrow R9$ (Set MSTs)	0	0	0	09	0	0	0	0	00	F
2	$z: CAR \leftarrow RLC6$	3	0	0	6	00	0	0	0	RLC6	0
3	$DD \leftarrow DD(14:0)    C, C \leftarrow DD(15)$	0	0	0	0F	0F	0	0	0	1B	D
4	$R9 \leftarrow R9 - 1$	0	0	0	09	00	0	0	0	06	F
5	$z: CAR \leftarrow RLC2$	3	0	1	6	00	0	0	0	RLC2	0
6	$DD \leftarrow DD, CAR \leftarrow WB0(ROM)$	2	1	4	0F	00	0	0	0	00	D
c) BV0	$V: CAR \leftarrow BRA$	3	0	0	4	00	0	0	0	BRA	0
1	$CAR \leftarrow INT0(ROM)$	2	1	5	00	00	0	0	0	00	0

### 10-12.

Sym	RT	MC	MM/ LS	MR/ PS	DSA/ MS	SB	MA	MB	MD	FS/ NA	MO
MUL0	$R9 \leftarrow 16$	0	0	0	09	10	0	2	0	10	0
1	$R10 \leftarrow DD$	0	0	0	0A	0F	0	0	0	10	0
2	$DD \leftarrow R0$	0	0	0	0F	00	0	0	0	10	0
3	$SD \leftarrow rorc(SD)$	0	0	0	0D	0D	0	0	0	17	D
4	$\bar{C}: CAR \leftarrow MUL6$	3	0	1	3	00	0	0	0	MUL6	0
5	$DD \leftarrow DD + R10$	0	0	0	0F	0A	0	0	0	02	D
6	$DD \leftarrow rorc(DD)$	0	0	0	0F	0F	0	0	0	17	D
7	$R9 \leftarrow R9 - 1$	0	0	0	09	00	0	0	0	06	F
8	$z: CAR \leftarrow MWB0$	3	0	0	6	00	0	0	0	MWB0	0
9	$CAR \leftarrow MUL3$	3	0	0	0	00	0	0	0	MUL3	0


MWB0 is the write back routine for the Multiply Operation.



**10-17.**

Cycle 1: PC = 10F  
 Cycle 2: PC<sub>-1</sub> = 110, IR = 4418 2F01<sub>16</sub>  
 Cycle 3: PC<sub>-2</sub> = 110, RW = 1, DA = 01, MD = 0, BS = 0, PS = X, MW = 0, FS = 02, SH = 01, MA = 0, MB = 1  
 BUS A = 0000 001F, BUS B = 0000 2F01  
 Cycle 4: RW = 1, DA = 01, MD = 0, D0 = 0000 2F20, D1 = XXXX XXXX, D2 = 0000 00000  
 Cycle 5: R1 = 0000 2F20

**10-21.**



**10-23.**

a) MOV R7, R6	b) SUB R7, R7, R6
SUB R8, R8, R6	NOP
NOP	BNZ R7, 000F
ADD R8, R8, R7	NOP
	NOP
	AND R8, R7
	OR R5, R7

**10-28.**

a) LD R1, INDEX	b) IF = 2 CISC Clock Cycles
LD R2, ADDRESS	IOF = 4 CISC Clock Cycles
ADD R3, R2, R1	EX = 1 CISC Clock Cycles
LD R4, R3	WB = 2 CISC Clock Cycles
SBI R4, R4, 1	INT = 1 CISC Clock Cycles
ST R3, R4	Time = 10 CISC Clock Cycles
Time = 10 RISC Clock Cycles	Time = 30 RISC Clock Cycles