### **NXP Semiconductors**

Document Number: MCUXSDKAPIRM

Rev. 0 Jan 2021



### **Contents**

**Chapter Introduction** 

Chapter	Trademarks	
Chapter	Architectural Overview	
Chapter	Driver errors status	
Chapter	Deprecated List	
Chapter	AUDIOMIX Driver	
Chapter	Clock Driver	
7.1	Overview	15
7.2	Data Structure Documentation	30
7.2.1	struct ccm_analog_frac_pll_config_t	30
7.2.2	struct ccm_analog_integer_pll_config_t	30
7.3	Macro Definition Documentation	31
7.3.1	FSL_CLOCK_DRIVER_VERSION	
7.3.2	ECSPI_CLOCKS	
7.3.3	EDMA_CLOCKS	
7.3.4	ENET CLOCKS	
7.3.5	ENETQOS_CLOCKS	31
7.3.6	FLEXCAN_CLOCKS	
7.3.7	GPIO_CLOCKS	32
7.3.8	GPT_CLOCKS	32
7.3.9	I2C_CLOCKS	32
7.3.10	IOMUX_CLOCKS	32
7.3.11	IPMUX_CLOCKS	33
7.3.12	PWM_CLOCKS	33
7.3.13	RDC_CLOCKS	33
7.3.14	SAI_CLOCKS	33
7.3.15	RDC_SEMA42_CLOCKS	33
7.3.16	UART_CLOCKS	34

MCUXpresso SDK API Reference Manual

Section	Contents	Page
Number	Title	Number
7.3.17	USDHC_CLOCKS	34
7.3.18	WDOG_CLOCKS	
7.3.19	TMU_CLOCKS	
7.3.20	SDMA_CLOCKS	
7.3.21	MU_CLOCKS	
7.3.22	QSPI_CLOCKS	
7.3.23	PDM CLOCKS	
7.3.24	ASRC_CLOCKS	35
7.3.25	kCLOCK_CoreSysClk	
7.3.26	CLOCK_GetCoreSysClkFreq	
7.4	Enumeration Type Documentation	35
7.4.1	clock_name_t	35
7.4.2	clock_ip_name_t	36
7.4.3	clock_root_control_t	38
7.4.4	clock_rootmux_m7_clk_sel_t	40
7.4.5	clock_rootmux_axi_clk_sel_t	
7.4.6	clock_rootmux_ahb_clk_sel_t	
7.4.7	clock_rootmux_audio_ahb_clk_sel_t	41
7.4.8	clock_rootmux_qspi_clk_sel_t	
7.4.9	clock_rootmux_ecspi_clk_sel_t	41
7.4.10	clock_rootmux_enet_axi_clk_sel_t	
7.4.11	clock_rootmux_enet_qos_clk_sel_t	42
7.4.12	clock_rootmux_enet_ref_clk_sel_t	42
7.4.13	clock_rootmux_enet_qos_timer_clk_sel_t	43
7.4.14	clock_rootmux_enet_timer_clk_sel_t	43
7.4.15	clock_rootmux_enet_phy_clk_sel_t	43
7.4.16	clock_rootmux_flexcan_clk_sel_t	44
7.4.17	clock_rootmux_i2c_clk_sel_t	44
7.4.18	clock_rootmux_uart_clk_sel_t	
7.4.19	clock_rootmux_gpt_t	
7.4.20	clock_rootmux_wdog_clk_sel_t	
7.4.21	clock_rootmux_Pwm_clk_sel_t	
7.4.22	clock_rootmux_sai_clk_sel_t	
7.4.23	clock_rootmux_pdm_clk_sel_t	
7.4.24	clock_rootmux_noc_clk_sel_t	
7.4.25	clock_pll_gate_t	
7.4.26	clock_gate_value_t	
7.4.27	clock_pll_bypass_ctrl_t	
7.4.28	clock_pll_clke_t	
7.4.29	anonymous enum	49
7.5	Function Documentation	
7.5.1	CLOCK_SetRootMux	
7.5.2	CLOCK_GetRootMux	49

Section	Contents	Page
Number	Title	Number
7.5.3	CLOCK_EnableRoot	
7.5.4	CLOCK_DisableRoot	
7.5.5	CLOCK_IsRootEnabled	
7.5.6	CLOCK_UpdateRoot	
7.5.7	CLOCK_SetRootDivider	
7.5.8	CLOCK_GetRootPreDivider	
7.5.9	CLOCK_GetRootPostDivider	
7.5.10	CLOCK_GetRootFostDivider	
7.5.10	CLOCK_EnableClock	
7.5.11	CLOCK_DisableClock	
7.5.12		
	CLOCK_PowerDownPll	
7.5.14	CLOCK_PowerDownPll	
7.5.15	CLOCK_SetPllBypass	
7.5.16	CLOCK_IsPIII_select	
7.5.17	CLOCK_IsPIILocked	
7.5.18	CLOCK_EnableAnalogClock	
7.5.19	CLOCK_DisableAnalogClock	
7.5.20	CLOCK_OverridePllClke	
7.5.21	CLOCK_OverridePllPd	
7.5.22	CLOCK_InitArmPll	
7.5.23	CLOCK_InitSysPll1	
7.5.24	CLOCK_InitSysPll2	
7.5.25	CLOCK_InitSysPll3	
7.5.26	CLOCK_InitAudioPll1	
7.5.27	CLOCK_InitAudioPll2	
7.5.28	CLOCK_InitVideoPll1	
7.5.29	CLOCK_InitIntegerPll	
7.5.30	CLOCK_GetIntegerPllFreq	
7.5.31	CLOCK_InitFracPll	
7.5.32	CLOCK_GetFracPllFreq	
7.5.33	CLOCK_GetPllFreq	
7.5.34	CLOCK_GetPllRefClkFreq	
7.5.35	CLOCK_GetFreq	
7.5.36	CLOCK_GetCoreM7Freq	
7.5.37	CLOCK_GetAxiFreq	62
7.5.38	CLOCK_GetAhbFreq	62
Chapter	IOMUXC: IOMUX Controller	
8.1	Overview	63
8.2	Macro Definition Documentation	
8.2.1	FSL_IOMUXC_DRIVER_VERSION	90
8.3	Function Documentation	90

Section	Contents		TD.		Page	
Number	Title	]	Νι		age 1ber	
8.3.1	IOMUXC_SetPinMux				90	
8.3.2	IOMUXC_SetPinConfig					
Chapter	Common Driver					
9.1	Overview				93	
9.2	Macro Definition Documentation				98	
9.2.1	MAKE_STATUS				98	
9.2.2	MAKE_VERSION				98	
9.2.3	FSL_COMMON_DRIVER_VERSION					
9.2.4	DEBUG_CONSOLE_DEVICE_TYPE_NONE				98	
9.2.5	DEBUG_CONSOLE_DEVICE_TYPE_UART				98	
9.2.6	DEBUG_CONSOLE_DEVICE_TYPE_LPUART					
9.2.7	DEBUG_CONSOLE_DEVICE_TYPE_LPSCI				98	
9.2.8	DEBUG CONSOLE DEVICE TYPE USBCDC				98	
9.2.9	DEBUG_CONSOLE_DEVICE_TYPE_FLEXCOMM				98	
9.2.10	DEBUG_CONSOLE_DEVICE_TYPE_IUART					
9.2.11	DEBUG_CONSOLE_DEVICE_TYPE_VUSART					
9.2.12	DEBUG_CONSOLE_DEVICE_TYPE_MINI_USART					
9.2.13	DEBUG_CONSOLE_DEVICE_TYPE_SWO					
9.2.14	ARRAY_SIZE					
9.3	Typedef Documentation				98	
9.3.1	status_t					
9.4	<b>Enumeration Type Documentation</b>				98	
9.4.1	_status_groups					
9.4.2	anonymous enum					
9.5	Function Documentation				101	
9.5.1	EnableIRQ					
9.5.2	DisableIRQ					
9.5.3	DisableGlobalIRQ					
9.5.4	EnableGlobalIRQ					
9.5.5	SDK_Malloc					
9.5.6	SDK Free					
9.5.7	SDK_DelayAtLeastUs					
Chapter	ASRC: Asynchronous sample rate converter					
10.1	Overview				105	
10.2	ASRC Driver				104	
10.2.1	Overview					
10.2.1	Overview		•	•	100	

Section	Contents	Page
Number	Title	Number
10.2.2	Data Structure Documentation	110
10.2.3	Enumeration Type Documentation	
10.2.4	Function Documentation	
Chapter	ECSPI: Enhanced Configurable Serial Peripheral Interface Driver	
11.1	Overview	127
11.2	ECSPI Driver	128
11.2.1	Overview	128
11.2.2	Typical use case	128
11.2.3	Data Structure Documentation	133
11.2.4	Macro Definition Documentation	135
11.2.5	Enumeration Type Documentation	
11.2.6	Function Documentation	138
Chapter	GPC: General Power Controller Driver	
12.1	Overview	151
12.2	Macro Definition Documentation	152
12.2.1	FSL_GPC_DRIVER_VERSION	
400		4.50
12.3	<b>Enumeration Type Documentation</b>	
12.3.1	_gpc_lpm_mode	
12.3.2	_gpc_pgc_ack_sel	
12.3.3	_gpc_standby_count	153
12.4	Function Documentation	153
12.4.1	GPC_AllowIRQs	153
12.4.2	GPC_DisallowIRQs	154
12.4.3	GPC_GetLpmMode	154
12.4.4	GPC_EnableIRQ	
12.4.5	GPC_DisableIRQ	
12.4.6	GPC_GetIRQStatusFlag	
12.4.7	GPC_DsmTriggerMask	
12.4.8	GPC_WFIMask	
12.4.9	GPC_SelectPGCAckSignal	
12.4.10	GPC_PowerDownRequestMask	
12.4.11	GPC_PGCMapping	
12.4.12	GPC_TimeSlotConfigureForPUS	
12.4.13	GPC_EnterWaitMode	
12.4.14	GPC_EnterStopMode	
12.4.15	GPC_Init	157

MCUXpresso SDK API Reference Manual
NXP Semiconductors

vii

Section	Contents	Page
Number Chapter	Title GPT: General Purpose Timer	Number
13.1	Overview	159
<b>13.2</b> 13.2.1	Function groups	
<b>13.3</b> 13.3.1	Typical use case	
13.3.1	GF1 interrupt example	139
<b>13.4</b> 13.4.1	Data Structure Documentation         struct gpt_config_t	
13.5	Enumeration Type Documentation	163
13.5.1	gpt_clock_source_t	163
13.5.2	<pre>gpt_input_capture_channel_t</pre>	163
13.5.3	<pre>gpt_input_operation_mode_t</pre>	164
13.5.4	gpt_output_compare_channel_t	164
13.5.5	<pre>gpt_output_operation_mode_t</pre>	164
13.5.6	gpt_interrupt_enable_t	
13.5.7	gpt_status_flag_t	165
13.6	Function Documentation	165
13.6.1	GPT_Init	165
13.6.2	GPT_Deinit	165
13.6.3	GPT_GetDefaultConfig	165
13.6.4	GPT_SoftwareReset	166
13.6.5	GPT_SetClockSource	166
13.6.6	GPT_GetClockSource	166
13.6.7	GPT_SetClockDivider	166
13.6.8	GPT_GetClockDivider	
13.6.9	GPT_SetOscClockDivider	
13.6.10	GPT_GetOscClockDivider	
13.6.11	GPT_StartTimer	
13.6.12	GPT_StopTimer	
13.6.13	GPT_GetCurrentTimerCount	
13.6.14	GPT_SetInputOperationMode	
13.6.15	GPT_GetInputOperationMode	
13.6.16	GPT_GetInputCaptureValue	
13.6.17	GPT_SetOutputOperationMode	
13.6.18	GPT_GetOutputOperationMode	
13.6.19	GPT_SetOutputCompareValue	
13.6.20	GPT_GetOutputCompareValue	
13.6.21	GPT_ForceOutput	
13.6.22	GPT_EnableInterrupts	
13.6.23	GPT_DisableInterrupts	171

Section	Contents	Page
Number	Title	Number
13.6.24	GPT_GetEnabledInterrupts	171
13.6.25	GPT_GetStatusFlags	172
13.6.26	GPT_ClearStatusFlags	172
Chapter	GPIO: General-Purpose Input/Output Driver	
14.1	Overview	173
14.2	Typical use case	173
14.2.1	Input Operation	173
14.3	Data Structure Documentation	175
14.3.1	struct gpio_pin_config_t	175
14.4	Macro Definition Documentation	175
14.4.1	FSL_GPIO_DRIVER_VERSION	175
14.5	<b>Enumeration Type Documentation</b>	175
14.5.1	gpio_pin_direction_t	175
14.5.2	gpio_interrupt_mode_t	175
14.6	Function Documentation	176
14.6.1	GPIO_PinInit	176
14.6.2	GPIO_PinWrite	177
14.6.3	GPIO_WritePinOutput	177
14.6.4	GPIO_PortSet	177
14.6.5	GPIO_SetPinsOutput	177
14.6.6	GPIO_PortClear	178
14.6.7	GPIO_ClearPinsOutput	179
14.6.8	GPIO_PortToggle	179
14.6.9	GPIO_PinRead	179
14.6.10	GPIO_ReadPinInput	179
14.6.11	GPIO_PinReadPadStatus	
14.6.12	GPIO_ReadPadStatus	
14.6.13	GPIO_PinSetInterruptConfig	
14.6.14	GPIO_SetPinInterruptConfig	
14.6.15	GPIO_PortEnableInterrupts	
14.6.16	GPIO_EnableInterrupts	
14.6.17	GPIO_PortDisableInterrupts	
14.6.18	GPIO_DisableInterrupts	
14.6.19	GPIO_PortGetInterruptFlags	
14.6.20	GPIO_GetPinsInterruptFlags	
14.6.21	GPIO_PortClearInterruptFlags	
14.6.22	GPIO_ClearPinsInterruptFlags	183

Section	Contents	Page
Number	Title	Number
Chapter	I2C: Inter-Integrated Circuit Driver	
15.1	Overview	185
15.2	I2C Driver	186
15.2.1	Overview	186
15.2.2	Typical use case	186
15.2.3	Data Structure Documentation	190
15.2.4	Macro Definition Documentation	194
15.2.5	Typedef Documentation	194
15.2.6	Enumeration Type Documentation	194
15.2.7	Function Documentation	196
Chapter	PWM: Pulse Width Modulation Driver	
16.1	Overview	209
16.2	PWM Driver	209
16.2.1	Initialization and deinitialization	209
16.3	Typical use case	
16.3.1	PWM output	209
16.4	Enumeration Type Documentation	
16.4.1	pwm_clock_source_t	
16.4.2	pwm_fifo_water_mark_t	
16.4.3	pwm_byte_data_swap_t	
16.4.4	pwm_half_word_data_swap_t	
16.4.5	pwm_output_configuration_t	
16.4.6	pwm_sample_repeat_t	
16.4.7	pwm_interrupt_enable_t	
16.4.8	pwm_status_flags_t	
16.4.9	pwm_fifo_available_t	213
16.5	Function Documentation	
16.5.1	PWM_Init	
16.5.2	PWM_Deinit	
16.5.3	PWM_GetDefaultConfig	
16.5.4	PWM_StartTimer	
16.5.5	PWM_StopTimer	
16.5.6	PWM_SoftwareReset	
16.5.7	PWM_EnableInterrupts	
16.5.8	PWM_DisableInterrupts	
16.5.9	PWM_GetEnabledInterrupts	
16.5.10	PWM_GetStatusFlags	
16.5.11	PWM_clearStatusFlags	217

Continu	Contents	Dogg
Section Number	Title	Page Number
16.5.12	PWM_GetFIFOAvailable	
16.5.13	PWM_SetSampleValue	
16.5.14	PWM_GetSampleValue	
16.5.15	PWM_SetPeriodValue	
16.5.16	PWM_GetPeriodValue	
16.5.17	PWM_GetCounterValue	
Chapter	UART: Universal Asynchronous Receiver/Transmitter Driver	
17.1	Overview	221
17.2	UART Driver	222
17.2.1	Overview	
17.2.2	Typical use case	
17.2.3	Data Structure Documentation	
17.2.4	Macro Definition Documentation	
17.2.5	Typedef Documentation	231
17.2.6	Enumeration Type Documentation	
17.2.7	Function Documentation	
17.3	UART FreeRTOS Driver	248
17.3.1	Overview	248
17.3.2	Data Structure Documentation	248
17.3.3	Macro Definition Documentation	249
17.3.4	Function Documentation	249
Chapter	MU: Messaging Unit	
18.1	Overview	251
18.2	Function description	251
18.2.1	MU initialization	
18.2.2	MU message	
18.2.3	MU flags	
18.2.4	Status and interrupt	
18.2.5	MU misc functions	
18.3	Macro Definition Documentation	254
18.3.1	FSL_MU_DRIVER_VERSION	254
18.4	Enumeration Type Documentation	255
18.4.1	_mu_status_flags	255
18.4.2	_mu_interrupt_enable	
18.4.3	_mu_interrupt_trigger	255
18.5	Function Documentation	256

MCUXpresso SDK API Reference Manual

NXP Semiconductors xi

Section	Contents	Dogo
Number	Title	Page Number
18.5.1	MU_Init	
18.5.2	MU_Deinit	
18.5.3	MU_SendMsgNonBlocking	
18.5.4	MU_SendMsg	
18.5.5	MU_ReceiveMsgNonBlocking	
18.5.6	MU_ReceiveMsg	
18.5.7	MU_SetFlagsNonBlocking	
18.5.8	MU_SetFlags	
18.5.9	MU_GetFlags	
18.5.10		
18.5.11	MU_GetStatusFlags	
	MU_GetInterruptsPending	
18.5.12	MU_ClearStatusFlags	
18.5.13	MU_EnableInterrupts	
18.5.14	MU_DisableInterrupts	
18.5.15	MU_TriggerInterrupts	
18.5.16	MU_MaskHardwareReset	263
Chapter	PDM: Microphone Interface	
10.1		265
19.1	Overview	265
19.2	PDM Driver	266
19.2.1	Overview	266
19.2.2	Typical use case	266
19.2.3	Data Structure Documentation	274
19.2.4	Enumeration Type Documentation	276
19.2.5	Function Documentation	281
Chapter	RDC: Resource Domain Controller	
20.1	Overview	299
20.2	Data Structure Documentation	300
20.2.1	struct rdc_hardware_config_t	
20.2.1	struct rdc_domain_assignment_t	
20.2.3	struct rdc_periph_access_config_t	
20.2.4	struct rdc_mem_access_config_t	
20.2.5	struct rdc_mem_status_t	
20.2.3	structive_incin_status_t	502
20.3	<b>Enumeration Type Documentation</b>	303
20.3.1	_rdc_interrupts	303
20.3.2	_rdc_flags	303
20.3.3	_rdc_access_policy	303
20.4	Function Documentation	303

Section	Contents		Page
Number	Title	Nu	n age mber
20.4.1	RDC_Init		
20.4.1	RDC_Deinit		
20.4.2	RDC_GetHardwareConfig		
20.4.3	RDC_EnableInterrupts		
20.4.4	RDC_DisableInterrupts		
20.4.6	RDC_GetInterruptStatus		
20.4.7	RDC_ClearInterruptStatus		
20.4.7	RDC GetStatus		
20.4.9	RDC_ClearStatus		
20.4.10	RDC_SetMasterDomainAssignment		
20.4.11	RDC_GetDefaultMasterDomainAssignment		
20.4.12	RDC_LockMasterDomainAssignment		
20.4.12	RDC_SetPeriphAccessConfig		
20.4.14	RDC_GetDefaultPeriphAccessConfig		
20.4.15	RDC_LockPeriphAccessConfig		
20.4.16	RDC_SetMemAccessConfig		
20.4.17	RDC_GetDefaultMemAccessConfig		
20.4.18	RDC_LockMemAccessConfig		
20.4.19	RDC_SetMemAccessValid		
20.4.20	RDC_GetMemViolationStatus		
20.4.21	RDC_ClearMemViolationFlag		
20.4.22	RDC_GetCurrentMasterDomainId		
Chapter	RDC_SEMA42: Hardware Semaphores Driver		
21.1	Overview		. 311
21.2	Macro Definition Documentation		. 312
21.2.1	RDC_SEMA42_GATE_NUM_RESET_ALL		
21.2.2	RDC_SEMA42_GATEn		
21.2.3	RDC_SEMA42_GATE_COUNT		
21.2			210
21.3	Function Documentation		
21.3.1	RDC_SEMA42_Init		
21.3.2	RDC_SEMA42_Deinit		
21.3.3	RDC_SEMA42_TryLock		
21.3.4	RDC_SEMA42_Lock		
21.3.5	RDC_SEMA42_Unlock		
21.3.6	RDC_SEMA42_GetLockMasterIndex		
21.3.7	RDC_SEMA42_GetLockDomainID		
21.3.8	RDC_SEMA42_ResetGate		
21.3.9	RDC_SEMA42_ResetAllGates		. 210

MCUXpresso SDK API Reference Manual
NXP Semiconductors

xiii

Section	Contents	
Number	Title	Page Number
Chapter	SAI: Serial Audio Interface	
22.1	Overview	317
22.2	Typical configurations	317
22.3	Typical use case	318
22.3.1	SAI Send/receive using an interrupt method	318
22.3.2	SAI Send/receive using a DMA method	318
22.4	SAI Driver	319
22.4.1	Overview	
22.4.2	Data Structure Documentation	327
22.4.3	Macro Definition Documentation	331
22.4.4	Enumeration Type Documentation	331
22.4.5	Function Documentation	335
Chapter	SDMA: Smart Direct Memory Access (SDMA) Controller Driver	
23.1	Overview	365
23.2	Typical use case	365
23.2.1	SDMA Operation	365
23.3	Data Structure Documentation	371
23.3.1	struct sdma_config_t	371
23.3.2	struct sdma_multi_fifo_config_t	371
23.3.3	struct sdma_sw_done_config_t	371
23.3.4	struct sdma_p2p_config_t	372
23.3.5	struct sdma_transfer_config_t	372
23.3.6	struct sdma_buffer_descriptor_t	373
23.3.7	struct sdma_channel_control_t	374
23.3.8	struct sdma_context_data_t	374
23.3.9	struct sdma_handle_t	374
23.4	Macro Definition Documentation	375
23.4.1	FSL_SDMA_DRIVER_VERSION	375
23.5	Typedef Documentation	375
23.5.1	sdma_callback	375
23.6	Enumeration Type Documentation	375
23.6.1	sdma_transfer_size_t	375
23.6.2	sdma_bd_status_t	376
23.6.3	sdma_bd_command_t	376
23.6.4	sdma_context_switch_mode_t	376

xiv

Section	Contents	Page
Number	Title	Number
23.6.5	sdma_clock_ratio_t	
23.6.6	sdma_transfer_type_t	
23.6.7	sdma_peripheral_t	
23.6.8	anonymous enum	
23.6.9	anonymous enum	
23.6.10	anonymous enum	
23.6.11	anonymous enum	
23.6.12	sdma_done_src_t	
23.7	<b>Function Documentation</b>	379
23.7.1	SDMA Init	
23.7.2	SDMA_Deinit	
23.7.3	SDMA_GetDefaultConfig	
23.7.4	SDMA_ResetModule	
23.7.5	SDMA_EnableChannelErrorInterrupts	
23.7.6	SDMA_DisableChannelErrorInterrupts	
23.7.7	SDMA_ConfigBufferDescriptor	
23.7.8	SDMA_SetChannelPriority	
23.7.9	SDMA_SetSourceChannel	
23.7.10	SDMA_StartChannelSoftware	
23.7.11	SDMA_StartChannelEvents	
23.7.12	SDMA_StopChannel	382
23.7.13	SDMA_SetContextSwitchMode	
23.7.14	SDMA_GetChannelInterruptStatus	383
23.7.15	SDMA_ClearChannelInterruptStatus	383
23.7.16	SDMA_GetChannelStopStatus	383
23.7.17	SDMA_ClearChannelStopStatus	384
23.7.18	SDMA_GetChannelPendStatus	384
23.7.19	SDMA_ClearChannelPendStatus	384
23.7.20	SDMA_GetErrorStatus	385
23.7.21	SDMA_GetRequestSourceStatus	
23.7.22	SDMA_CreateHandle	
23.7.23	SDMA_InstallBDMemory	
23.7.24	SDMA_SetCallback	
23.7.25	SDMA_SetMultiFifoConfig	
23.7.26	SDMA_EnableSwDone	
23.7.27	SDMA_SetDoneConfig	
23.7.28	SDMA_LoadScript	
23.7.29	SDMA_DumpScript	
23.7.30	SDMA_PrepareTransfer	
23.7.31	SDMA_PrepareP2PTransfer	
23.7.32	SDMA_SubmitTransfer	
23.7.33	SDMA_StartTransfer	
23.7.34	SDMA_StopTransfer	
23.7.35	SDMA_AbortTransfer	392

Section	Contents	Page
Number	Title	Number
23.7.36	SDMA_GetTransferredBytes	
23.7.37	SDMA_IsPeripheralInSPBA	
23.7.38	SDMA_HandleIRQ	
23.7.30	SDWM_HandleffQ	575
Chapter	SEMA4: Hardware Semaphores Driver	
24.1	Overview	395
24.2	Macro Definition Documentation	396
24.2.1	SEMA4_GATE_NUM_RESET_ALL	396
24.3	Function Documentation	306
<b>24.3</b> .1	SEMA4_Init	
24.3.1	SEMA4_Init	
24.3.3	SEMA4_TryLock	
24.3.4	SEMA4_TryLock	
24.3.5	SEMA4 Unlock	
24.3.6	SEMA4_GetLockProc	
24.3.7	SEMA4 ResetGate	
24.3.7	SEMA4_ResetAllGates	
24.3.9	SEMA4_ResetAllOates	
24.3.10	SEMA4_EnableGateNotifyInterrupt	
24.3.10	SEMA4_GetGateNotifyStatus	
24.3.11	SEMA4_ResetGateNotify	
24.3.12	SEMA4_ResetAllGateNotify	
24.3.13	SEMA4_ResetAllGateNotify	400
Chapter	TMU: Thermal Management Unit Driver	
25.1	Overview	403
25.2	Typical use case	403
25.2.1	Monitor and report Configuration	
	The man repeate coming and are a series of the series of t	
25.3	Data Structure Documentation	404
25.3.1	struct tmu_threshold_config_t	404
25.3.2	struct tmu_config_t	406
25.4	Macro Definition Documentation	406
25.4.1	FSL_TMU_DRIVER_VERSION	
		40.5
25.5	Enumeration Type Documentation	
25.5.1	anonymous enum	
25.5.2	anonymous enum	
25.5.3	tmu_probe_select_t	
25.5.4	tmu_average_low_pass_filter_t	407

Section	Contents	Page
Number	Title	Number
<b>25.6</b>	Function Documentation	
25.6.1	TMU_Init	
25.6.2	TMU_Deinit	
25.6.3	TMU_Enable	
25.6.4	TMU_GetDefaultConfig	
25.6.5	TMU_EnableInterrupts	409
25.6.6	TMU_DisableInterrupts	409
25.6.7	TMU_GetInterruptStatusFlags	409
25.6.8	TMU_ClearInterruptStatusFlags	409
25.6.9	TMU_GetImmediateTemperature	410
25.6.10	TMU_GetAverageTemperature	410
25.6.11	TMU_UpdateHighTemperatureThreshold	411
Chapter	WDOG: Watchdog Timer Driver	
26.1	Overview	413
26.2	Typical use case	413
26.3	Data Structure Documentation	414
26.3.1	struct wdog_work_mode_t	414
26.3.2	struct wdog_config_t	414
26.4	Enumeration Type Documentation	415
26.4.1	_wdog_interrupt_enable	415
26.4.2	_wdog_status_flags	415
26.5	Function Documentation	415
26.5.1	WDOG_GetDefaultConfig	415
26.5.2	WDOG_Init	416
26.5.3	WDOG_Deinit	416
26.5.4	WDOG_Enable	416
26.5.5	WDOG_Disable	
26.5.6	WDOG_TriggerSystemSoftwareReset	417
26.5.7	WDOG_TriggerSoftwareSignal	
26.5.8	WDOG_EnableInterrupts	
26.5.9	WDOG_GetStatusFlags	
26.5.10	WDOG_ClearInterruptStatus	
26.5.11	WDOG_SetTimeoutValue	
26.5.12	WDOG_SetInterrputTimeoutValue	
26.5.13	WDOG_DisablePowerDownEnable	
26.5.14	WDOG_Refresh	421

xvii

Section	Contents	Page
Number	Title	Number
Chapter	Debug Console	1 (022220 02
27.1	Overview	423
27.2	Function groups	423
27.2.1	Initialization	423
27.2.2	Advanced Feature	424
27.2.3	SDK_DEBUGCONSOLE and SDK_DEBUGCONSOLE_UART	428
27.3	Typical use case	428
27.4	Macro Definition Documentation	430
27.4.1	DEBUGCONSOLE_REDIRECT_TO_TOOLCHAIN	430
27.4.2	DEBUGCONSOLE_REDIRECT_TO_SDK	431
27.4.3	DEBUGCONSOLE_DISABLE	431
27.4.4	SDK_DEBUGCONSOLE	431
27.4.5	PRINTF	431
27.5	Function Documentation	431
27.5.1	DbgConsole_Init	431
27.5.2	DbgConsole_Deinit	
27.5.3	DbgConsole_EnterLowpower	
27.5.4	DbgConsole_ExitLowpower	
27.5.5	DbgConsole_Printf	
27.5.6	DbgConsole_Putchar	
27.5.7	DbgConsole_Scanf	
27.5.8	DbgConsole_Getchar	
27.5.9	DbgConsole BlockingPrintf	
27.5.10	DbgConsole_Flush	434
27.5.11	StrFormatPrintf	
27.5.12	StrFormatScanf	435
Chapter	CODEC codec Driver	
28.1	Overview	437
28.2	codec common Driver	438
28.2.1	Overview	
28.2.2	Data Structure Documentation	
28.2.3	Macro Definition Documentation	443
28.2.4	Enumeration Type Documentation	
28.2.5	Function Documentation	

Section	Contents		
Number	Title	Page Number	
Chapter	Serial_Manager		
Chapter	Ecspi_cmsis_driver		
30.1	Function groups	455	
30.1.1	ECSPI CMSIS GetVersion Operation	455	
30.1.2	ECSPI CMSIS GetCapabilities Operation	455	
30.1.3	ECSPI CMSIS Initialize and Uninitialize Operation	455	
30.1.4	ECSPI CMSIS Transfer Operation	455	
30.1.5	ECSPI CMSIS Status Operation	455	
30.1.6	ECSPI CMSIS Control Operation	456	
30.2	Typical use case		
30.2.1	Master Operation	456	
30.2.2	Slave Operation	456	
Chapter	I2c_cmsis_driver		
31.1	I2C CMSIS Driver	457	
31.1.1	Master Operation in interrupt transactional method	457	
31.1.2	Slave Operation in interrupt transactional method	457	
Chapter	Uart_cmsis_driver		
32.1	Function groups	459	
32.1.1	UART CMSIS GetVersion Operation	459	
32.1.2	UART CMSIS GetCapabilities Operation	459	
32.1.3	UART CMSIS Initialize and Uninitialize Operation	459	
32.1.4	UART CMSIS Transfer Operation	459	
32.1.5	UART CMSIS Status Operation	460	
32.1.6	UART CMSIS Control Operation	460	
Chapter	Asrc_sdma		
33.1	Overview	461	
33.2	Data Structure Documentation	462	
33.2.1	struct asrc_p2p_sdma_config_t		
33.2.2	struct asrc_sdma_in_handle_t	462	
33.2.3	struct asrc_sdma_out_handle_t		
33.2.4	struct _asrc_sdma_handle	464	
33.3	Function Documentation		
33.3.1	ASRC_TransferInCreateHandleSDMA		
33.3.2	ASRC_TransferOutCreateHandleSDMA	465	
	MCUXpresso SDK API Reference Manual		

NXP Semiconductors xix

Section	Contents	Page
Number	Title	Number
33.3.3	ASRC_TransferSetContextConfigSDMA	465
33.3.4	ASRC_TransferSDMA	466
33.3.5	ASRC_TransferAbortInSDMA	466
33.3.6	ASRC_TransferAbortOutSDMA	466
Chapter	Ecspi_freertos_driver	
34.1	Overview	467
34.2	Macro Definition Documentation	467
34.2.1	FSL_ECSPI_FREERTOS_DRIVER_VERSION	467
34.3	Function Documentation	
34.3.1	ECSPI_RTOS_Init	
34.3.2	ECSPI_RTOS_Deinit	
34.3.3	ECSPI_RTOS_Transfer	468
Chapter	Ecspi_sdma	
35.1	Overview	469
35.2	Data Structure Documentation	470
35.2.1	struct _ecspi_sdma_handle	
<b>35.3</b> 35.3.1	Macro Definition Documentation	
35.4	Typedef Documentation	470
35.4.1	ecspi_sdma_callback_t	
35.5	Function Documentation	470
35.5.1	ECSPI_MasterTransferCreateHandleSDMA	
35.5.2	ECSPI_SlaveTransferCreateHandleSDMA	
35.5.3	ECSPI_MasterTransferSDMA	
35.5.4	ECSPI_SlaveTransferSDMA	
35.5.5	ECSPI_MasterTransferAbortSDMA	
35.5.6	ECSPI_SlaveTransferAbortSDMA	4/3
Chapter	I2C FreeRTOS Driver	
36.1	Overview	475
36.2	Macro Definition Documentation	475
36.2.1	FSL_I2C_FREERTOS_DRIVER_VERSION	475
36.3	Function Documentation	475

Section	Contents	Page
Number	Title	Number
36.3.1	I2C_RTOS_Init	475
36.3.2	I2C_RTOS_Deinit	476
36.3.3	I2C_RTOS_Transfer	476
Chapter	Uart_sdma	
37.1	Overview	477
37.2	Data Structure Documentation	477
37.2.1	struct _uart_sdma_handle	
37.3	Macro Definition Documentation	478
37.3.1	FSL_UART_SDMA_DRIVER_VERSION	478
37.4	Typedef Documentation	478
37.4.1	uart_sdma_transfer_callback_t	478
37.5	Function Documentation	478
37.5.1	UART_TransferCreateHandleSDMA	
37.5.2	UART_SendSDMA	479
37.5.3	UART_ReceiveSDMA	479
37.5.4	UART_TransferAbortSendSDMA	480
37.5.5	UART_TransferAbortReceiveSDMA	480
Chapter	Pdm_sdma	
38.1	Overview	481
38.2	Data Structure Documentation	481
38.2.1	struct _pdm_sdma_handle	481
38.3	Function Documentation	482
38.3.1	PDM_TransferCreateHandleSDMA	482
38.3.2	PDM TransferReceiveSDMA	
38.3.3	PDM TransferAbortReceiveSDMA	
38.3.4	PDM_SetChannelConfigSDMA	
Chapter	Sai_sdma	
39.1	Overview	485
39.2	Data Structure Documentation	486
39.2.1	struct _sai_sdma_handle	486
39.3	Function Documentation	487
39.3.1	SAI_TransferTxCreateHandleSDMA	

MCUXpresso SDK API Reference Manual

NXP Semiconductors xxi

	Contents	
Section		Page
Number	Title	Number
39.3.2	SAI_TransferRxCreateHandleSDMA	
39.3.3	SAI_TransferTxSetFormatSDMA	
39.3.4	SAI_TransferRxSetFormatSDMA	
39.3.5	SAI_TransferSendSDMA	
39.3.6	SAI_TransferReceiveSDMA	489
39.3.7	SAI_TransferAbortSendSDMA	490
39.3.8	SAI_TransferAbortReceiveSDMA	490
39.3.9	SAI_TransferRxSetConfigSDMA	490
39.3.10	SAI_TransferTxSetConfigSDMA	
Chapter	Wm8960_adapter	
40.1	Overview	493
40.2	<b>Enumeration Type Documentation</b>	493
40.2.1	anonymous enum	493
40.3	Function Documentation	
40.3.1	HAL_CODEC_Init	
40.3.2	HAL_CODEC_Deinit	495
40.3.3	HAL_CODEC_SetFormat	495
40.3.4	HAL_CODEC_SetVolume	495
40.3.5	HAL_CODEC_SetMute	496
40.3.6	HAL_CODEC_SetPower	496
40.3.7	HAL_CODEC_SetRecord	496
40.3.8	HAL_CODEC_SetRecordChannel	497
40.3.9	HAL_CODEC_SetPlay	497
40.3.10	HAL_CODEC_ModuleControl	497
Chapter	Wm8960	
41.1	Overview	499
41.2	Data Structure Documentation	502
41.2.1	struct wm8960 audio format t	
41.2.2	struct wm8960_config_t	
41.2.3	struct wm8960_handle_t	
41.3	Macro Definition Documentation	503
41.3.1	WM8960_LINVOL	503
41.3.2	WM8960_I2C_ADDR	503
41.4	Enumeration Type Documentation	
41.4.1	wm8960_module_t	
41.4.2	anonymous enum	504

G	Contents	ъ.
Section	TP'41	Page
Number	Title	Number
41.4.3	wm8960_play_source_t	
41.4.4	wm8960_route_t	
41.4.5	wm8960_protocol_t	
41.4.6	wm8960_input_t	
41.4.7	anonymous enum	
41.4.8	anonymous enum	505
41.5	Function Documentation	506
41.5.1	WM8960_Init	506
41.5.2	WM8960_Deinit	506
41.5.3	WM8960_SetDataRoute	506
41.5.4	WM8960_SetLeftInput	506
41.5.5	WM8960_SetRightInput	
41.5.6	WM8960_SetProtocol	
41.5.7	WM8960_SetMasterSlave	
41.5.8	WM8960_SetVolume	
41.5.9	WM8960_GetVolume	
41.5.10	WM8960_SetMute	
41.5.11	WM8960_SetModule	
41.5.12	WM8960_SetPlay	
41.5.13	WM8960_ConfigDataFormat	
41.5.14	WM8960_SetJackDetect	
41.5.15	WM8960_WriteReg	
41.5.16	WM8960_ReadReg	
41.5.17	WM8960_ModifyReg	
Chapter	Serial_Manager	
42.1	Overview	513
42.2	<b>Data Structure Documentation</b>	
42.2.1	struct serial_manager_config_t	
42.2.2	struct serial_manager_callback_message_t	516
42.3	Macro Definition Documentation	516
42.3.1	SERIAL_MANAGER_TIME_DELAY_DEFAULT_VALUE	516
42.3.2	SERIAL_MANAGER_HANDLE_SIZE	
42.3.3	SERIAL_MANAGER_HANDLE_DEFINE	516
42.3.4	SERIAL_MANAGER_WRITE_HANDLE_DEFINE	
42.3.5	SERIAL_MANAGER_READ_HANDLE_DEFINE	
42.3.6	SERIAL_MANAGER_USE_COMMON_TASK	
42.3.7	SERIAL_MANAGER_TASK_PRIORITY	
42.3.8	SERIAL_MANAGER_TASK_STACK_SIZE	
42.4	Enumeration Type Documentation	517

MCUXpresso SDK API Reference Manual NXP Semiconductors

xxiii

Section	Contents	Page
Number	Title	Number
42.4.1	serial_port_type_t	
42.4.2	serial_manager_type_t	
42.4.3	serial_manager_status_t	
42.5	Function Documentation	518
42.5.1	SerialManager_Init	518
42.5.2	SerialManager_Deinit	520
42.5.3	SerialManager_OpenWriteHandle	521
42.5.4	SerialManager_CloseWriteHandle	522
42.5.5	SerialManager_OpenReadHandle	522
42.5.6	SerialManager_CloseReadHandle	523
42.5.7	SerialManager_WriteBlocking	524
42.5.8	SerialManager_ReadBlocking	
42.5.9	SerialManager_EnterLowpower	525
42.5.10	SerialManager_ExitLowpower	525
Chapter	Serial_port_swo	
43.1	Overview	527
43.2	Data Structure Documentation	527
43.2.1	struct serial_port_swo_config_t	527
43.3	<b>Enumeration Type Documentation</b>	527
43.3.1	serial_port_swo_protocol_t	527
Chapter	Serial_port_uart	
44.1	Overview	529
44.2	Enumeration Type Documentation	529
44.2.1	serial_port_uart_parity_mode_t	529
44.2.2	serial_port_uart_stop_bit_count_t	529

### Chapter 1 Introduction

The MCUXpresso Software Development Kit (MCUXpresso SDK) is a collection of software enablement for NXP Microcontrollers that includes peripheral drivers, multicore support and integrated RTOS support for FreeRTOS<sup>TM</sup>. In addition to the base enablement, the MCUXpresso SDK is augmented with demo applications, driver example projects, and API documentation to help users quickly leverage the support provided by MCUXpresso SDK. The MCUXpresso SDK Web Builder is available to provide access to all MCUXpresso SDK packages. See the MCUXpresso Software Development Kit (SD-K) Release Notes (document MCUXSDKRN) in the Supported Devices section at MCUXpresso-SDK: Software Development Kit for MCUXpresso for details.

The MCUXpresso SDK is built with the following runtime software components:

- Arm<sup>®</sup> and DSP standard libraries, and CMSIS-compliant device header files which provide direct access to the peripheral registers.
- Peripheral drivers that provide stateless, high-performance, ease-of-use APIs. Communication drivers provide higher-level transactional APIs for a higher-performance option.
- RTOS wrapper driver built on top of MCUXpresso SDK peripheral drivers and leverage native RT-OS services to better comply to the RTOS cases.
- Real time operation systems (RTOS) for FreeRTOS OS.
- Stacks and middleware in source or object formats including:
  - CMSIS-DSP, a suite of common signal processing functions.
  - The MCUXpresso SDK comes complete with software examples demonstrating the usage of the peripheral drivers, RTOS wrapper drivers, middleware, and RTOSes.

All demo applications and driver examples are provided with projects for the following toolchains:

- IAR Embedded Workbench
- GNU Arm Embedded Toolchain

The peripheral drivers and RTOS driver wrappers can be used across multiple devices within the product family without modification. The configuration items for each driver are encapsulated into C language data structures. Device-specific configuration information is provided as part of the MCUXpresso SDK and need not be modified by the user. If necessary, the user is able to modify the peripheral driver and RTOS wrapper driver configuration during runtime. The driver examples demonstrate how to configure the drivers by passing the proper configuration data to the APIs. The folder structure is organized to reduce the total number of includes required to compile a project.

The rest of this document describes the API references in detail for the peripheral drivers and RT-OS wrapper drivers. For the latest version of this and other MCUXpresso SDK documents, see the mcuxpresso.nxp.com/apidoc/.

Deliverable	Location
Demo Applications	<pre><install_dir>/boards/<board_name>/demo</board_name></install_dir></pre>
	apps
Driver Examples	<pre><install_dir>/boards/<board_name>/driver</board_name></install_dir></pre>
	examples
Documentation	<install_dir>/docs</install_dir>
Middleware	<install_dir>/middleware</install_dir>
Drivers	<install_dir>/<device_name>/drivers/</device_name></install_dir>
CMSIS Standard Arm Cortex-M Headers, math	<install_dir>/CMSIS</install_dir>
and DSP Libraries	
Device Startup and Linker	<install_dir>/<device_name>/<toolchain>/</toolchain></device_name></install_dir>
MCUXpresso SDK Utilities	<install_dir>/devices/<device_name>/utilities</device_name></install_dir>
RTOS Kernel Code	<install_dir>/rtos</install_dir>

**MCUXpresso SDK Folder Structure** 

### Chapter 2 Trademarks

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: http://www.nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EM-BRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4M-OBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHM-OS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUI-CC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TD-MI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, Dynam-IQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2019 NXP B.V.


### **Chapter 3 Architectural Overview**

This chapter provides the architectural overview for the MCUXpresso Software Development Kit (MCUXpresso SDK). It describes each layer within the architecture and its associated components.

#### Overview

The MCUXpresso SDK architecture consists of five key components listed below.

- 1. The Arm Cortex Microcontroller Software Interface Standard (CMSIS) CORE compliance devicespecific header files, SOC Header, and CMSIS math/DSP libraries.
- 2. Peripheral Drivers
- 3. Real-time Operating Systems (RTOS)
- 4. Stacks and Middleware that integrate with the MCUXpresso SDK
- 5. Demo Applications based on the MCUXpresso SDK



MCUXpresso SDK Block Diagram

#### MCU header files

Each supported MCU device in the MCUXpresso SDK has an overall System-on Chip (SoC) memory-

mapped header file. This header file contains the memory map and register base address for each peripheral and the IRQ vector table with associated vector numbers. The overall SoC header file provides access to the peripheral registers through pointers and predefined bit masks. In addition to the overall SoC memory-mapped header file, the MCUXpresso SDK includes a feature header file for each device. The feature header file allows NXP to deliver a single software driver for a given peripheral. The feature file ensures that the driver is properly compiled for the target SOC.

#### **CMSIS Support**

Along with the SoC header files and peripheral extension header files, the MCUXpresso SDK also includes common CMSIS header files for the Arm Cortex-M core and the math and DSP libraries from the latest CMSIS release. The CMSIS DSP library source code is also included for reference.

#### **MCUXpresso SDK Peripheral Drivers**

The MCUXpresso SDK peripheral drivers mainly consist of low-level functional APIs for the MCU product family on-chip peripherals and also of high-level transactional APIs for some bus drivers/DM-A driver/eDMA driver to quickly enable the peripherals and perform transfers.

All MCUXpresso SDK peripheral drivers only depend on the CMSIS headers, device feature files, fsl\_common.h, and fsl\_clock.h files so that users can easily pull selected drivers and their dependencies into projects. With the exception of the clock/power-relevant peripherals, each peripheral has its own driver. Peripheral drivers handle the peripheral clock gating/ungating inside the drivers during initialization and deinitialization respectively.

Low-level functional APIs provide common peripheral functionality, abstracting the hardware peripheral register accesses into a set of stateless basic functional operations. These APIs primarily focus on the control, configuration, and function of basic peripheral operations. The APIs hide the register access details and various MCU peripheral instantiation differences so that the application can be abstracted from the low-level hardware details. The API prototypes are intentionally similar to help ensure easy portability across supported MCUXpresso SDK devices.

Transactional APIs provide a quick method for customers to utilize higher-level functionality of the peripherals. The transactional APIs utilize interrupts and perform asynchronous operations without user intervention. Transactional APIs operate on high-level logic that requires data storage for internal operation context handling. However, the Peripheral Drivers do not allocate this memory space. Rather, the user passes in the memory to the driver for internal driver operation. Transactional APIs ensure the NVIC is enabled properly inside the drivers. The transactional APIs do not meet all customer needs, but provide a baseline for development of custom user APIs.

Note that the transactional drivers never disable an NVIC after use. This is due to the shared nature of interrupt vectors on devices. It is up to the user to ensure that NVIC interrupts are properly disabled after usage is complete.

#### **Interrupt handling for transactional APIs**

A double weak mechanism is introduced for drivers with transactional API. The double weak indicates two levels of weak vector entries. See the examples below:

PUBWEAK SPI0\_IRQHandler
PUBWEAK SPI0\_DriverIRQHandler
SPI0\_IRQHandler

```
LDR R0, =SPI0_DriverIRQHandler
BX R0
```

The first level of the weak implementation are the functions defined in the vector table. In the devices/<D-EVICE\_NAME>/<TOOLCHAIN>/startup\_<DEVICE\_NAME>.s/.S file, the implementation of the first layer weak function calls the second layer of weak function. The implementation of the second layer weak function (ex. SPI0\_DriverIRQHandler) jumps to itself (B). The MCUXpresso SDK drivers with transactional APIs provide the reimplementation of the second layer function inside of the peripheral driver. If the MCUXpresso SDK drivers with transactional APIs are linked into the image, the SPI0\_DriverIRQHandler is replaced with the function implemented in the MCUXpresso SDK SPI driver.

The reason for implementing the double weak functions is to provide a better user experience when using the transactional APIs. For drivers with a transactional function, call the transactional APIs and the drivers complete the interrupt-driven flow. Users are not required to redefine the vector entries out of the box. At the same time, if users are not satisfied by the second layer weak function implemented in the MCU-Xpresso SDK drivers, users can redefine the first layer weak function and implement their own interrupt handler functions to suit their implementation.

The limitation of the double weak mechanism is that it cannot be used for peripherals that share the same vector entry. For this use case, redefine the first layer weak function to enable the desired peripheral interrupt functionality. For example, if the MCU's UART0 and UART1 share the same vector entry, redefine the UART0\_UART1\_IRQHandler according to the use case requirements.

#### **Feature Header Files**

The peripheral drivers are designed to be reusable regardless of the peripheral functional differences from one MCU device to another. An overall Peripheral Feature Header File is provided for the MCUXpresso SDK-supported MCU device to define the features or configuration differences for each sub-family device.

#### **Application**

See the Getting Started with MCUXpresso SDK document (MCUXSDKGSUG).

## **Chapter 4 Driver errors status**

- kStatus\_ECSPI\_Busy = 6400
- kStatus\_ECSPI\_Idle = 6401
- kStatus\_ECSPI\_Error = 6402
- kStatus ECSPI HardwareOverFlow = 6403
- kStatus\_I2C\_Busy = 1100
- kStatus\_I2C\_Idle = 1101
- kStatus\_I2C\_Nak = 1102
- kStatus I2C ArbitrationLost = 1103
- kStatus\_I2C\_Timeout = 1104
- kStatus\_I2C\_Addr\_Nak = 1105
- kStatus\_UART\_TxBusy = 2800
- kStatus\_UART\_RxBusy = 2801
- kStatus\_UART\_TxIdle = 2802
- kStatus\_UART\_RxIdle = 2803
- kStatus\_UART\_TxWatermarkTooLarge = 2804
- kStatus\_UART\_RxWatermarkTooLarge = 2805
- kStatus\_UART\_FlagCannotClearManually = 2806
- kStatus\_UART\_Error = 2807
- kStatus\_UART\_RxRingBufferOverrun = 2808
- kStatus\_UART\_RxHardwareOverrun = 2809
- kStatus\_UART\_NoiseError = 2810
- kStatus\_UART\_FramingError = 2811
- kStatus UART ParityError = 2812
- kStatus\_UART\_BaudrateNotSupport = 2813
- kStatus\_UART\_BreakDetect = 2814
- kStatus\_PDM\_Busy = 7200
- kStatus\_PDM\_CLK\_LOW = 7201
- kStatus\_PDM\_FIFO\_ERROR = 7202
- kStatus\_PDM\_QueueFull = 7203
- kStatus\_PDM\_Idle = 7204
- kStatus\_SAI\_TxBusy = 1900
- kStatus\_SAI\_RxBusy = 1901
- kStatus\_SAI\_TxError = 1902
- kStatus\_SAI\_RxError = 1903
- kStatus\_SAI\_QueueFull = 1904
- kStatus\_SAI\_TxIdle = 1905
- kStatus\_SAI\_RxIdle = 1906
- kStatus\_SDMA\_ERROR = 7300

• kStatus\_SDMA\_Busy = 7301

# Chapter 5 Deprecated List

Global GPIO\_ClearPinsOutput (GPIO\_Type \*base, uint32\_t mask)

Do not use this function. It has been superceded by GPIO\_PortClear.

Global GPIO\_DisableInterrupts (GPIO\_Type \*base, uint32\_t mask)

Do not use this function. It has been superceded by GPIO\_PortDisableInterrupts.

Global GPIO\_ReadPadStatus (GPIO\_Type \*base, uint32\_t pin)

Do not use this function. It has been superceded by GPIO\_PinReadPadStatus.

Global GPIO\_ReadPinInput (GPIO\_Type \*base, uint32\_t pin)

Do not use this function. It has been superceded by GPIO\_PinRead.

Global GPIO\_SetPinInterruptConfig (GPIO\_Type \*base, uint32\_t pin, gpio\_interrupt\_mode\_t pin-InterruptMode)

Do not use this function. It has been superceded by GPIO\_PinSetInterruptConfig.

Global GPIO\_SetPinsOutput (GPIO\_Type \*base, uint32\_t mask)

Do not use this function. It has been superceded by GPIO\_PortSet.

Global GPIO\_WritePinOutput (GPIO\_Type \*base, uint32\_t pin, uint8\_t output)

Do not use this function. It has been superceded by GPIO\_PinWrite.

Global PDM\_SetSampleRate (PDM\_Type \*base, uint32\_t enableChannelMask, pdm\_df\_quality\_mode\_t qualityMode, uint8\_t osr, uint32\_t clkDiv)

Do not use this function. It has been superceded by PDM\_SetSampleRateConfig

Global SAI\_RxGetDefaultConfig (sai\_config\_t \*config)

Do not use this function. It has been superceded by SAI\_GetClassicI2SConfig, SAI\_GetLeftJustified-Config, SAI\_GetRightJustifiedConfig, SAI\_GetDSPConfig, SAI\_GetTDMConfig

Global SAI\_RxInit (I2S\_Type \*base, const sai\_config\_t \*config)

Do not use this function. It has been superceded by SAI\_Init

Global SAI\_RxSetFormat (I2S\_Type \*base, sai\_transfer\_format\_t \*format, uint32\_t mclkSource-ClockHz, uint32\_t bclkSourceClockHz)

Do not use this function. It has been superceded by SAI\_RxSetConfig

Global SAI\_TransferRxSetFormat (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_format\_t \*format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz)

Do not use this function. It has been superceded by SAI\_TransferRxSetConfig

Global SAI\_TransferTxSetFormat (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_format\_t \*format, uint32 t mclkSourceClockHz, uint32 t bclkSourceClockHz)

Do not use this function. It has been superceded by SAI\_TransferTxSetConfig

Global SAI\_TxGetDefaultConfig (sai\_config\_t \*config)

Do not use this function. It has been superceded by SAI\_GetClassicI2SConfig, SAI\_GetLeftJustified-Config, SAI\_GetRightJustifiedConfig, SAI\_GetDSPConfig, SAI\_GetTDMConfig

Global SAI\_TxInit (I2S\_Type \*base, const sai\_config\_t \*config)

Do not use this function. It has been superceded by SAI\_Init

Global SAI\_TxSetFormat (I2S\_Type \*base, sai\_transfer\_format\_t \*format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz)

Do not use this function. It has been superceded by SAI\_TxSetConfig

Global SDMA\_EnableSwDone (SDMAARM\_Type \*base, sdma\_transfer\_config\_t \*config, uint8\_t sel, sdma\_peripheral\_t type)

Do not use this function. It has been superceded by SDMA\_SetDoneConfig.

# **Chapter 6 AUDIOMIX Driver**

AUDIOMIX driver provides APIs to control AUDIOMIX clock.

# Chapter 7 Clock Driver

#### Overview

The MCUXpresso SDK provides APIs for MCUXpresso SDK devices' clock operation.

The clock driver supports:

- Clock generator (PLL, FLL, and so on) configuration
- Clock mux and divider configuration
- Getting clock frequency

#### **Data Structures**

- struct ccm\_analog\_frac\_pll\_config\_t
  - Fractional-N PLL configuration. More...
- struct ccm\_analog\_integer\_pll\_config\_t

Integer PLL configuration. More...

## **Macros**

- #define OSC24M\_CLK\_FREQ 24000000U
  - XTAL 24M clock frequency.
- #define CLKPAD\_FREQ OU
  - pad clock frequency.
- #define ECSPI\_CLOCKS
  - Clock ip name array for ECSPI.
- #define EDMA CLOCKS
  - Clock ip name array for EDMA.
- #define ENET\_CLOCKS
  - *Clock ip name array for ENET.*
- #define ENETQOS\_CLOCKS
  - Clock ip name array for ENET\_QOS.
- #define FLEXCAN\_CLOCKS
  - Clock ip name array for FLEXCAN.
- #define GPIO\_CLOCKS
  - Clock ip name array for GPIO.
- #define GPT\_CLOCKS
  - Clock ip name array for GPT.
- #define I2C\_CLOCKS
  - Clock ip name array for I2C.
- #define IOMUX\_CLOCKS
  - Clock ip name array for IOMUX.
- #define IPMUX\_CLOCKS
  - Clock ip name array for IPMUX.
- #define PWM CLOCKS
  - Clock ip name array for PWM.

```
    #define RDC CLOCKS

        Clock ip name array for RDC.

    #define SAI CLOCKS

        Clock ip name array for SAI.

    #define RDC SEMA42 CLOCKS

        Clock ip name array for RDC SEMA42.

    #define UART CLOCKS

        Clock ip name array for UART.

    #define USDHC CLOCKS

        Clock ip name array for USDHC.

    #define WDOG_CLOCKS

        Clock ip name array for WDOG.

    #define TMU CLOCKS

        Clock ip name array for TEMPSENSOR.

    #define SDMA_CLOCKS

        Clock ip name array for SDMA.

    #define MU_CLOCKS

        Clock ip name array for MU.

    #define QSPI CLOCKS

        Clock ip name array for QSPI.

    #define PDM_CLOCKS

        Clock ip name array for PDM.

    #define ASRC_CLOCKS

        Clock ip name array for ASRC.
   • #define CCM_BIT_FIELD_EXTRACTION(val, mask, shift) (((val) & (mask)) >> (shift))
        CCM reg macros to extract corresponding registers bit field.
   • #define CCM REG OFF(root, off) (*((volatile uint32 t *)((uint32 t)(root) + (off))))
        CCM reg macros to map corresponding registers.
   • #define AUDIO_PLL1_GEN_CTRL_OFFSET 0x00
        CCM Analog registers offset.
   • #define CCM ANALOG TUPLE(reg, shift) ((((reg)&0xFFFFU) << 16U) | ((shift)))
        CCM ANALOG tuple macros to map corresponding registers and bit fields.

    #define CLOCK_GATE_IN_AUDIOMIX (1U)

        CCM CCGR and root tuple.
   • #define AUDIOMIX_TUPLE(offset, gate, root) (((CLOCK_GATE_IN_AUDIOMIX) << 28U)
     (((offset)\&0xFU) << 24U) \mid (((gate)\&0xFFU) << 16U) \mid ((root)\&0xFFFFU))
        audio mix CCGR
   • #define kCLOCK_CoreSysClk kCLOCK_CoreM7Clk
        For compatible with other platforms without CCM.
   • #define CLOCK_GetCoreSysClkFreq CLOCK_GetCoreM7Freq
        For compatible with other platforms without CCM.
Enumerations
   • enum clock name t {
     kCLOCK CoreM7Clk,
```

```
kCLOCK_AxiClk,
kCLOCK_AhbClk,
kCLOCK_IpgClk }
  Clock name used to get clock frequency.
```

• enum clock\_ip\_name\_t { ,

```
kCLOCK Debug = CCM TUPLE(4U, 32U),
kCLOCK_Dram = CCM_TUPLE(5U, 64U),
kCLOCK Ecspi1 = CCM TUPLE(7U, 101U),
kCLOCK_Ecspi2 = CCM_TUPLE(8U, 102U),
kCLOCK Ecspi3 = CCM TUPLE(9U, 131U),
kCLOCK Enet1 = CCM TUPLE(10U, 17U),
kCLOCK_Gpio1 = CCM_TUPLE(11U, 33U),
kCLOCK_Gpio2 = CCM_TUPLE(12U, 33U),
kCLOCK Gpio3 = CCM TUPLE(13U, 33U),
kCLOCK_Gpio4 = CCM_TUPLE(14U, 33U),
kCLOCK_Gpio5 = CCM_TUPLE(15U, 33U),
kCLOCK Gpt1 = CCM TUPLE(16U, 107U),
kCLOCK\_Gpt2 = CCM\_TUPLE(17U, 108U),
kCLOCK Gpt3 = CCM TUPLE(18U, 109U),
kCLOCK_Gpt4 = CCM_TUPLE(19U, 110U),
kCLOCK Gpt5 = CCM TUPLE(20U, 111U),
kCLOCK Gpt6 = CCM TUPLE(21U, 112U),
kCLOCK_12c1 = CCM_TUPLE(23U, 90U),
kCLOCK_12c2 = CCM_TUPLE(24U, 91U),
kCLOCK I2c3 = CCM TUPLE(25U, 92U),
kCLOCK_12c4 = CCM_TUPLE(26U, 93U),
kCLOCK I2c5 = CCM TUPLE(51U, 73U),
kCLOCK_12c6 = CCM_TUPLE(52U, 74U),
kCLOCK Can1 = CCM TUPLE(53U, 68U),
kCLOCK Can2 = CCM TUPLE(54U, 69U),
kCLOCK_Enet_Qos = CCM_TUPLE(59U, 81U),
kCLOCK_Iomux = CCM_TUPLE(27U, 33U),
kCLOCK Ipmux1 = CCM TUPLE(28U, 33U),
kCLOCK_Ipmux2 = CCM_TUPLE(29U, 33U),
kCLOCK_Ipmux3 = CCM_TUPLE(30U, 33U),
kCLOCK_Mu = CCM_TUPLE(33U, 33U),
kCLOCK_Ocram = CCM_TUPLE(35U, 33U),
kCLOCK OcramS = CCM TUPLE(36U, 32U),
kCLOCK_Pwm1 = CCM_TUPLE(40U, 103U),
kCLOCK Pwm2 = CCM TUPLE(41U, 104U),
kCLOCK Pwm3 = CCM TUPLE(42U, 105U),
kCLOCK_Pwm4 = CCM_TUPLE(43U, 106U),
kCLOCK_Qspi = CCM_TUPLE(47U, 87U),
kCLOCK Nand = CCM TUPLE(48U, 86U),
kCLOCK_Rdc = CCM_TUPLE(49U, 33U),
kCLOCK Sdma1 = CCM TUPLE(58U, 33U),
kCLOCK_Sec_Debug = CCM_TUPLE(60U, 33U),
kCLOCK Sema42 1 = CCM TUPLE(61U, 33U),
kCLOCK Sema42 2 = CCM TUPLE(62U, 33U),
kCLOCK_Sim_enet = CCM_TUPLE(64U, 17U),
kCLOCK_Sim_m = CCM_TUPLE(65U, 32U),
kCLOCK_Sim_main = QQNUXDIPSSE(SDK, API)Reference Manual
```

kCLOCK\_Sim\_s = CCM\_TUPLE(67U, 32U), kCLOCK\_Sim\_wakeup = CCM\_TUPLE(68U, 32U),

18

kCLOCK\_Ocram\_A = AUDIOMIX\_TUPLE(4U, 0U, 0xFFFF) }
 CCM CCGR gate control.
• enum clock\_root\_control\_t {

```
kCLOCK RootM7 = (uint32 t)(&(CCM)->ROOT[1].TARGET ROOT),
kCLOCK_RootHsioAxi = (uint32_t)(&(CCM)->ROOT[7].TARGET_ROOT),
kCLOCK RootMainAxi = (uint32 t)(&(CCM)->ROOT[16].TARGET ROOT),
kCLOCK_RootEnetAxi = (uint32_t)(&(CCM)->ROOT[17].TARGET_ROOT),
kCLOCK RootNandUsdhcBus = (uint32 t)(&(CCM)->ROOT[18].TARGET ROOT),
kCLOCK RootVpuBus = (uint32 t)(&(CCM)->ROOT[19].TARGET ROOT),
kCLOCK_RootMediaAxi = (uint32_t)(&(CCM)->ROOT[20].TARGET_ROOT),
kCLOCK_RootMediaApb = (uint32_t)(\&(CCM)->ROOT[21].TARGET_ROOT),
kCLOCK RootHdmiApb = (uint32 t)(&(CCM)->ROOT[22].TARGET ROOT),
kCLOCK_RootNoc = (uint32_t)(&(CCM)->ROOT[26].TARGET_ROOT),
kCLOCK_RootAhb = (uint32_t)(&(CCM)->ROOT[32].TARGET_ROOT),
kCLOCK RootIpg = (uint32 t)(&(CCM)->ROOT[33].TARGET ROOT),
kCLOCK_RootAudioAhb = (uint32_t)(&(CCM)->ROOT[34].TARGET_ROOT),
kCLOCK RootAudioIpg = (uint32 t)(&(CCM)->ROOT[35].TARGET ROOT),
kCLOCK_RootDramAlt = (uint32_t)(&(CCM)->ROOT[64].TARGET_ROOT),
kCLOCK RootFlexCan1 = (uint32 t)(&(CCM)->ROOT[68].TARGET ROOT),
kCLOCK RootFlexCan2 = (uint32 t)(&(CCM)->ROOT[69].TARGET ROOT),
kCLOCK_RootSai1 = (uint32_t)(\&(CCM)->ROOT[75].TARGET_ROOT),
kCLOCK_RootSai2 = (uint32_t)(&(CCM)->ROOT[76].TARGET_ROOT),
kCLOCK RootSai3 = (uint32 t)(&(CCM)->ROOT[77].TARGET ROOT),
kCLOCK_RootSai5 = (uint32_t)(&(CCM)->ROOT[79].TARGET_ROOT),
kCLOCK RootSai6 = (uint32 t)(&(CCM)->ROOT[80].TARGET ROOT),
kCLOCK_RootSai7 = (uint32_t)(&(CCM)->ROOT[134].TARGET_ROOT),
kCLOCK RootEnetQos = (uint32 t)(&(CCM)->ROOT[81].TARGET ROOT),
kCLOCK RootEnetQosTimer = (uint32 t)(&(CCM)->ROOT[82].TARGET ROOT),
kCLOCK_RootEnetRef = (uint32_t)(&(CCM)->ROOT[83].TARGET_ROOT),
kCLOCK_RootEnetTimer = (uint32_t)(&(CCM)->ROOT[84].TARGET_ROOT),
kCLOCK RootEnetPhy = (uint32 t)(&(CCM)->ROOT[85].TARGET ROOT),
kCLOCK_RootNand = (uint32_t)(&(CCM)->ROOT[86].TARGET_ROOT),
kCLOCK_RootQspi = (uint32_t)(&(CCM)->ROOT[87].TARGET_ROOT),
kCLOCK_RootUsdhc1 = (uint32_t)(&(CCM)->ROOT[88].TARGET_ROOT),
kCLOCK_RootUsdhc2 = (uint32_t)(&(CCM)->ROOT[89].TARGET_ROOT),
kCLOCK RootUsdhc3 = (uint32 t)(&(CCM)->ROOT[121].TARGET ROOT),
kCLOCK_RootI2c1 = (uint32_t)(\&(CCM)->ROOT[90].TARGET_ROOT),
kCLOCK RootI2c2 = (uint32 t)(&(CCM)->ROOT[91].TARGET ROOT),
kCLOCK RootI2c3 = (uint32 t)(&(CCM)->ROOT[92].TARGET ROOT),
kCLOCK_RootI2c4 = (uint32_t)(\&(CCM)->ROOT[93].TARGET_ROOT),
kCLOCK_RootI2c5 = (uint32_t)(&(CCM)->ROOT[73].TARGET_ROOT),
kCLOCK_RootI2c6 = (uint32_t)(&(CCM)->ROOT[74].TARGET_ROOT),
kCLOCK_RootUart1 = (uint32_t)(&(CCM)->ROOT[94].TARGET_ROOT),
kCLOCK RootUart2 = (uint32 t)(&(CCM)->ROOT[95].TARGET ROOT),
kCLOCK_RootUart3 = (uint32_t)(&(CCM)->ROOT[96].TARGET_ROOT),
kCLOCK RootUart4 = (uint32 t)(&(CCM)->ROOT[97].TARGET ROOT),
kCLOCK RootGic = (uint32 t)(&(CCM)->ROOT[100].TARGET ROOT),
kCLOCK_RootEcspi1 = (uint32_t)(&(CCM)->ROOT[101].TARGET_ROOT),
kCLOCK_RootEcspi2 = (uint32_t)(&(CCM)->ROOT[102].TARGET_ROOT),
kCLOCK RootEcspi3 =MointXbree&c(SOM)APROCTIGATE TARGET ROOT).
```

20 kCLOCK\_RootPwm1 = (uint32\_t)(&(CCM)->ROOT[103].TARGET\_ROOT[XP] Semiconductors kCLOCK\_RootPwm2 = (uint32\_t)(&(CCM)->ROOT[104].TARGET\_ROOT),

21

```
kCLOCK RootPdm = (uint32 t)(&(CCM)->ROOT[132].TARGET ROOT) }
    ccm root name used to get clock frequency.
enum clock_rootmux_m7_clk_sel_t {
 kCLOCK M7RootmuxOsc24M = 0U
 kCLOCK_M7RootmuxSysPll2Div5 = 1U,
 kCLOCK M7RootmuxSysPll2Div4 = 2U
 kCLOCK_M7RootmuxSysVpuPll = 3U,
 kCLOCK_M7RootmuxSysPll1 = 4U,
 kCLOCK M7RootmuxAudioPll1 = 5U,
 kCLOCK M7RootmuxVideoPll1 = 6U,
 kCLOCK_M7RootmuxSysPll3 = 7U }
    Root clock select enumeration for ARM Cortex-M7 core.
enum clock_rootmux_axi_clk_sel_t {
 kCLOCK AxiRootmuxOsc24M = 0U,
 kCLOCK_AxiRootmuxSysPll2Div3 = 1U,
 kCLOCK AxiRootmuxSysPll1 = 2U,
 kCLOCK_AxiRootmuxSysPll2Div4 = 3U,
 kCLOCK AxiRootmuxSysPll2 = 4U,
 kCLOCK_AxiRootmuxAudioPll1 = 5U,
 kCLOCK_AxiRootmuxVideoPll1 = 6U,
 kCLOCK AxiRootmuxSysPll1Div8 = 7U }
    Root clock select enumeration for MAIN AXI bus.
enum clock_rootmux_ahb_clk_sel_t {
 kCLOCK_AhbRootmuxOsc24M = 0U,
 kCLOCK_AhbRootmuxSysPll1Div6 = 1U,
 kCLOCK_AhbRootmuxSysPll1 = 2U,
 kCLOCK AhbRootmuxSysPll1Div2 = 3U,
 kCLOCK_AhbRootmuxSysPll2Div8 = 4U,
 kCLOCK_AhbRootmuxSysPll3 = 5U,
 kCLOCK AhbRootmuxAudioPll1 = 6U,
 kCLOCK AhbRootmuxVideoPll1 = 7U }
    Root clock select enumeration for AHB bus.
enum clock_rootmux_audio_ahb_clk_sel_t {
 kCLOCK AudioAhbRootmuxOsc24M = 0U,
 kCLOCK AudioAhbRootmuxSysPll2Div2 = 1U,
 kCLOCK_AudioAhbRootmuxSysPll1 = 2U,
 kCLOCK\_AudioAhbRootmuxSysPll2 = 3U,
 kCLOCK AudioAhbRootmuxSysPll2Div6 = 4U,
 kCLOCK AudioAhbRootmuxSysPll3 = 5U,
 kCLOCK_AudioAhbRootmuxAudioPll1 = 6U,
 kCLOCK AudioAhbRootmuxVideoPll1 = 7U }
    Root clock select enumeration for Audio AHB bus.
enum clock_rootmux_qspi_clk_sel_t {
```

```
kCLOCK_QspiRootmuxSysPll1Div2 = 1U,
 kCLOCK_QspiRootmuxSysPll2Div3 = 2U
 kCLOCK_QspiRootmuxSysPll2Div2 = 3U,
 kCLOCK OspiRootmuxAudioPl12 = 4U,
 kCLOCK_QspiRootmuxSysPll1Div3 = 5U,
 kCLOCK_QspiRootmuxSysPll3 = 6,
 kCLOCK_QspiRootmuxSysPll1Div8 = 7U }
    Root clock select enumeration for QSPI peripheral.
• enum clock rootmux ecspi clk sel t {
 kCLOCK_EcspiRootmuxOsc24M = 0U,
 kCLOCK_EcspiRootmuxSysPll2Div5 = 1U,
 kCLOCK_EcspiRootmuxSysPll1Div20 = 2U,
 kCLOCK_EcspiRootmuxSysPll1Div5 = 3U,
 kCLOCK_EcspiRootmuxSysPll1 = 4U,
 kCLOCK_EcspiRootmuxSysPl13 = 5U,
 kCLOCK EcspiRootmuxSysPll2Div4 = 6U,
 kCLOCK EcspiRootmuxAudioPll2 = 7U }
    Root clock select enumeration for ECSPI peripheral.
enum clock_rootmux_enet_axi_clk_sel_t {
 kCLOCK EnetAxiRootmuxOsc24M = 0U,
 kCLOCK_EnetAxiRootmuxSysPll1Div3 = 1U,
 kCLOCK_EnetAxiRootmuxSysPll1 = 2U,
 kCLOCK\_EnetAxiRootmuxSysPll2Div4 = 3U,
 kCLOCK\_EnetAxiRootmuxSysPll2Div5 = 4U,
 kCLOCK EnetAxiRootmuxAudioPll1 = 5U,
 kCLOCK_EnetAxiRootmuxVideoPll1 = 6U,
 kCLOCK_EnetAxiRootmuxSysPll3 = 7U }
    Root clock select enumeration for ENET AXI bus.
enum clock_rootmux_enet_qos_clk_sel_t {
 kCLOCK\_EnetQosRootmuxOsc24M = 0U,
 kCLOCK_EnetQosRootmuxSysPll2Div8 = 1U,
 kCLOCK_EnetQosRootmuxSysPll2Div20 = 2U,
 kCLOCK EnetQosRootmuxSysPll2Div10 = 3U,
 kCLOCK EnetQosRootmuxSysPll1Div5 = 4U,
 kCLOCK_EnetQosRootmuxAudioPll1 = 5U,
 kCLOCK EnetQosRootmuxVideoPll1 = 6U,
 kCLOCK EnetQosRootmuxExtClk4 = 7U }
    Root clock select enumeration for ENET QOS Clcok.
enum clock_rootmux_enet_ref_clk_sel_t {
```

kCLOCK QspiRootmuxOsc24M = 0U,

23

```
kCLOCK EnetRefRootmuxOsc24M = 0U.
 kCLOCK_EnetRefRootmuxSysPll2Div8 = 1U,
 kCLOCK EnetRefRootmuxSysPll2Div20 = 2U,
 kCLOCK_EnetRefRootmuxSysPll2Div10 = 3U,
 kCLOCK EnetRefRootmuxSysPll1Div5 = 4U,
 kCLOCK EnetRefRootmuxAudioPll1 = 5U,
 kCLOCK_EnetRefRootmuxVideoPll1 = 6U,
 kCLOCK_EnetRefRootmuxExtClk4 = 7U }
    Root clock select enumeration for ENET REF Clcok.
• enum clock rootmux enet gos timer clk sel t {
 kCLOCK_EnetQosTimerRootmuxOsc24M = 0U,
 kCLOCK_EnetQosTimerRootmuxSysPll2Div10 = 1U,
 kCLOCK EnetQosTimerRootmuxAudioPll1 = 2U,
 kCLOCK EnetQosTimerRootmuxExtClk1 = 3U,
 kCLOCK EnetOosTimerRootmuxExtClk2 = 4U,
 kCLOCK_EnetQosTimerRootmuxExtClk3 = 5U,
 kCLOCK EnetQosTimerRootmuxExtClk4 = 6U,
 kCLOCK EnetQosTimerRootmuxVideoPll1 = 7U }
    Root clock select enumeration for ENET QOS TIMER Clcok.
enum clock_rootmux_enet_timer_clk_sel_t {
 kCLOCK EnetTimerRootmuxOsc24M = 0U,
 kCLOCK_EnetTimerRootmuxSysPll2Div10 = 1U,
 kCLOCK_EnetTimerRootmuxAudioPll1 = 2U,
 kCLOCK EnetTimerRootmuxExtClk1 = 3U,
 kCLOCK EnetTimerRootmuxExtClk2 = 4U,
 kCLOCK EnetTimerRootmuxExtClk3 = 5U,
 kCLOCK_EnetTimerRootmuxExtClk4 = 6U,
 kCLOCK_EnetTimerRootmuxVideoPll1 = 7U }
    Root clock select enumeration for ENET TIMER Clcok.
enum clock_rootmux_enet_phy_clk_sel_t {
 kCLOCK_EnetPhyRootmuxOsc24M = 0U,
 kCLOCK_EnetPhyRootmuxSysPll2Div20 = 1U,
 kCLOCK_EnetPhyRootmuxSysPll2Div8 = 2U,
 kCLOCK EnetPhyRootmuxSysPll2Div5 = 3U,
 kCLOCK EnetPhyRootmuxSysPll2Div2 = 4U,
 kCLOCK_EnetPhyRootmuxAudioPll1 = 5U,
 kCLOCK EnetPhyRootmuxVideoPll1 = 6U,
 kCLOCK EnetPhyRootmuxAudioPl12 = 7U }
    Root clock select enumeration for ENET PHY Clcok.
enum clock_rootmux_flexcan_clk_sel_t {
```

**NXP Semiconductors** 

```
kCLOCK FlexCanRootmuxOsc24M = 0U,
 kCLOCK_FlexCanRootmuxSysPll2Div5 = 1U,
 kCLOCK_FlexCanRootmuxSysPll1Div20 = 2U,
 kCLOCK_FlexCanRootmuxSysPll1Div5 = 3U,
 kCLOCK FlexCanRootmuxSysPll1 = 4U,
 kCLOCK FlexCanRootmuxSysPll3 = 5U,
 kCLOCK_FlexCanRootmuxSysPll2Div4 = 6U,
 kCLOCK_FlexCanRootmuxAudioPll2 = 7U }
    Root clock select enumeration for FLEXCAN peripheral.

    enum clock rootmux i2c clk sel t {

 kCLOCK_12cRootmuxOsc24M = 0U,
 kCLOCK_I2cRootmuxSysPll1Div5 = 1U,
 kCLOCK_I2cRootmuxSysPll2Div20 = 2U,
 kCLOCK_I2cRootmuxSysPll3 = 3U,
 kCLOCK I2cRootmuxAudioPll1 = 4U,
 kCLOCK_I2cRootmuxVideoPll1 = 5U,
 kCLOCK I2cRootmuxAudioPll2 = 6U,
 kCLOCK I2cRootmuxSysPll1Div6 = 7U }
    Root clock select enumeration for I2C peripheral.
enum clock_rootmux_uart_clk_sel_t {
 kCLOCK\ UartRootmuxOsc24M = 0U
 kCLOCK_UartRootmuxSysPll1Div10 = 1U,
 kCLOCK_UartRootmuxSysPll2Div5 = 2U,
 kCLOCK_UartRootmuxSysPll2Div10 = 3U,
 kCLOCK_UartRootmuxSysPl13 = 4U,
 kCLOCK UartRootmuxExtClk2 = 5U,
 kCLOCK_UartRootmuxExtClk34 = 6U,
 kCLOCK_UartRootmuxAudioPll2 = 7U }
    Root clock select enumeration for UART peripheral.
enum clock_rootmux_gpt_t {
 kCLOCK_GptRootmuxOsc24M = 0U,
 kCLOCK_GptRootmuxSystemPll2Div10 = 1U,
 kCLOCK_GptRootmuxSysPll1Div2 = 2U,
 kCLOCK_GptRootmuxSysPll1Div20 = 3U,
 kCLOCK GptRootmuxVideoPll1 = 4U,
 kCLOCK_GptRootmuxSystemPll1Div10 = 5U,
 kCLOCK_GptRootmuxAudioPll1 = 6U,
 kCLOCK GptRootmuxExtClk123 = 7U }
    Root clock select enumeration for GPT peripheral.
enum clock_rootmux_wdog_clk_sel_t {
```

```
kCLOCK WdogRootmuxOsc24M = 0U,
 kCLOCK_WdogRootmuxSysPll1Div6 = 1U,
 kCLOCK_WdogRootmuxSysPll1Div5 = 2U,
 kCLOCK_WdogRootmuxVpuPll = 3U,
 kCLOCK WdogRootmuxSystemPll2Div8 = 4U,
 kCLOCK_WdogRootmuxSystemPll3 = 5U,
 kCLOCK_WdogRootmuxSystemPll1Div10 = 6U,
 kCLOCK_WdogRootmuxSystemPll2Div6 = 7U }
    Root clock select enumeration for WDOG peripheral.

    enum clock rootmux Pwm clk sel t {

 kCLOCK_PwmRootmuxOsc24M = 0U,
 kCLOCK_PwmRootmuxSysPll2Div10 = 1U,
 kCLOCK_PwmRootmuxSysPll1Div5 = 2U.
 kCLOCK_PwmRootmuxSysPll1Div20 = 3U,
 kCLOCK PwmRootmuxSystemPll3 = 4U,
 kCLOCK_PwmRootmuxExtClk12 = 5U,
 kCLOCK PwmRootmuxSystemPll1Div10 = 6U,
 kCLOCK PwmRootmuxVideoPll1 = 7U }
    Root clock select enumeration for PWM peripheral.
enum clock_rootmux_sai_clk_sel_t {
 kCLOCK SaiRootmuxOsc24M = 0U,
 kCLOCK_SaiRootmuxAudioPll1 = 1U,
 kCLOCK_SaiRootmuxAudioPll2 = 2U
 kCLOCK SaiRootmuxVideoPll1 = 3U,
 kCLOCK_SaiRootmuxSysPll1Div6 = 4U,
 kCLOCK SaiRootmuxOsc26m = 5U,
 kCLOCK_SaiRootmuxExtClk1 = 6U,
 kCLOCK_SaiRootmuxExtClk2 = 7U }
    Root clock select enumeration for SAI peripheral.
enum clock_rootmux_pdm_clk_sel_t {
 kCLOCK_PdmRootmuxOsc24M = 0U,
 kCLOCK_PdmRootmuxSysPll2Div10 = 1U,
 kCLOCK_PdmRootmuxAudioPll1 = 2U,
 kCLOCK PdmRootmuxSysPll1 = 3U,
 kCLOCK PdmRootmuxSysPl12 = 4U
 kCLOCK_PdmRootmuxSysPll3 = 5U,
 kCLOCK PdmRootmuxExtClk3 = 6U,
 kCLOCK PdmRootmuxAudioPll2 = 7U }
    Root clock select enumeration for PDM peripheral.
enum clock_rootmux_noc_clk_sel_t {
```

```
kCLOCK NocRootmuxOsc24M = 0U,
 kCLOCK_NocRootmuxSysPll1 = 1U,
 kCLOCK NocRootmuxSysPll3 = 2U,
 kCLOCK_NocRootmuxSysPl12 = 3U,
 kCLOCK NocRootmuxSysPll2Div2 = 4U,
 kCLOCK NocRootmuxAudioPll1 = 5U,
 kCLOCK_NocRootmuxVideoPll1 = 6U,
 kCLOCK_NocRootmuxAudioPll2 = 7U }
    Root clock select enumeration for NOC CLK.
enum clock_pll_gate_t {
 kCLOCK_ArmPllGate = (uint32_t)(&(CCM)->PLL_CTRL[12].PLL_CTRL),
 kCLOCK_GpuPllGate = (uint32_t)(&(CCM)->PLL_CTRL[13].PLL_CTRL),
 kCLOCK_VpuPllGate = (uint32_t)(&(CCM)->PLL_CTRL[14].PLL_CTRL),
 kCLOCK_DramPllGate = (uint32_t)(&(CCM)->PLL_CTRL[15].PLL_CTRL),
 kCLOCK SysPll1Gate = (uint32 t)(&(CCM)->PLL CTRL[16].PLL CTRL),
 kCLOCK_SysPll1Div2Gate = (uint32_t)(&(CCM)->PLL_CTRL[17].PLL_CTRL),
 kCLOCK SysPll1Div3Gate = (uint32 t)(&(CCM)->PLL CTRL[18].PLL CTRL),
 kCLOCK SysPll1Div4Gate = (uint32 t)(&(CCM)->PLL CTRL[19].PLL CTRL),
 kCLOCK_SysPll1Div5Gate = (uint32_t)(&(CCM)->PLL_CTRL[20].PLL_CTRL),
 kCLOCK_SysPll1Div6Gate = (uint32_t)(&(CCM)->PLL_CTRL[21].PLL_CTRL),
 kCLOCK SysPll1Div8Gate = (uint32 t)(&(CCM)->PLL CTRL[22].PLL CTRL),
 kCLOCK_SysPll1Div10Gate = (uint32_t)(&(CCM)->PLL_CTRL[23].PLL_CTRL),
 kCLOCK SysPll1Div20Gate = (uint32 t)(&(CCM)->PLL CTRL[24].PLL CTRL),
 kCLOCK_SysPll2Gate = (uint32_t)(&(CCM)->PLL_CTRL[25].PLL_CTRL),
 kCLOCK SysPll2Div2Gate = (uint32 t)(&(CCM)->PLL CTRL[26].PLL CTRL),
 kCLOCK SysPll2Div3Gate = (uint32 t)(&(CCM)->PLL CTRL[27].PLL CTRL),
 kCLOCK_SysPll2Div4Gate = (uint32_t)(&(CCM)->PLL_CTRL[28].PLL_CTRL),
 kCLOCK SysPll2Div5Gate = (uint32 t)(&(CCM)->PLL CTRL[29].PLL CTRL),
 kCLOCK_SysPll2Div6Gate = (uint32_t)(&(CCM)->PLL_CTRL[30].PLL_CTRL),
 kCLOCK_SysPll2Div8Gate = (uint32_t)(&(CCM)->PLL_CTRL[31].PLL_CTRL),
 kCLOCK_SysPll2Div10Gate = (uint32_t)(&(CCM)->PLL_CTRL[32].PLL_CTRL),
 kCLOCK_SysPll2Div20Gate = (uint32_t)(&(CCM)->PLL_CTRL[33].PLL_CTRL),
 kCLOCK_SysPll3Gate = (uint32_t)(&(CCM)->PLL_CTRL[34].PLL_CTRL),
 kCLOCK AudioPll1Gate = (uint32 t)(&(CCM)->PLL CTRL[35].PLL CTRL),
 kCLOCK_AudioPll2Gate = (uint32_t)(&(CCM)->PLL_CTRL[36].PLL_CTRL),
 kCLOCK VideoPll1Gate = (uint32 t)(&(CCM)->PLL CTRL[37].PLL CTRL),
 kCLOCK_VideoPll2Gate = (uint32_t)(&(CCM)->PLL_CTRL[38].PLL_CTRL) }
    CCM PLL gate control.
enum clock_gate_value_t {
 kCLOCK\_ClockNotNeeded = 0x0U,
 kCLOCK ClockNeededRun = 0x1111U,
 kCLOCK ClockNeededRunWait = 0x2222U,
 kCLOCK ClockNeededAll = 0x3333U }
    CCM gate control value.
enum clock_pll_bypass_ctrl_t {
```

```
kCLOCK AudioPll1BypassCtrl,
 kCLOCK_AudioPll2BypassCtrl,
 kCLOCK_VideoPll1BypassCtrl,
 kCLOCK_DramPllInternalPll1BypassCtrl,
 kCLOCK ArmPllPwrBypassCtrl,
 kCLOCK_SysPll1InternalPll1BypassCtrl,
 kCLOCK_SysPll2InternalPll1BypassCtrl,
 kCLOCK_SysPll3InternalPll1BypassCtrl }
    PLL control names for PLL bypass.
enum clock_pll_clke_t {
 kCLOCK_AudioPll1Clke,
 kCLOCK_AudioPll2Clke,
 kCLOCK_VideoPll1Clke,
 kCLOCK_DramPllClke,
 kCLOCK ArmPllClke.
 kCLOCK_SystemPll1Clke,
 kCLOCK SystemPll1Div2Clke,
 kCLOCK SystemPll1Div3Clke,
 kCLOCK_SystemPll1Div4Clke,
 kCLOCK_SystemPll1Div5Clke,
 kCLOCK_SystemPll1Div6Clke,
 kCLOCK_SystemPll1Div8Clke,
 kCLOCK SystemPll1Div10Clke.
 kCLOCK_SystemPll1Div20Clke,
 kCLOCK SystemPll2Clke,
 kCLOCK SystemPll2Div2Clke,
 kCLOCK_SystemPll2Div3Clke,
 kCLOCK_SystemPll2Div4Clke,
 kCLOCK_SystemPll2Div5Clke,
 kCLOCK_SystemPll2Div6Clke,
 kCLOCK_SystemPll2Div8Clke,
 kCLOCK_SystemPll2Div10Clke,
 kCLOCK_SystemPll2Div20Clke,
 kCLOCK_SystemPll3Clke }
    PLL clock names for clock enable/disable settings.
enum clock_pll_ctrl_t
    ANALOG Power down override control.
• enum {
 kANALOG_PIIRefOsc24M = 0U,
 kANALOG PllPadClk = 1U }
    PLL reference clock select.
```

## **Driver version**

• #define FSL\_CLOCK\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 1)) CLOCK driver version 2.0.1.

#### MCUXpresso SDK API Reference Manual

## **CCM Root Clock Setting**

- static void CLOCK\_SetRootMux (clock\_root\_control\_t rootClk, uint32\_t mux)

  Set clock root mux.
- static uint32\_t CLOCK\_GetRootMux (clock\_root\_control\_t rootClk)

Get clock root mux.

static void CLOCK\_EnableRoot (clock\_root\_control\_t rootClk)

Enable clock root.

static void CLOCK\_DisableRoot (clock\_root\_control\_t rootClk)

Disable clock root.

• static bool CLOCK\_IsRootEnabled (clock\_root\_control\_t rootClk)

Check whether clock root is enabled.

void CLOCK\_UpdateRoot (clock\_root\_control\_t ccmRootClk, uint32\_t mux, uint32\_t pre, uint32\_t post)

Update clock root in one step, for dynamical clock switching Note: The PRE and POST dividers in this function are the actually divider, software will map it to register value.

- void CLOCK\_SetRootDivider (clock\_root\_control\_t ccmRootClk, uint32\_t pre, uint32\_t post)
   Set root clock divider Note: The PRE and POST dividers in this function are the actually divider, software will map it to register value.
- static uint32\_t CLOCK\_GetRootPreDivider (clock\_root\_control\_t rootClk)
   Get clock root PRE PODF.
- static uint32\_t CLOCK\_GetRootPostDivider (clock\_root\_control\_t rootClk)

  Get clock root POST\_PODF.

## **CCM Gate Control**

- static void CLOCK\_ControlGate (uint32\_t ccmGate, clock\_gate\_value\_t control) Set PLL or CCGR gate control.
- void CLOCK\_EnableClock (clock\_ip\_name\_t ccmGate)

Enable CCGR clock gate and root clock gate for each module User should set specific gate for each module according to the description of the table of system clocks, gating and override in CCM chapter of reference manual.

• void CLOCK\_DisableClock (clock\_ip\_name\_t ccmGate)

Disable CCGR clock gate for the each module User should set specific gate for each module according to the description of the table of system clocks, gating and override in CCM chapter of reference manual.

# **CCM Analog PLL Operatoin Functions**

- static void CLOCK\_PowerUpPll (CCM\_ANALOG\_Type \*base, clock\_pll\_ctrl\_t pllControl) Power up PLL.
- static void CLOCK\_PowerDownPll (CCM\_ANALOG\_Type \*base, clock\_pll\_ctrl\_t pllControl) Power down PLL.
- static void CLOCK\_SetPllBypass (CCM\_ANALOG\_Type \*base, clock\_pll\_bypass\_ctrl\_t pll-Control, bool bypass)

PLL bypass setting.

• static bool CLOCK\_IsPIlBypassed (CCM\_ANALOG\_Type \*base, clock\_pll\_bypass\_ctrl\_t pll-Control)

Check if PLL is bypassed.

• static bool CLOCK\_IsPIlLocked (CCM\_ANALOG\_Type \*base, clock\_pll\_ctrl\_t pllControl) Check if PLL clock is locked.  static void CLOCK\_EnableAnalogClock (CCM\_ANALOG\_Type \*base, clock\_pll\_clke\_t pll-Clock)

Enable PLL clock.

 static void CLOCK\_DisableAnalogClock (CCM\_ANALOG\_Type \*base, clock\_pll\_clke\_t pll-Clock)

Disable PLL clock.

• static void CLOCK\_OverridePllClke (CCM\_ANALOG\_Type \*base, clock\_pll\_clke\_t ovClock, bool override)

Override PLL clock output enable.

static void CLOCK\_OverridePllPd (CCM\_ANALOG\_Type \*base, clock\_pll\_ctrl\_t pdClock, bool override)

Override PLL power down.

void CLOCK\_InitArmPll (const ccm\_analog\_integer\_pll\_config\_t \*config)

Initializes the ANALOG ARM PLL.

void CLOCK\_DeinitArmPll (void)

De-initialize the ARM PLL.

• void CLOCK\_InitSysPll1 (const ccm\_analog\_integer\_pll\_config\_t \*config)

Initializes the ANALOG SYS PLL1.

• void CLOCK\_DeinitSysPll1 (void)

De-initialize the System PLL1.

void CLOCK\_InitSysPll2 (const ccm\_analog\_integer\_pll\_config\_t \*config)
 Initializes the ANALOG SYS PLL2.

void CLOCK\_DeinitSysPll2 (void)

De-initialize the System PLL2.

• void CLOCK\_InitSysPll3 (const ccm\_analog\_integer\_pll\_config\_t \*config)

Initializes the ANALOG SYS PLL3.

• void CLOCK\_DeinitSysPll3 (void)

De-initialize the System PLL3.

• void CLOCK\_InitAudioPll1 (const ccm\_analog\_frac\_pll\_config\_t \*config)

Initializes the ANALOG AUDIO PLL1.

• void CLOCK DeinitAudioPll1 (void)

De-initialize the Audio PLL1.

void CLOCK\_InitAudioPll2 (const ccm\_analog\_frac\_pll\_config\_t \*config)

Initializes the ANALOG AUDIO PLL2.

void CLOCK\_DeinitAudioPll2 (void)

De-initialize the Audio PLL2.

void CLOCK\_InitVideoPll1 (const ccm\_analog\_frac\_pll\_config\_t \*config)
 Initializes the ANALOG VIDEO PLL1.

• void CLOCK\_DeinitVideoPll1 (void)

De-initialize the Video PLL1.

• void CLOCK\_InitIntegerPll (CCM\_ANALOG\_Type \*base, const ccm\_analog\_integer\_pll\_config\_t \*config, clock\_pll\_ctrl\_t type)

Initializes the ANALOG Integer PLL.

• uint32\_t CLOCK\_GetIntegerPllFreq (CCM\_ANALOG\_Type \*base, clock\_pll\_ctrl\_t type, uint32\_t refClkFreq, bool pll1Bypass)

Get the ANALOG Integer PLL clock frequency.

• void CLOCK\_InitFracPll (CCM\_ANALOG\_Type \*base, const ccm\_analog\_frac\_pll\_config\_t \*config, clock\_pll\_ctrl\_t type)

Initializes the ANALOG Fractional PLL.

• uint32 t CLOCK GetFracPllFreq (CCM ANALOG Type \*base, clock pll ctrl t type, uint32 t

#### **Data Structure Documentation**

```
refClkFreq)

Gets the ANALOG Fractional PLL clock frequency.

uint32_t CLOCK_GetPllFreq (clock_pll_ctrl_t pll)

Gets PLL clock frequency.

uint32_t CLOCK_GetPllRefClkFreq (clock_pll_ctrl_t ctrl)

Gets PLL reference clock frequency.
```

# **CCM Get frequency**

- uint32\_t CLOCK\_GetFreq (clock\_name\_t clockName) Gets the clock frequency for a specific clock name.
- uint32\_t CLOCK\_GetCoreM7Freq (void)

Get the CCM Cortex M7 core frequency.

- uint32\_t CLOCK\_GetAxiFreq (void)
  - Get the CCM Axi bus frequency.

• uint32\_t CLOCK\_GetAhbFreq (void)

Get the CCM Ahb bus frequency.

## **Data Structure Documentation**

## 7.2.1 struct ccm analog frac pll config t

Note: all the dividers in this configuration structure are the actually divider, software will map it to register value

#### **Data Fields**

```
• uint8 t refSel
```

pll reference clock sel

• uint32 t mainDiv

*Value of the 10-bit programmable main-divider, range must be*  $64 \sim 1023$ .

• uint32\_t dsm

Value of 16-bit DSM.

uint8\_t preDiv

*Value of the 6-bit programmable pre-divider, range must be 1* $\sim$ 63.

• uint8 t postDiv

*Value of the 3-bit programmable Scaler, range must be 0* $\sim$ 6.

# 7.2.2 struct ccm\_analog\_integer\_pll\_config\_t

Note: all the dividers in this configuration structure are the actually divider, software will map it to register value

#### **Data Fields**

• uint8 t refSel

## **Macro Definition Documentation**

# 7.3.1 #define FSL\_CLOCK\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 1))

# 7.3.2 #define ECSPI\_CLOCKS

```
Value:
```

```
kCLOCK_IpInvalid, kCLOCK_Ecspi1, kCLOCK_Ecspi2,
kCLOCK_Ecspi3, \
}
```

# 7.3.3 #define EDMA CLOCKS

## Value:

```
{
     kCLOCK_Edma, \
}
```

# 7.3.4 #define ENET CLOCKS

#### Value:

```
{
      kCLOCK_Enet1, \
}
```

# 7.3.5 #define ENETQOS\_CLOCKS

## Value:

```
{
          kCLOCK_Enet_Qos \
}
```

# MCUXpresso SDK API Reference Manual

## **Macro Definition Documentation**

# 7.3.6 #define FLEXCAN\_CLOCKS

```
Value:
```

```
{
     kCLOCK_IpInvalid, kCLOCK_Can1, kCLOCK_Can2, \
}
```

# 7.3.7 #define GPIO\_CLOCKS

#### Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_Gpio1, kCLOCK_Gpio2,
    kCLOCK_Gpio3, kCLOCK_Gpio4, kCLOCK_Gpio5, \
}
```

# 7.3.8 #define GPT\_CLOCKS

# Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_Gpt1, kCLOCK_Gpt2,
    kCLOCK_Gpt3, kCLOCK_Gpt4, kCLOCK_Gpt5,
    kCLOCK_Gpt6, \
}
```

# 7.3.9 #define I2C\_CLOCKS

#### Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_I2c1, kCLOCK_I2c2,
    kCLOCK_I2c3, kCLOCK_I2c4, kCLOCK_I2c5,
    kCLOCK_I2c6, \
}
```

# 7.3.10 #define IOMUX\_CLOCKS

## Value:

```
{
      kCLOCK_Iomux, \
}
```

# 7.3.11 #define IPMUX CLOCKS

#### Value:

```
{
     kCLOCK_Ipmux1, kCLOCK_Ipmux2,
     kCLOCK_Ipmux3, \
}
```

# 7.3.12 #define PWM\_CLOCKS

## Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_Pwm1, kCLOCK_Pwm2,
    kCLOCK_Pwm3, kCLOCK_Pwm4, \
```

# 7.3.13 #define RDC\_CLOCKS

#### Value:

```
{ kCLOCK_Rdc, \
```

# 7.3.14 #define SAI CLOCKS

## Value:

# 7.3.15 #define RDC\_SEMA42\_CLOCKS

#### Value:

```
{
     kCLOCK_IpInvalid, kCLOCK_Sema42_1, kCLOCK_Sema42_2 \
}
```

## MCUXpresso SDK API Reference Manual

## **Macro Definition Documentation**

# 7.3.16 #define UART CLOCKS

## Value:

```
{
     kCLOCK_IpInvalid, kCLOCK_Uart1, kCLOCK_Uart2,
     kCLOCK_Uart3, kCLOCK_Uart4, \
}
```

# 7.3.17 #define USDHC CLOCKS

## Value:

```
{
     kCLOCK_IpInvalid, kCLOCK_Usdhc1, kCLOCK_Usdhc2,
     kCLOCK_Usdhc3 \
}
```

# 7.3.18 #define WDOG\_CLOCKS

#### Value:

```
{
     kCLOCK_IpInvalid, kCLOCK_Wdog1, kCLOCK_Wdog2,
     kCLOCK_Wdog3 \
}
```

# 7.3.19 #define TMU\_CLOCKS

## Value:

```
{
          kCLOCK_TempSensor, \
}
```

# 7.3.20 #define SDMA\_CLOCKS

# Value:

```
{
            kCLOCK_Sdma1, kCLOCK_Sdma2, kCLOCK_Sdma3, \
}
```

# 7.3.21 #define MU CLOCKS

Value:

```
{ kCLOCK_Mu \
```

# 7.3.22 #define QSPI\_CLOCKS

Value:

# 7.3.23 #define PDM CLOCKS

Value:

```
{
      kCLOCK_Pdm \
}
```

# 7.3.24 #define ASRC CLOCKS

Value:

```
{ kCLOCK_Asrc \
```

# $\textbf{7.3.25} \quad \textbf{\#define kCLOCK\_CoreM7Clk} \\$

# 7.3.26 #define CLOCK\_GetCoreSysClkFreq CLOCK\_GetCoreM7Freq

# **Enumeration Type Documentation**

7.4.1 enum clock\_name\_t

Enumerator

kCLOCK\_CoreM7Clk ARM M7 Core clock.

MCUXpresso SDK API Reference Manual

kCLOCK\_AxiClk Main AXI bus clock.kCLOCK\_AhbClk AHB bus clock.kCLOCK IpgClk IPG bus clock.

# 7.4.2 enum clock\_ip\_name\_t

#### Enumerator

```
kCLOCK_Debug DEBUG Clock Gate.
kCLOCK Dram DRAM Clock Gate.
kCLOCK_Ecspi1 ECSPI1 Clock Gate.
kCLOCK_Ecspi2 ECSPI2 Clock Gate.
kCLOCK Ecspi3 ECSPI3 Clock Gate.
kCLOCK Enet1 ENET1 Clock Gate.
kCLOCK_Gpio1 GPIO1 Clock Gate.
kCLOCK_Gpio2 GPIO2 Clock Gate.
kCLOCK_Gpio3 GPIO3 Clock Gate.
kCLOCK_Gpio4 GPIO4 Clock Gate.
kCLOCK Gpio5 GPIO5 Clock Gate.
kCLOCK_Gpt1 GPT1 Clock Gate.
kCLOCK Gpt2 GPT2 Clock Gate.
kCLOCK_Gpt3 GPT3 Clock Gate.
kCLOCK_Gpt4 GPT4 Clock Gate.
kCLOCK_Gpt5 GPT5 Clock Gate.
kCLOCK Gpt6 GPT6 Clock Gate.
kCLOCK_I2c1 I2C1 Clock Gate.
kCLOCK_I2c2 I2C2 Clock Gate.
kCLOCK 12c3 I2C3 Clock Gate.
kCLOCK 12c4 I2C4 Clock Gate.
kCLOCK_12c5 I2C5 Clock Gate.
kCLOCK_12c6 12C6 Clock Gate.
kCLOCK Can1 FlexCAN1 Clock Gate.
kCLOCK_Can2 FlexCAN2 Clock Gate.
kCLOCK_Enet_Qos ENET QOS Clock Gate.
kCLOCK Iomux IOMUX Clock Gate.
kCLOCK Ipmux1 IPMUX1 Clock Gate.
kCLOCK Ipmux2 IPMUX2 Clock Gate.
kCLOCK_Ipmux3 IPMUX3 Clock Gate.
kCLOCK_Mu MU Clock Gate.
kCLOCK Ocram OCRAM Clock Gate.
kCLOCK_OcramS OCRAM S Clock Gate.
kCLOCK_Pwm1 PWM1 Clock Gate.
kCLOCK Pwm2 PWM2 Clock Gate.
kCLOCK Pwm3 PWM3 Clock Gate.
```

kCLOCK Pwm4 PWM4 Clock Gate.

kCLOCK\_Qspi QSPI Clock Gate.

kCLOCK Nand NAND Clock Gate.

kCLOCK\_Rdc RDC Clock Gate.

kCLOCK Sdma1 SDMA1 Clock Gate.

kCLOCK\_Sec\_Debug SEC\_DEBUG Clock Gate.

kCLOCK\_Sema42\_1 RDC SEMA42 Clock Gate.

kCLOCK\_Sema42\_2 RDC SEMA42 Clock Gate.

kCLOCK Sim enet SIM ENET Clock Gate.

*kCLOCK\_Sim\_m* SIM\_M Clock Gate.

kCLOCK\_Sim\_main SIM\_MAIN Clock Gate.

kCLOCK Sim s SIM S Clock Gate.

kCLOCK\_Sim\_wakeup SIM\_WAKEUP Clock Gate.

kCLOCK\_Gpu2D GPU2D Clock Gate.

kCLOCK\_Gpu3D GPU3D Clock Gate.

kCLOCK Uart1 UART1 Clock Gate.

kCLOCK Uart2 UART2 Clock Gate.

kCLOCK Uart3 UART3 Clock Gate.

kCLOCK\_Uart4 UART4 Clock Gate.

kCLOCK Usdhc1 USDHC1 Clock Gate.

kCLOCK\_Usdhc2 USDHC2 Clock Gate.

kCLOCK Wdog1 WDOG1 Clock Gate.

kCLOCK\_Wdog2 WDOG2 Clock Gate.

kCLOCK\_Wdog3 WDOG3 Clock Gate.

kCLOCK Vpu G1 VPU G1 Clock Gate.

kCLOCK\_Gpu GPU Clock Gate.

kCLOCK\_Vpu\_Vc8ke VPU\_VC8KE Clock Gate.

kCLOCK Vpu G2 VPU G2 Clock Gate.

kCLOCK\_Npu NPU Clock Gate.

kCLOCK Hsio HSIO Clock Gate.

kCLOCK\_Media MEDIA Clock Gate.

kCLOCK Usdhc3 USDHC3 Clock Gate.

kCLOCK Hdmi HDMI Clock Gate.

kCLOCK\_TempSensor TempSensor Clock Gate.

kCLOCK\_Audio AUDIO Clock Gate.

kCLOCK Earc EARC clock gate.

kCLOCK\_AudioDspDebug AUDIO DSP DEBUG clock gate.

kCLOCK\_AudioDsp audio dsp clock gate

kCLOCK\_Spba2 SPBA2 clock gate.

kCLOCK\_Sdma3 SDMA3 clock gate.

kCLOCK\_Sdma2 SDMA2 clock gate.

kCLOCK\_Pdm PDM clock gate.

kCLOCK Asrc ASRC clock gate.

kCLOCK Sai7 Mclk3 SAI7 MCLK3 clock gate.

kCLOCK\_Sai7\_Mclk2 SAI7 MCLK2 clock gate.

#### MCUXpresso SDK API Reference Manual

kCLOCK\_Sai7\_Mclk1 SAI7 MCLK1 clock gate.

kCLOCK\_Sai7 SAI7 clock gate.

kCLOCK\_Sai6\_Mclk3 SAI6 MCLK3 clock gate.

kCLOCK\_Sai6\_Mclk2 SAI6 MCLK2 clock gate.

kCLOCK\_Sai6\_Mclk1 SAI6 MCLK1 clock gate.

kCLOCK\_Sai6 SAI6 clock gate.

kCLOCK\_Sai5\_Mclk3 SAI5 MCLK3 clock gate.

kCLOCK\_Sai5\_Mclk2 sai5 MCLK2 clock gate

kCLOCK\_Sai5\_Mclk1 SAI5 MCLK1 clock gate.

kCLOCK\_Sai5 SAI5 clock gate.

kCLOCK\_Sai3\_Mclk3 SAI3 MCLK3 clock gate.

kCLOCK\_Sai3\_Mclk2 SAI3 MCLK2 clock gate.

kCLOCK\_Sai3\_Mclk1 SAI3 MCLK1 clock gate.

kCLOCK\_Sai3 SAI3 clock gate.

kCLOCK\_Sai2\_Mclk3 SAI2 MCLK3 clock gate.

kCLOCK\_Sai2\_Mclk2 SAI2 MCLK2 clock gate.

kCLOCK\_Sai2\_Mclk1 SAI2 MCLK1 clock gate.

kCLOCK\_Sai2 SAI2 clock gate.

kCLOCK\_Sai1\_Mclk3 SAI1 MCLK3 clock gate.

kCLOCK\_Sai1\_Mclk2 SAI1 MCLK2 clock gate.

kCLOCK\_Sai1\_Mclk1 SAI1 MCLK1 clock gate.

kCLOCK\_Sai1 SAI1 clock gate.

kCLOCK\_EarcPhy EARC PHY clock gate.

kCLOCK\_Mu3 MU3 clock gate.

kCLOCK Mu2 MU2 clock gate.

kCLOCK\_Pll PLL clock gate.

kCLOCK\_Edma EDMA clock gate.

kCLOCK Aud2htx AUD2HTX clock gate.

kCLOCK\_Ocram\_A OCRAM A clock gate.

# 7.4.3 enum clock\_root\_control\_t

#### Enumerator

kCLOCK RootM7 ARM Cortex-M7 Clock control name.

kCLOCK RootHsioAxi HSIO AXI Clock control name.

kCLOCK\_RootMainAxi MAIN AXI Clock control name.

kCLOCK\_RootEnetAxi ENET AXI Clock control name.

kCLOCK\_RootNandUsdhcBus NAND USDHC BUS Clock control name.

*kCLOCK\_RootVpuBus* VPU BUS Clock control name.

kCLOCK\_RootMediaAxi MEDIA AXI Clock control name.

kCLOCK\_RootMediaApb MEDIA APB Clock control name.

kCLOCK\_RootHdmiApb HDMI APB Clock control name.

kCLOCK RootNoc NOC Clock control name.

39

- kCLOCK RootAhb AHB Clock control name.
- kCLOCK\_RootIpg IPG Clock control name.
- kCLOCK RootAudioAhb Audio AHB Clock control name.
- *kCLOCK\_RootAudioIpg* Audio IPG Clock control name.
- kCLOCK RootDramAlt DRAM ALT Clock control name.
- kCLOCK RootFlexCan1 FLEXCAN1 Clock control name.
- kCLOCK\_RootFlexCan2 FLEXCAN2 Clock control name.
- kCLOCK\_RootSail SAI1 Clock control name.
- kCLOCK RootSai2 SAI2 Clock control name.
- kCLOCK RootSai3 SAI3 Clock control name.
- kCLOCK\_RootSai5 SAI5 Clock control name.
- kCLOCK RootSai6 SAI6 Clock control name.
- kCLOCK RootSai7 SAI7 Clock control name.
- kCLOCK\_RootEnetQos ENET QOS Clock control name.
- kCLOCK\_RootEnetQosTimer ENET QOS TIMER Clock control name.
- kCLOCK\_RootEnetRef ENET Clock control name.
- kCLOCK\_RootEnetTimer ENET TIMER Clock control name.
- kCLOCK RootEnetPhy ENET PHY Clock control name.
- kCLOCK\_RootNand NAND Clock control name.
- kCLOCK\_RootQspi QSPI Clock control name.
- kCLOCK RootUsdhc1 USDHC1 Clock control name.
- kCLOCK RootUsdhc2 USDHC2 Clock control name.
- kCLOCK\_RootUsdhc3 USDHC3 Clock control name.
- kCLOCK RootI2c1 I2C1 Clock control name.
- kCLOCK\_RootI2c2 I2C2 Clock control name.
- kCLOCK\_RootI2c3 I2C3 Clock control name.
- kCLOCK\_RootI2c4 I2C4 Clock control name.
- kCLOCK RootI2c5 I2C5 Clock control name.
- kCLOCK RootI2c6 I2C6 Clock control name.
- kCLOCK RootUart1 UART1 Clock control name.
- kCLOCK\_RootUart2 UART2 Clock control name.
- kCLOCK RootUart3 UART3 Clock control name.
- kCLOCK RootUart4 UART4 Clock control name.
- kCLOCK\_RootGic GIC Clock control name.
- kCLOCK\_RootEcspi1 ECSPI1 Clock control name.
- kCLOCK RootEcspi2 ECSPI2 Clock control name.
- kCLOCK\_RootEcspi3 ECSPI3 Clock control name.
- kCLOCK\_RootPwm1 PWM1 Clock control name.
- kCLOCK RootPwm2 PWM2 Clock control name.
- kCLOCK\_RootPwm3 PWM3 Clock control name.
- kCLOCK RootPwm4 PWM4 Clock control name.
- kCLOCK\_RootGpt1 GPT1 Clock control name.
- kCLOCK RootGpt2 GPT2 Clock control name.
- kCLOCK RootGpt3 GPT3 Clock control name.
- kCLOCK\_RootGpt4 GPT4 Clock control name.

**NXP Semiconductors** 

kCLOCK\_RootGpt5 GPT5 Clock control name.

kCLOCK\_RootGpt6 GPT6 Clock control name.

kCLOCK\_RootWdog WDOG Clock control name.

kCLOCK\_RootPdm PDM Clock control name.

# 7.4.4 enum clock\_rootmux\_m7\_clk\_sel\_t

#### Enumerator

kCLOCK\_M7RootmuxOsc24M ARM Cortex-M7 Clock from OSC 24M.

kCLOCK\_M7RootmuxSysPll2Div5 ARM Cortex-M7 Clock from SYSTEM PLL2 divided by 5.

kCLOCK\_M7RootmuxSysPll2Div4 ARM Cortex-M7 Clock from SYSTEM PLL2 divided by 4.

kCLOCK M7RootmuxSysVpuPll ARM Cortex-M7 Clock from VPU PLL.

kCLOCK\_M7RootmuxSysPll1 ARM Cortex-M7 Clock from SYSTEM PLL1.

kCLOCK\_M7RootmuxAudioPll1 ARM Cortex-M7 Clock from AUDIO PLL1.

kCLOCK\_M7RootmuxVideoPll1 ARM Cortex-M7 Clock from VIDEO PLL1.

kCLOCK\_M7RootmuxSysPll3 ARM Cortex-M7 Clock from SYSTEM PLL3.

## 7.4.5 enum clock\_rootmux\_axi\_clk\_sel\_t

#### Enumerator

kCLOCK\_AxiRootmuxOsc24M ARM MAIN AXI Clock from OSC 24M.

kCLOCK\_AxiRootmuxSysPll2Div3 ARM MAIN AXI Clock from SYSTEM PLL2 divided by 3.

kCLOCK AxiRootmuxSysPll1 ARM MAIN AXI Clock from SYSTEM PLL1.

kCLOCK AxiRootmuxSysPll2Div4 ARM MAIN AXI Clock from SYSTEM PLL2 divided by 4.

kCLOCK AxiRootmuxSysPll2 ARM MAIN AXI Clock from SYSTEM PLL2.

kCLOCK AxiRootmuxAudioPll1 ARM MAIN AXI Clock from AUDIO PLL1.

kCLOCK\_AxiRootmuxVideoPll1 ARM MAIN AXI Clock from VIDEO PLL1.

kCLOCK\_AxiRootmuxSysPll1Div8 ARM MAIN AXI Clock from SYSTEM PLL1 divided by 8.

# 7.4.6 enum clock\_rootmux\_ahb\_clk\_sel\_t

## Enumerator

kCLOCK\_AhbRootmuxOsc24M ARM AHB Clock from OSC 24M.

kCLOCK\_AhbRootmuxSysPll1Div6 ARM AHB Clock from SYSTEM PLL1 divided by 6.

kCLOCK\_AhbRootmuxSysPll1 ARM AHB Clock from SYSTEM PLL1.

kCLOCK\_AhbRootmuxSysPll1Div2 ARM AHB Clock from SYSTEM PLL1 divided by 2.

kCLOCK\_AhbRootmuxSysPll2Div8 ARM AHB Clock from SYSTEM PLL2 divided by 8.

kCLOCK\_AhbRootmuxSysPll3 ARM AHB Clock from SYSTEM PLL3.

*kCLOCK\_AhbRootmuxAudioPll1* ARM AHB Clock from AUDIO PLL1. *kCLOCK AhbRootmuxVideoPll1* ARM AHB Clock from VIDEO PLL1.

## 7.4.7 enum clock\_rootmux\_audio\_ahb\_clk\_sel\_t

#### Enumerator

kCLOCK\_AudioAhbRootmuxOsc24M ARM Audio AHB Clock from OSC 24M.

kCLOCK\_AudioAhbRootmuxSysPll2Div2 ARM Audio AHB Clock from SYSTEM PLL2 divided by 2.

kCLOCK\_AudioAhbRootmuxSysPll1 ARM Audio AHB Clock from SYSTEM PLL1.

kCLOCK AudioAhbRootmuxSysPll2 ARM Audio AHB Clock from SYSTEM PLL2.

kCLOCK\_AudioAhbRootmuxSysPll2Div6 ARM Audio AHB Clock from SYSTEM PLL2 divided by 6.

kCLOCK\_AudioAhbRootmuxSysPll3 ARM Audio AHB Clock from SYSTEM PLL3.

kCLOCK\_AudioAhbRootmuxAudioPll1 ARM Audio AHB Clock from AUDIO PLL1.

kCLOCK\_AudioAhbRootmuxVideoPll1 ARM Audio AHB Clock from VIDEO PLL1.

# 7.4.8 enum clock\_rootmux\_qspi\_clk\_sel\_t

#### Enumerator

kCLOCK\_OspiRootmuxOsc24M ARM QSPI Clock from OSC 24M.

kCLOCK\_QspiRootmuxSysPll1Div2 ARM QSPI Clock from SYSTEM PLL1 divided by 2.

kCLOCK\_QspiRootmuxSysPll2Div3 ARM QSPI Clock from SYSTEM PLL2 divided by 3.

kCLOCK\_OspiRootmuxSysPll2Div2 ARM QSPI Clock from SYSTEM PLL2 divided by 2.

kCLOCK\_QspiRootmuxAudioPll2 ARM QSPI Clock from AUDIO PLL2.

kCLOCK OspiRootmuxSysPll1Div3 ARM QSPI Clock from SYSTEM PLL1 divided by 3.

kCLOCK OspiRootmuxSysPll3 ARM QSPI Clock from SYSTEM PLL3.

kCLOCK\_QspiRootmuxSysPll1Div8 ARM QSPI Clock from SYSTEM PLL1 divided by 8.

# 7.4.9 enum clock\_rootmux\_ecspi\_clk\_sel\_t

#### Enumerator

kCLOCK\_EcspiRootmuxOsc24M ECSPI Clock from OSC 24M.

kCLOCK\_EcspiRootmuxSysPll2Div5 ECSPI Clock from SYSTEM PLL2 divided by 5.

kCLOCK\_EcspiRootmuxSysPll1Div20 ECSPI Clock from SYSTEM PLL1 divided by 20.

kCLOCK\_EcspiRootmuxSysPll1Div5 ECSPI Clock from SYSTEM PLL1 divided by 5.

kCLOCK\_EcspiRootmuxSysPll1 ECSPI Clock from SYSTEM PLL1.

kCLOCK\_EcspiRootmuxSysPll3 ECSPI Clock from SYSTEM PLL3.

#### MCUXpresso SDK API Reference Manual

kCLOCK\_EcspiRootmuxSysPll2Div4 ECSPI Clock from SYSTEM PLL2 divided by 4.kCLOCK\_EcspiRootmuxAudioPll2 ECSPI Clock from AUDIO PLL2.

## 7.4.10 enum clock rootmux enet axi clk sel t

#### Enumerator

kCLOCK EnetAxiRootmuxOsc24M ENET AXI Clock from OSC 24M.

kCLOCK\_EnetAxiRootmuxSysPll1Div3 ENET AXI Clock from SYSTEM PLL1 divided by 3.

kCLOCK\_EnetAxiRootmuxSysPll1 ENET AXI Clock from SYSTEM PLL1.

kCLOCK EnetAxiRootmuxSysPll2Div4 ENET AXI Clock from SYSTEM PLL2 divided by 4.

kCLOCK\_EnetAxiRootmuxSysPll2Div5 ENET AXI Clock from SYSTEM PLL2 divided by 5.

kCLOCK EnetAxiRootmuxAudioPll1 ENET AXI Clock from AUDIO PLL1.

kCLOCK EnetAxiRootmuxVideoPll1 ENET AXI Clock from VIDEO PLL1.

kCLOCK\_EnetAxiRootmuxSysPll3 ENET AXI Clock from SYSTEM PLL3.

# 7.4.11 enum clock\_rootmux\_enet\_qos\_clk\_sel\_t

#### Enumerator

kCLOCK\_EnetQosRootmuxOsc24M ENET QOS Clock from OSC 24M.

kCLOCK\_EnetQosRootmuxSysPll2Div8 ENET QOS Clock from SYSTEM PLL2 divided by 8.

kCLOCK\_EnetQosRootmuxSysPll2Div20 ENET QOS Clock from SYSTEM PLL2 divided by 20.

kCLOCK\_EnetQosRootmuxSysPll2Div10 ENET QOS Clock from SYSTEM PLL2 divided by 10.

kCLOCK\_EnetQosRootmuxSysPll1Div5 ENET QOS Clock from SYSTEM PLL1 divided by 5.

kCLOCK EnetQosRootmuxAudioPll1 ENET QOS Clock from AUDIO PLL1.

kCLOCK\_EnetQosRootmuxVideoPll1 ENET QOS Clock from VIDEO PLL1.

kCLOCK\_EnetQosRootmuxExtClk4 ENET QOS Clock from External Clock 4.

# 7.4.12 enum clock\_rootmux\_enet\_ref\_clk\_sel\_t

#### Enumerator

kCLOCK\_EnetRefRootmuxOsc24M ENET REF Clock from OSC 24M.

kCLOCK EnetRefRootmuxSysPll2Div8 ENET REF Clock from SYSTEM PLL2 divided by 8.

kCLOCK EnetRefRootmuxSysPll2Div20 ENET REF Clock from SYSTEM PLL2 divided by 20.

kCLOCK\_EnetRefRootmuxSysPll2Div10 ENET REF Clock from SYSTEM PLL2 divided by 10.

kCLOCK\_EnetRefRootmuxSysPll1Div5 ENET REF Clock from SYSTEM PLL1 divided by 5.

kCLOCK EnetRefRootmuxAudioPll1 ENET REF Clock from AUDIO PLL1.

kCLOCK\_EnetRefRootmuxVideoPll1 ENET REF Clock from VIDEO PLL1.

kCLOCK\_EnetRefRootmuxExtClk4 ENET REF Clock from External Clock 4.

# 7.4.13 enum clock\_rootmux\_enet\_qos\_timer\_clk\_sel\_t

#### Enumerator

kCLOCK\_EnetQosTimerRootmuxOsc24M ENET QOS TIMER Clock from OSC 24M.

kCLOCK\_EnetQosTimerRootmuxSysPll2Div10 ENET QOS TIMER Clock from SYSTEM PLL2 divided by 10.

kCLOCK\_EnetQosTimerRootmuxAudioPll1 ENET QOS TIMER Clock from AUDIO PLL1.

kCLOCK\_EnetQosTimerRootmuxExtClk1 ENET QOS TIMER Clock from External Clock 1.

kCLOCK\_EnetQosTimerRootmuxExtClk2 ENET QOS TIMER Clock External Clock 2.

kCLOCK\_EnetQosTimerRootmuxExtClk3 ENET QOS TIMER Clock from External Clock 3.

kCLOCK\_EnetQosTimerRootmuxExtClk4 ENET QOS TIMER Clock from External Clock 4.

kCLOCK\_EnetQosTimerRootmuxVideoPll1 ENET QOS TIMER Clock from VIDEO PLL1.

# 7.4.14 enum clock\_rootmux\_enet\_timer\_clk\_sel\_t

#### Enumerator

kCLOCK EnetTimerRootmuxOsc24M ENET TIMER Clock from OSC 24M.

kCLOCK\_EnetTimerRootmuxSysPll2Div10 ENET TIMER Clock from SYSTEM PLL2 divided by 10.

kCLOCK EnetTimerRootmuxAudioPll1 ENET TIMER Clock from AUDIO PLL1.

kCLOCK EnetTimerRootmuxExtClk1 ENET TIMER Clock from External Clock 1.

kCLOCK EnetTimerRootmuxExtClk2 ENET TIMER Clock External Clock 2.

kCLOCK EnetTimerRootmuxExtClk3 ENET TIMER Clock from External Clock 3.

kCLOCK EnetTimerRootmuxExtClk4 ENET TIMER Clock from External Clock 4.

kCLOCK EnetTimerRootmuxVideoPll1 ENET TIMER Clock from VIDEO PLL1.

# 7.4.15 enum clock rootmux enet phy clk sel t

#### Enumerator

kCLOCK\_EnetPhyRootmuxOsc24M ENET PHY Clock from OSC 24M.

kCLOCK\_EnetPhyRootmuxSysPll2Div20 ENET PHY Clock from SYSTEM PLL2 divided by 20.

kCLOCK\_EnetPhyRootmuxSysPll2Div8 ENET PHY Clock from SYSTEM PLL2 divided by 8.

kCLOCK\_EnetPhyRootmuxSysPll2Div5 ENET PHY Clock from SYSTEM PLL2 divided by 5.

kCLOCK EnetPhyRootmuxSysPll2Div2 ENET PHY Clock from SYSTEM PLL2 divided by 2.

kCLOCK\_EnetPhyRootmuxAudioPll1 ENET PHY Clock from AUDIO PLL1.

kCLOCK\_EnetPhyRootmuxVideoPll1 ENET PHY Clock from VIDEO PLL1.

kCLOCK\_EnetPhyRootmuxAudioPll2 ENET PHY Clock from AUDIO PLL2.

MCUXpresso SDK API Reference Manual

# 7.4.16 enum clock rootmux flexcan clk sel\_t

#### Enumerator

kCLOCK\_FlexCanRootmuxOsc24M FLEXCAN Clock from OSC 24M.

kCLOCK\_FlexCanRootmuxSysPll2Div5 FLEXCAN Clock from SYSTEM PLL2 divided by 5.

kCLOCK\_FlexCanRootmuxSysPll1Div20 FLEXCAN Clock from SYSTEM PLL1 divided by 20.

kCLOCK\_FlexCanRootmuxSysPll1Div5 FLEXCAN Clock from SYSTEM PLL1 divided by 5.

kCLOCK\_FlexCanRootmuxSysPll1 FLEXCAN Clock from SYSTEM PLL1.

kCLOCK\_FlexCanRootmuxSysPll3 FLEXCAN Clock from SYSTEM PLL3.

kCLOCK\_FlexCanRootmuxSysPll2Div4 FLEXCAN Clock from SYSTEM PLL2 divided by 4.

kCLOCK FlexCanRootmuxAudioPll2 FLEXCAN Clock from AUDIO PLL2.

# 7.4.17 enum clock\_rootmux\_i2c\_clk\_sel\_t

#### Enumerator

kCLOCK\_I2cRootmuxOsc24M I2C Clock from OSC 24M.

kCLOCK\_I2cRootmuxSysPll1Div5 I2C Clock from SYSTEM PLL1 divided by 5.

kCLOCK I2cRootmuxSysPll2Div20 I2C Clock from SYSTEM PLL2 divided by 20.

kCLOCK 12cRootmuxSysPll3 I2C Clock from SYSTEM PLL3.

kCLOCK I2cRootmuxAudioPll1 I2C Clock from AUDIO PLL1.

kCLOCK I2cRootmuxAudioPll2 I2C Clock from AUDIO PLL2.

kCLOCK\_I2cRootmuxSysPll1Div6 I2C Clock from SYSTEM PLL1 divided by 6.

# 7.4.18 enum clock\_rootmux\_uart\_clk\_sel\_t

#### Enumerator

kCLOCK\_UartRootmuxOsc24M UART Clock from OSC 24M.

kCLOCK UartRootmuxSysPll1Div10 UART Clock from SYSTEM PLL1 divided by 10.

kCLOCK UartRootmuxSysPll2Div5 UART Clock from SYSTEM PLL2 divided by 5.

kCLOCK\_UartRootmuxSysPll2Div10 UART Clock from SYSTEM PLL2 divided by 10.

kCLOCK\_UartRootmuxSysPll3 UART Clock from SYSTEM PLL3.

kCLOCK UartRootmuxExtClk2 UART Clock from External Clock 2.

kCLOCK UartRootmuxExtClk34 UART Clock from External Clock 3, External Clock 4.

kCLOCK\_UartRootmuxAudioPll2 UART Clock from Audio PLL2.

# 7.4.19 enum clock\_rootmux\_gpt\_t

#### Enumerator

kCLOCK\_GptRootmuxOsc24M GPT Clock from OSC 24M.

kCLOCK\_GptRootmuxSystemPll2Div10 GPT Clock from SYSTEM PLL2 divided by 10.

kCLOCK\_GptRootmuxSysPll1Div2 GPT Clock from SYSTEM PLL1 divided by 2.

kCLOCK\_GptRootmuxSysPll1Div20 GPT Clock from SYSTEM PLL1 divided by 20.

kCLOCK\_GptRootmuxVideoPll1 GPT Clock from VIDEO PLL1.

kCLOCK\_GptRootmuxSystemPll1Div10 GPT Clock from SYSTEM PLL1 divided by 10.

kCLOCK\_GptRootmuxAudioPll1 GPT Clock from AUDIO PLL1.

kCLOCK\_GptRootmuxExtClk123 GPT Clock from External Clock1, External Clock2, External Clock3.

# 7.4.20 enum clock\_rootmux\_wdog\_clk\_sel\_t

#### Enumerator

kCLOCK\_WdogRootmuxOsc24M WDOG Clock from OSC 24M.

kCLOCK\_WdogRootmuxSysPll1Div6 WDOG Clock from SYSTEM PLL1 divided by 6.

kCLOCK\_WdogRootmuxSysPll1Div5 WDOG Clock from SYSTEM PLL1 divided by 5.

kCLOCK WdogRootmuxVpuPll WDOG Clock from VPU DLL.

kCLOCK WdogRootmuxSystemPll2Div8 WDOG Clock from SYSTEM PLL2 divided by 8.

kCLOCK\_WdogRootmuxSystemPll3 WDOG Clock from SYSTEM PLL3.

kCLOCK\_WdogRootmuxSystemPll1Div10 WDOG Clock from SYSTEM PLL1 divided by 10.

kCLOCK\_WdogRootmuxSystemPll2Div6 WDOG Clock from SYSTEM PLL2 divided by 6.

# 7.4.21 enum clock\_rootmux\_Pwm\_clk\_sel\_t

#### Enumerator

kCLOCK\_PwmRootmuxOsc24M PWM Clock from OSC 24M.

kCLOCK\_PwmRootmuxSysPll2Div10 PWM Clock from SYSTEM PLL2 divided by 10.

kCLOCK PwmRootmuxSysPll1Div5 PWM Clock from SYSTEM PLL1 divided by 5.

kCLOCK\_PwmRootmuxSysPll1Div20 PWM Clock from SYSTEM PLL1 divided by 20.

kCLOCK\_PwmRootmuxSystemPll3 PWM Clock from SYSTEM PLL3.

kCLOCK PwmRootmuxExtClk12 PWM Clock from External Clock1, External Clock2.

kCLOCK\_PwmRootmuxSystemPll1Div10 PWM Clock from SYSTEM PLL1 divided by 10.

kCLOCK\_PwmRootmuxVideoPll1 PWM Clock from VIDEO PLL1.

MCUXpresso SDK API Reference Manual

## 7.4.22 enum clock rootmux sai clk sel t

#### Enumerator

kCLOCK\_SaiRootmuxOsc24M SAI Clock from OSC 24M.

kCLOCK\_SaiRootmuxAudioPll1 SAI Clock from AUDIO PLL1.

kCLOCK\_SaiRootmuxAudioPll2 SAI Clock from AUDIO PLL2.

kCLOCK SaiRootmuxVideoPll1 SAI Clock from VIDEO PLL1.

kCLOCK\_SaiRootmuxSysPll1Div6 SAI Clock from SYSTEM PLL1 divided by 6.

kCLOCK\_SaiRootmuxOsc26m SAI Clock from OSC HDMI 26M.

kCLOCK\_SaiRootmuxExtClk1 SAI Clock from External Clock1, External Clock2, External Clock3.

kCLOCK\_SaiRootmuxExtClk2 SAI Clock from External Clock2, External Clock3, External Clock4.

# 7.4.23 enum clock\_rootmux\_pdm\_clk\_sel\_t

#### Enumerator

kCLOCK PdmRootmuxOsc24M PDM Clock from OSC 24M.

kCLOCK\_PdmRootmuxSysPll2Div10 PDM Clock from SYSTEM PLL2 divided by 10.

kCLOCK PdmRootmuxAudioPll1 PDM Clock from AUDIO PLL1.

kCLOCK\_PdmRootmuxSysPll1 PDM Clock from SYSTEM PLL1.

kCLOCK\_PdmRootmuxSysPll2 PDM Clock from SYSTEM PLL2.

kCLOCK PdmRootmuxSysPll3 PDM Clock from SYSTEM PLL3.

kCLOCK PdmRootmuxExtClk3 PDM Clock from External Clock3.

kCLOCK\_PdmRootmuxAudioPll2 PDM Clock from AUDIO PLL2.

# 7.4.24 enum clock\_rootmux\_noc\_clk\_sel\_t

#### Enumerator

kCLOCK NocRootmuxOsc24M NOC Clock from OSC 24M.

kCLOCK\_NocRootmuxSysPll1 NOC Clock from SYSTEM PLL1.

kCLOCK\_NocRootmuxSysPll3 NOC Clock from SYSTEM PLL3.

kCLOCK NocRootmuxSysPll2 NOC Clock from SYSTEM PLL2.

kCLOCK\_NocRootmuxSysPll2Div2 NOC Clock from SYSTEM PLL2 divided by 2.

kCLOCK NocRootmuxAudioPll1 NOC Clock from AUDIO PLL1.

kCLOCK NocRootmuxVideoPll1 NOC Clock from VIDEO PLL1.

kCLOCK NocRootmuxAudioPll2 NOC Clock from AUDIO PLL2.

# 7.4.25 enum clock\_pll\_gate\_t

## Enumerator

```
kCLOCK ArmPllGate ARM PLL Gate.
kCLOCK GpuPllGate GPU PLL Gate.
kCLOCK_VpuPllGate VPU PLL Gate.
kCLOCK DramPllGate DRAM PLL1 Gate.
kCLOCK_SysPll1Gate SYSTEM PLL1 Gate.
kCLOCK SysPll1Div2Gate SYSTEM PLL1 Div2 Gate.
kCLOCK_SysPll1Div3Gate SYSTEM PLL1 Div3 Gate.
kCLOCK_SysPll1Div4Gate SYSTEM PLL1 Div4 Gate.
kCLOCK_SysPll1Div5Gate SYSTEM PLL1 Div5 Gate.
kCLOCK SysPll1Div6Gate SYSTEM PLL1 Div6 Gate.
kCLOCK_SysPll1Div8Gate SYSTEM PLL1 Div8 Gate.
kCLOCK_SysPll1Div10Gate SYSTEM PLL1 Div10 Gate.
kCLOCK_SysPll1Div20Gate SYSTEM PLL1 Div20 Gate.
kCLOCK SysPll2Gate SYSTEM PLL2 Gate.
kCLOCK SysPll2Div2Gate SYSTEM PLL2 Div2 Gate.
kCLOCK_SysPll2Div3Gate SYSTEM PLL2 Div3 Gate.
kCLOCK SysPll2Div4Gate SYSTEM PLL2 Div4 Gate.
kCLOCK SysPll2Div5Gate SYSTEM PLL2 Div5 Gate.
kCLOCK_SysPll2Div6Gate SYSTEM PLL2 Div6 Gate.
kCLOCK_SysPll2Div8Gate SYSTEM PLL2 Div8 Gate.
kCLOCK_SysPll2Div10Gate SYSTEM PLL2 Div10 Gate.
kCLOCK SysPll2Div20Gate SYSTEM PLL2 Div20 Gate.
kCLOCK SysPll3Gate SYSTEM PLL3 Gate.
kCLOCK_AudioPll1Gate AUDIO PLL1 Gate.
kCLOCK AudioPll2Gate AUDIO PLL2 Gate.
kCLOCK VideoPll1Gate VIDEO PLL1 Gate.
kCLOCK_VideoPll2Gate VIDEO PLL2 Gate.
```

# 7.4.26 enum clock\_gate\_value\_t

#### Enumerator

kCLOCK\_ClockNotNeeded Clock always disabled.

kCLOCK\_ClockNeededRun Clock enabled when CPU is running.

kCLOCK\_ClockNeededRunWait Clock enabled when CPU is running or in WAIT mode.

 $\label{lock_lock_neededAll} kCLOCK\_ClockNeededAll \quad {\it Clock always enabled}.$ 

MCUXpresso SDK API Reference Manual

# 7.4.27 enum clock\_pll\_bypass\_ctrl\_t

These constants define the PLL control names for PLL bypass.

- 0:15: REG offset to CCM\_ANALOG\_BASE in bytes.
- 16:20: bypass bit shift.

#### Enumerator

# 7.4.28 enum clock\_pll\_clke\_t

These constants define the PLL clock names for PLL clock enable/disable operations.

- 0:15: REG offset to CCM\_ANALOG\_BASE in bytes.
- 16:20: Clock enable bit shift.

#### Enumerator

```
kCLOCK_AudioPll1Clke Audio pll1 clke.
kCLOCK_AudioPll2Clke Audio pll2 clke.
kCLOCK VideoPll1Clke Video pll1 clke.
kCLOCK_DramPllClke Dram pll clke.
kCLOCK_ArmPllClke Arm pll clke.
kCLOCK SystemPll1Clke System pll1 clke.
kCLOCK_SystemPll1Div2Clke System pll1 Div2 clke.
kCLOCK SystemPll1Div3Clke System pll1 Div3 clke.
kCLOCK_SystemPll1Div4Clke System pll1 Div4 clke.
kCLOCK SystemPll1Div5Clke System pll1 Div5 clke.
kCLOCK SystemPll1Div6Clke System pll1 Div6 clke.
kCLOCK_SystemPll1Div8Clke System pll1 Div8 clke.
kCLOCK_SystemPll1Div10Clke System pll1 Div10 clke.
kCLOCK SystemPll1Div20Clke System pll1 Div20 clke.
kCLOCK_SystemPll2Clke System pll2 clke.
kCLOCK_SystemPll2Div2Clke System pll2 Div2 clke.
kCLOCK_SystemPll2Div3Clke System pll2 Div3 clke.
kCLOCK_SystemPll2Div4Clke System pll2 Div4 clke.
```

49

kCLOCK\_SystemPll2Div5Clke System pll2 Div5 clke.

kCLOCK\_SystemPll2Div6Clke System pll2 Div6 clke.

kCLOCK\_SystemPll2Div8Clke System pll2 Div8 clke.

kCLOCK\_SystemPll2Div10Clke System pll2 Div10 clke.

kCLOCK\_SystemPll2Div20Clke System pll2 Div20 clke.

kCLOCK\_SystemPll3Clke System pll3 clke.

### 7.4.29 anonymous enum

#### Enumerator

kANALOG\_PllRefOsc24M reference OSC 24M kANALOG\_PllPadClk reference PAD CLK

#### **Function Documentation**

# 7.5.1 static void CLOCK\_SetRootMux ( clock\_root\_control\_t rootClk, uint32\_t mux ) [inline], [static]

User maybe need to set more than one mux ROOT according to the clock tree description in the reference manual.

#### Parameters

rootClk	Root clock control (see clock_root_control_t enumeration).
mux	Root mux value (see _ccm_rootmux_xxx enumeration).

## 7.5.2 static uint32\_t CLOCK\_GetRootMux ( clock\_root\_control\_t rootClk ) [inline], [static]

In order to get the clock source of root, user maybe need to get more than one ROOT's mux value to obtain the final clock source of root.

#### **Parameters**

rootClk	Root clock control (see clock_root_control_t enumeration).
---------	--

#### Returns

Root mux value (see ccm rootmux xxx enumeration).

#### **Parameters**

rootClk	Root clock control (see clock_root_control_t enumeration)
---------	---

# 7.5.4 static void CLOCK\_DisableRoot ( clock\_root\_control\_t rootClk ) [inline], [static]

#### **Parameters**

rootClk	Root control (see clock_root_control_t enumeration)
---------	---

# 7.5.5 static bool CLOCK\_IsRootEnabled ( clock\_root\_control\_t rootClk ) [inline], [static]

#### **Parameters**

rootClk   Root control (see clock_root_control_t enumeration)
---

#### Returns

CCM root enabled or not.

- true: Clock root is enabled.
- false: Clock root is disabled.

# 7.5.6 void CLOCK\_UpdateRoot ( clock\_root\_control\_t ccmRootClk, uint32\_t mux, uint32\_t pre, uint32\_t post )

#### **Parameters**

ccmRootClk	Root control (see clock_root_control_t enumeration)
mux	mux value (see _ccm_rootmux_xxx enumeration)
pre	Pre divider value (0-7, divider=n+1)

post	Post divider value (0-63, divider=n+1)
------	--

# 7.5.7 void CLOCK\_SetRootDivider ( clock\_root\_control\_t ccmRootClk, uint32\_t pre, uint32\_t post )

#### **Parameters**

ccmRootClk	Root control (see clock_root_control_t enumeration)
pre	Pre divider value (1-8)
post	Post divider value (1-64)

# 7.5.8 static uint32\_t CLOCK\_GetRootPreDivider ( clock\_root\_control\_t rootClk ) [inline], [static]

In order to get the clock source of root, user maybe need to get more than one ROOT's mux value to obtain the final clock source of root.

#### Parameters

rootClk Root clock name (see clock_root_control_t enumeration).
---

#### Returns

Root Pre divider value.

## 7.5.9 static uint32\_t CLOCK\_GetRootPostDivider ( clock\_root\_control\_t rootClk ) [inline], [static]

In order to get the clock source of root, user maybe need to get more than one ROOT's mux value to obtain the final clock source of root.

Parameters

53

rootClk   Root clock name (see clock root control t enumeration).
---

#### Returns

Root Post divider value.

## 7.5.10 static void CLOCK\_ControlGate ( uint32\_t ccmGate, clock\_gate\_value\_t control ) [inline], [static]

#### **Parameters**

ccmGate	Gate control (see clock_pll_gate_t and clock_ip_name_t enumeration)
control	Gate control value (see clock_gate_value_t)

### 7.5.11 void CLOCK EnableClock ( clock\_ip\_name\_t ccmGate )

Take care of that one module may need to set more than one clock gate.

#### **Parameters**

ccmGate	Gate control for each module (see clock_ip_name_t enumeration).
---------	---

### 7.5.12 void CLOCK\_DisableClock ( clock\_ip\_name\_t ccmGate )

Take care of that one module may need to set more than one clock gate.

#### **Parameters**

ccmGate	Gate control for each module (see clock_ip_name_t enumeration).
---------	---

# 7.5.13 static void CLOCK\_PowerUpPII ( CCM\_ANALOG\_Type \* base, clock\_pll\_ctrl\_t pllControl ) [inline], [static]

#### **Parameters**

base	CCM_ANALOG base pointer.
pllControl	PLL control name (see clock_pll_ctrl_t enumeration)

## 7.5.14 static void CLOCK\_PowerDownPII ( CCM\_ANALOG\_Type \* base, clock\_pll\_ctrl\_t pllControl ) [inline], [static]

#### **Parameters**

base	CCM_ANALOG base pointer.
pllControl	PLL control name (see clock_pll_ctrl_t enumeration)

### 7.5.15 static void CLOCK\_SetPIIBypass ( CCM\_ANALOG\_Type \* base, clock\_pll\_bypass\_ctrl\_t pllControl, bool bypass ) [inline], [static]

#### **Parameters**

base	CCM_ANALOG base pointer.
pllControl	PLL control name (see clock_pll_bypass_ctrl_t enumeration)
bypass	Bypass the PLL.  • true: Bypass the PLL.  • false: Do not bypass the PLL.

# 7.5.16 static bool CLOCK\_IsPIIBypassed ( CCM\_ANALOG\_Type \* base, clock\_pll\_bypass\_ctrl\_t pllControl ) [inline], [static]

#### **Parameters**

base	CCM_ANALOG base pointer.
pllControl	PLL control name (see clock_pll_bypass_ctrl_t enumeration)

#### Returns

### PLL bypass status.

• true: The PLL is bypassed.

#### **MCUXpresso SDK API Reference Manual**

• false: The PLL is not bypassed.

## 7.5.17 static bool CLOCK\_IsPIILocked ( CCM\_ANALOG\_Type \* base, clock\_pll\_ctrl\_t pllControl ) [inline], [static]

#### **Parameters**

base	CCM_ANALOG base pointer.
pllControl	PLL control name (see clock_pll_ctrl_t enumeration)

#### Returns

#### PLL lock status.

- true: The PLL clock is locked.
- false: The PLL clock is not locked.

# 7.5.18 static void CLOCK\_EnableAnalogClock ( CCM\_ANALOG\_Type \* base, clock\_pll\_clke\_t pllClock ) [inline], [static]

#### **Parameters**

base	CCM_ANALOG base pointer.
pllClock	PLL clock name (see clock_pll_clke_t enumeration)

## 7.5.19 static void CLOCK\_DisableAnalogClock ( CCM\_ANALOG\_Type \* base, clock\_pll\_clke\_t pllClock ) [inline], [static]

#### **Parameters**

base	CCM_ANALOG base pointer.
pllClock	PLL clock name (see clock_pll_clke_t enumeration)

# 7.5.20 static void CLOCK\_OverridePIIClke ( CCM\_ANALOG\_Type \* base, clock\_pll\_clke\_t ovClock, bool override ) [inline], [static]

#### **Parameters**

base	CCM_ANALOG base pointer.
ovClock	PLL clock name (see clock_pll_clke_t enumeration)
override	Override the PLL.  • true: Override the PLL clke, CCM will handle it.  • false: Do not override the PLL clke.

# 7.5.21 static void CLOCK\_OverridePIIPd ( CCM\_ANALOG\_Type \* base, clock\_pll\_ctrl\_t pdClock, bool override ) [inline], [static]

#### **Parameters**

base	CCM_ANALOG base pointer.
pdClock	PLL clock name (see clock_pll_ctrl_t enumeration)
override	Override the PLL.  • true: Override the PLL clke, CCM will handle it.  • false: Do not override the PLL clke.

### 7.5.22 void CLOCK\_InitArmPII ( const ccm\_analog\_integer\_pll\_config\_t \* config )

#### **Parameters**

config	Pointer to the configuration structure(see ccm_analog_integer_pll_config_t enumera-
	tion).

#### Note

This function can't detect whether the Arm PLL has been enabled and used by some IPs.

### 7.5.23 void CLOCK\_InitSysPII1 ( const ccm\_analog\_integer\_pll\_config\_t \* config )

#### **Parameters**

config	Pointer to the configuration structure(see ccm_analog_integer_pll_config_t enumera-
	tion).

#### Note

This function can't detect whether the SYS PLL has been enabled and used by some IPs.

### 7.5.24 void CLOCK InitSysPII2 ( const ccm\_analog\_integer\_pll\_config\_t \* config )

#### **Parameters**

config	Pointer to the configuration structure(see ccm_analog_integer_pll_config_t enumera-
	tion).

#### Note

This function can't detect whether the SYS PLL has been enabled and used by some IPs.

### 7.5.25 void CLOCK\_InitSysPll3 ( const ccm\_analog\_integer\_pll\_config\_t \* config )

#### Parameters

config	Pointer to the configuration structure(see ccm_analog_integer_pll_config_t enumera-
	tion).

#### Note

This function can't detect whether the SYS PLL has been enabled and used by some IPs.

### $7.5.26 \quad void \ CLOCK\_InitAudioPII1 \ ( \ const \ ccm\_analog\_frac\_pll\_config\_t * \textit{config} \ )$

#### **Parameters**

config	Pointer to the configuration structure(see ccm_analog_frac_pll_config_t enumera-
	tion).

#### Note

This function can't detect whether the AUDIO PLL has been enabled and used by some IPs.

### 7.5.27 void CLOCK\_InitAudioPII2 ( const ccm\_analog\_frac\_pll\_config\_t \* config )

#### **Parameters**

co	nfig	Pointer to the configuration structure(see ccm_analog_frac_pll_config_t enumera-
		tion).

#### Note

This function can't detect whether the AUDIO PLL has been enabled and used by some IPs.

### 7.5.28 void CLOCK\_InitVideoPII1 ( const ccm\_analog\_frac\_pll\_config\_t \* config )

#### Parameters

config	Pointer to the configuration structure(see ccm_analog_frac_pll_config_t enumera-
	tion).

## 7.5.29 void CLOCK\_InitIntegerPII ( CCM\_ANALOG\_Type \* base, const ccm\_analog\_integer\_pll\_config\_t \* config, clock\_pll\_ctrl\_t type )

#### **Parameters**

base	CCM ANALOG base address
------	-------------------------

59

config	Pointer to the configuration structure(see ccm_analog_integer_pll_config_t enumeration).
type	integer pll type

# 7.5.30 uint32\_t CLOCK\_GetIntegerPIIFreq ( CCM\_ANALOG\_Type \* base, clock\_pll\_ctrl\_t type, uint32\_t refClkFreq, bool pll1Bypass )

#### Parameters

base	CCM ANALOG base address.
type	integer pll type
refClkFreq	Reference clock frequency.
pll1Bypass	pll1 bypass flag

#### Returns

Clock frequency

# 7.5.31 void CLOCK\_InitFracPII ( CCM\_ANALOG\_Type \* base, const ccm\_analog\_frac\_pll\_config\_t \* config, clock\_pll\_ctrl\_t type )

#### **Parameters**

base	CCM ANALOG base address.
config	Pointer to the configuration structure(see ccm_analog_frac_pll_config_t enumera-
	tion).
type	fractional pll type.

# 7.5.32 uint32\_t CLOCK\_GetFracPllFreq ( CCM\_ANALOG\_Type \* base, clock\_pll\_ctrl\_t type, uint32\_t refClkFreq )

#### **Parameters**

base	CCM_ANALOG base pointer.
type	fractional pll type.
refClkFreq	Reference clock frequency.

#### Returns

Clock frequency

### 7.5.33 uint32\_t CLOCK\_GetPIIFreq ( clock\_pll\_ctrl\_t pll )

#### **Parameters**

	fractional pll type.	
--	----------------------	--

#### Returns

Clock frequency

### 7.5.34 uint32\_t CLOCK\_GetPIIRefClkFreq ( clock\_pll\_ctrl\_t ctrl )

#### **Parameters**

ctrl	fractional pll type.
	1 71

#### Returns

Clock frequency

### 7.5.35 uint32\_t CLOCK\_GetFreq ( clock\_name\_t clockName )

This function checks the current clock configurations and then calculates the clock frequency for a specific clock name defined in clock\_name\_t.

#### **Parameters**

clockName | Clock names defined in clock\_name\_t

Returns

Clock frequency value in hertz

### 7.5.36 uint32\_t CLOCK\_GetCoreM7Freq ( void )

Returns

Clock frequency; If the clock is invalid, returns 0.

### 7.5.37 uint32\_t CLOCK\_GetAxiFreq ( void )

Returns

Clock frequency; If the clock is invalid, returns 0.

### 7.5.38 uint32\_t CLOCK\_GetAhbFreq ( void )

Returns

Clock frequency; If the clock is invalid, returns 0.

MCUXpresso SDK API Reference Manual

### Chapter 8 **IOMUXC: IOMUX Controller**

#### **Overview**

IOMUXC driver provides APIs for pin configuration. It also supports the miscellaneous functions integrated in IOMUXC.

#### **Files**

file fsl iomuxc.h

#### **Driver version**

• #define FSL\_IOMUXC\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 4)) IOMUXC driver version 2.0.4.

#### Pin function ID

The pin function ID is a tuple of <muxRegister muxMode inputRegister inputDaisy configRegister>

- #define IOMUXC BOOT MODE0 SRC BOOT MODE0 0x000000000, 0x0, 0x000000000, 0x0, 0x30330250
- #define IOMUXC\_BOOT\_MODE1\_SRC\_BOOT\_MODE1 0x000000000, 0x0, 0x000000000, 0x0,
- #define IOMUXC BOOT MODE2 SRC BOOT MODE2 0x000000000, 0x0, 0x000000000, 0x0, 0x30330258
- #define IOMUXC\_BOOT\_MODE3\_SRC\_BOOT\_MODE3 0x000000000, 0x0, 0x000000000, 0x0, 0x3033025C
- #define IOMUXC JTAG MOD JTAG MODE 0x00000000, 0x0, 0x00000000, 0x0, 0x30330260
- #define IOMUXC\_JTAG\_TDI\_JTAG\_TDI 0x00000000, 0x0, 0x00000000, 0x0, 0x30330264
- #define IOMUXC\_JTAG\_TDS\_JTAG\_TDS 0x00000000, 0x0, 0x00000000, 0x0, 0x30330268
   #define IOMUXC\_JTAG\_TCK\_JTAG\_TCK 0x00000000, 0x0, 0x000000000, 0x0, 0x3033026C
   #define IOMUXC\_JTAG\_TDO\_JTAG\_TDO 0x00000000, 0x0, 0x00000000, 0x0, 0x30330270

- #define IOMUXC\_PMIC\_STBY\_REQ\_CCM\_PMIC\_STBY\_REQ\_0x00000000, 0x0, 0x000000000, 0x0, 0x00000000
- #define IOMUXC\_PMIC\_ON\_REQ\_SNVS\_PMIC\_ON\_REQ\_0x000000000, 0x0, 0x000000000, 0x0, 0x000000000

- #define IOMUXC\_GPIO1\_IO00\_GPIO1\_IO00 0x30330014, 0x0, 0x000000000, 0x0, 0x30330274
- #define IOMUXC\_GPIO1\_IO00\_CCM\_ENET\_PHY\_REF\_CLK\_ROOT 0x30330014, 0x1, 0x000000000, 0x0, 0x30330274
- #define IOMUXC GPIO1 IO00 ISP FL TRIG 0 0x30330014, 0x3, 0x303305D4, 0x0, 0x30330274
- #define IOMUXC\_GPIO1\_IO00\_ANAMIX\_REF\_CLK\_32K 0x30330014, 0x5, 0x00000000, 0x0, 0x30330274

- #define IOMUXC GPIO1 IO00 CCM EXT CLK1 0x30330014. 0x6. 0x000000000, 0x0.
- #define IOMUXC\_GPIO1\_IO01\_GPIO1\_IO01 0x30330018, 0x0, 0x000000000, 0x0, 0x30330278
   #define IOMUXC\_GPIO1\_IO01\_PWM1\_OUT 0x30330018, 0x1, 0x00000000, 0x0, 0x30330278
- #define IOMUXC GPIO1 IO01 ISP SHUTTER TRIG 0 0x30330018, 0x3, 0x303305DC, 0x0, 0x30330278
- #define IOMUXC\_GPIO1\_IO01\_ANAMIX\_REF\_CLK\_24M 0x30330018, 0x5, 0x00000000, 0x0, 0x30330278
- #define IOMUXC GPIO1 IO01 CCM EXT CLK2 0x30330018, 0x6, 0x000000000, 0x0,
- #define IOMUXC GPIO1 IO02 GPIO1 IO02 0x3033001C, 0x0, 0x000000000, 0x0, 0x3033027-
- #define IOMUXC GPIO1 IO02 WDOG1 WDOG B 0x3033001C, 0x1, 0x00000000, 0x0, 0x3033027C
- #define IOMUXC\_GPIO1\_IO02\_ISP\_FLASH\_TRIG\_0 0x3033001C, 0x3, 0x00000000, 0x0, 0x3033027C
- #define IOMUXC GPIO1 IO02 WDOG1 WDOG ANY 0x3033001C, 0x5, 0x00000000, 0x0, 0x3033027C
- #define IOMUXC\_GPIO1\_IO02\_SJC\_DE\_B 0x3033001C, 0x7, 0x00000000, 0x0, 0x3033027C
- #define IOMUXC GPIO1 IO03 GPIO1 IO03 0x30330020, 0x0, 0x000000000, 0x0, 0x30330280
- #define IOMUXC GPIO1 IO03 USDHC1 VSELECT 0x30330020, 0x1, 0x00000000, 0x0,
- #define IOMUXC GPIO1 IO03 ISP PRELIGHT TRIG 0 0x30330020, 0x3, 0x000000000, 0x0, 0x30330280
- #define IOMUXC GPIO1 IO03 SDMA1 EXT EVENTO 0x30330020, 0x5, 0x000000000, 0x0, 0x30330280
- #define IOMUXC GPIO1 IO04 GPIO1 IO04 0x30330024. 0x0. 0x000000000. 0x0. 0x30330284
- #define IOMUXC GPIO1 IO04 USDHC2 VSELECT 0x30330024, 0x1, 0x00000000, 0x0, 0x30330284
- #define IOMUXC\_GPIO1\_IO04\_ISP\_SHUTTER\_OPEN\_0 0x30330024, 0x3, 0x00000000, 0x0, 0x30330284
- #define IOMUXC\_GPIO1\_IO04\_SDMA1\_EXT\_EVENT1 0x30330024, 0x5, 0x000000000, 0x0, 0x30330284
- #define IOMUXC GPIO1 IO05 GPIO1 IO05 0x30330028, 0x0, 0x000000000, 0x0, 0x30330288
- #define IOMUXC GPIO1 IO05 M7 NMI 0x30330028, 0x1, 0x00000000, 0x0, 0x30330288
- #define IOMUXC GPIO1 IO05 ISP FL TRIG 1 0x30330028, 0x3, 0x303305D8, 0x0,
- #define IOMUXC GPIO1 IO05 CCM PMIC READY 0x30330028, 0x5, 0x30330554, 0x0, 0x30330288
- #define IOMUXC GPIO1 IO06 GPIO1 IO06 0x3033002C, 0x0, 0x000000000, 0x0, 0x3033028-
- #define IOMUXC\_GPIO1\_IO06\_ENET\_QOS\_MDC 0x3033002C, 0x1, 0x00000000, 0x0, 0x3033028C
- #define IOMUXC GPIO1 IO06 ISP SHUTTER TRIG 1 0x3033002C, 0x3, 0x303305E0, 0x0, 0x3033028C
- #define IOMUXC GPIO1 IO06 USDHC1 CD B 0x3033002C, 0x5, 0x000000000, 0x0, 0x3033028C
- #define IOMUXC\_GPIO1\_IO06\_CCM\_EXT\_CLK3 0x3033002C, 0x6, 0x00000000, 0x0, 0x3033028C
- #define IOMUXC\_GPIO1\_IO07\_GPIO1\_IO07 0x30330030, 0x0, 0x000000000, 0x0, 0x30330290
- #define IOMUXC\_GPIO1\_IO07\_ENET\_QOS\_MDIO 0x30330030, 0x1, 0x30330590, 0x0,

- 0x30330290
- #define IOMUXC\_GPIO1\_IO07\_ISP\_FLASH\_TRIG\_1 0x30330030, 0x3, 0x000000000, 0x0, 0x30330290
- #define IOMUXC\_GPIO1\_IO07\_USDHC1\_WP 0x30330030, 0x5, 0x000000000, 0x0, 0x30330290
- #define IOMUXC\_GPIO1\_IO07\_CCM\_EXT\_CLK4 0x30330030, 0x6, 0x000000000, 0x0, 0x30330290
- #define IOMUXC\_GPIO1\_IO08\_GPIO1\_IO08 0x30330034, 0x0, 0x000000000, 0x0, 0x30330294
- #define IOMUXC\_GPIO1\_IO08\_ENET\_QOS\_1588\_EVENT0\_IN 0x30330034, 0x1, 0x00000000, 0x0, 0x30330294
- #define IOMUXC\_GPIO1\_IO08\_PWM1\_OUT 0x30330034, 0x2, 0x000000000, 0x0, 0x30330294
  #define IOMUXC\_GPIO1\_IO08\_ISP\_PRELIGHT\_TRIG\_1 0x30330034, 0x3, 0x00000000,
- #define IOMUXC\_GPIO1\_IO08\_ISP\_PRELIGHT\_TRIG\_1 0x30330034, 0x3, 0x000000000, 0x0, 0x30330294
- #define IOMUXC\_GPIO1\_IO08\_ENET\_QOS\_1588\_EVENT0\_AUX\_IN 0x30330034, 0x4, 0x00000000, 0x0, 0x30330294
- #define IOMUXC\_GPIO1\_IO08\_USDHC2\_RESET\_B 0x30330034, 0x5, 0x00000000, 0x0, 0x30330294
- #define IOMUXC\_GPIO1\_IO09\_GPIO1\_IO09 0x30330038, 0x0, 0x000000000, 0x0, 0x30330298
- #define IOMUXC\_GPIO1\_IO09\_ENET\_QOS\_1588\_EVENT0\_OUT 0x30330038, 0x1, 0x00000000, 0x0, 0x30330298
- #define IOMUXC\_GPIO1\_IO09\_PWM2\_OUT 0x30330038, 0x2, 0x00000000, 0x0, 0x30330298
- #define IOMUXC\_GPIO1\_IO09\_ISP\_SHUTTER\_OPEN\_1 0x30330038, 0x3, 0x00000000, 0x0, 0x30330298
- #define IOMUXC\_GPIO1\_IO09\_USDHC3\_RESET\_B 0x30330038, 0x4, 0x00000000, 0x0, 0x30330298
- #define IOMUXC\_GPIO1\_IO09\_SDMA2\_EXT\_EVENT0 0x30330038, 0x5, 0x00000000, 0x0, 0x30330298
- #define IOMUXC\_GPIO1\_IO10\_GPIO1\_IO10 0x3033003C, 0x0, 0x000000000, 0x0, 0x3033029-C
- #define IOMUXC GPIO1 IO10 USB1 ID 0x3033003C, 0x1, 0x00000000, 0x0, 0x3033029C
- #define IOMUXC\_GPIO1\_IO10\_PWM3\_OUT 0x3033003C, 0x2, 0x000000000, 0x0, 0x3033029-
- #define IOMUXC\_GPIO1\_IO11\_GPIO1\_IO11 0x30330040, 0x0, 0x000000000, 0x0, 0x303302-A0
- #define IOMUXC\_GPIO1\_IO11\_USB2\_ID 0x30330040, 0x1, 0x00000000, 0x0, 0x303302A0
- #define IOMUXC\_GPIO1\_IO11\_PWM2\_OUT 0x30330040, 0x2, 0x000000000, 0x0, 0x303302-A0
- #define IOMUXC\_GPIO1\_IO11\_USDHC3\_VSELECT 0x30330040, 0x4, 0x00000000, 0x0, 0x303302A0
- #define IOMUXC\_GPIO1\_IO11\_CCM\_PMIC\_READY 0x30330040, 0x5, 0x30330554, 0x1, 0x303302A0
- #define IOMUXC\_GPIO1\_IO12\_GPIO1\_IO12 0x30330044, 0x0, 0x00000000, 0x0, 0x303302-
- #define IOMUXC\_GPIO1\_IO12\_USB1\_PWR 0x30330044, 0x1, 0x00000000, 0x0, 0x303302A4
- #define IOMUXC\_GPIO1\_IO12\_SDMA2\_EXT\_EVENT1 0x30330044, 0x5, 0x00000000, 0x0, 0x303302A4
- #define IOMUXC\_GPIO1\_IO13\_GPIO1\_IO13 0x30330048, 0x0, 0x000000000, 0x0, 0x303302-
- #define IOMUXC GPIO1 IO13 USB1 OC 0x30330048, 0x1, 0x00000000, 0x0, 0x303302A8
- #define IOMUXC\_GPIO1\_IO13\_PWM2\_OUT 0x30330048, 0x5, 0x000000000, 0x0, 0x303302-A8
- #define IOMUXC GPIO1 IO14 GPIO1 IO14 0x3033004C, 0x0, 0x000000000, 0x0, 0x303302-

AC

- #define IOMUXC\_GPIO1\_IO14\_USB2\_PWR 0x3033004C, 0x1, 0x000000000, 0x0, 0x303302-AC
- #define IOMUXC\_GPIO1\_IO14\_USDHC3\_CD\_B 0x3033004C, 0x4, 0x30330608, 0x0, 0x303302AC
- #define IOMUXC\_GPIO1\_IO14\_PWM3\_OUT 0x3033004C, 0x5, 0x000000000, 0x0, 0x303302-AC
- #define IOMUXC\_GPIO1\_IO14\_CCM\_CLKO1 0x3033004C, 0x6, 0x00000000, 0x0, 0x303302AC
- #define IOMUXC\_GPIO1\_IO15\_GPIO1\_IO15 0x30330050, 0x0, 0x000000000, 0x0, 0x303302-B0
- #define **IOMUXC GPIO1 IO15 USB2 OC** 0x30330050, 0x1, 0x00000000, 0x0, 0x303302B0
- #define IOMUXC\_GPIO1\_IO15\_USDHC3\_WP 0x30330050, 0x4, 0x30330634, 0x0, 0x303302-B0
- #define IOMUXC\_GPIO1\_IO15\_PWM4\_OUT 0x30330050, 0x5, 0x000000000, 0x0, 0x303302-B0
- #define IOMUXC\_GPIO1\_IO15\_CCM\_CLKO2 0x30330050, 0x6, 0x000000000, 0x0, 0x303302-B0
- #define IOMUXC\_ENET\_MDC\_ENET\_QOS\_MDC 0x30330054, 0x0, 0x000000000, 0x0, 0x303302B4
- #define IOMUXC\_ENET\_MDC\_AUDIOMIX\_SAI6\_TX\_DATA0 0x30330054, 0x2, 0x000000000, 0x0, 0x303302B4
- #define IOMUXC\_ENET\_MDC\_GPIO1\_IO16 0x30330054, 0x5, 0x000000000, 0x0, 0x303302-B4
- #define IOMUXC\_ENET\_MDC\_USDHC3\_STROBE 0x30330054, 0x6, 0x30330630, 0x0, 0x303302B4
- #define IOMUXC\_ENET\_MDIO\_ENET\_QOS\_MDIO 0x30330058, 0x0, 0x30330590, 0x1, 0x303302B8
- #define IOMUXC\_ENET\_MDIO\_AUDIOMIX\_SAI6\_TX\_SYNC 0x30330058, 0x2, 0x30330528, 0x0, 0x303302B8
- #define IOMUXC\_ENET\_MDIO\_AUDIOMIX\_PDM\_BIT\_STREAM3 0x30330058, 0x3, 0x303304CC, 0x0, 0x303302B8
- #define IOMUXC\_ENET\_MDIO\_GPIO1\_IO17 0x30330058, 0x5, 0x000000000, 0x0, 0x303302-B8
- #define IOMUXC\_ENET\_MDIO\_USDHC3\_DATA5 0x30330058, 0x6, 0x30330624, 0x0, 0x303302B8
- #define IOMUXC\_ENET\_TD3\_ENET\_QOS\_RGMII\_TD3 0x3033005C, 0x0, 0x000000000, 0x0, 0x303302BC
- #define IOMUXC\_ENET\_TD3\_AUDIOMIX\_SAI6\_TX\_BCLK 0x3033005C, 0x2, 0x30330524, 0x0, 0x303302BC
- #define IOMUXC\_ENET\_TD3\_AUDIOMIX\_PDM\_BIT\_STREAM2 0x3033005C, 0x3, 0x303304C8, 0x0, 0x303302BC
- #define IOMUXC\_ENET\_TD3\_GPIO1\_IO18 0x3033005C, 0x5, 0x000000000, 0x0, 0x303302B-C
- #define IOMUXC\_ENET\_TD3\_USDHC3\_DATA6 0x3033005C, 0x6, 0x30330628, 0x0, 0x3033302BC
- #define IOMUXC\_ENET\_TD2\_ENET\_QOS\_RGMII\_TD2 0x30330060, 0x0, 0x000000000, 0x0, 0x303302C0
- #define IOMUXC\_ENET\_TD2\_CCM\_ENET\_QOS\_CLOCK\_GENERATE\_REF\_CLK 0x30330060, 0x1, 0x00000000, 0x0, 0x303302C0

- #define IOMUXC\_ENET\_TD2\_AUDIOMIX\_SAI6\_RX\_DATA0 0x30330060, 0x2, 0x3033051-C, 0x0, 0x303302C0
- #define IOMUXC\_ENET\_TD2\_AUDIOMIX\_PDM\_BIT\_STREAM1 0x30330060, 0x3, 0x303304C4, 0x0, 0x303302C0
- #define IOMUXC\_ENET\_TD2\_GPIO1\_IO19 0x30330060, 0x5, 0x00000000, 0x0, 0x303302C0
- #define IOMUXC\_ENET\_TD2\_USDHC3\_DATA7 0x30330060, 0x6, 0x3033062C, 0x0, 0x303302C0
- #define IOMUXC\_ENET\_TD1\_ENET\_QOS\_RGMII\_TD1 0x30330064, 0x0, 0x000000000, 0x0, 0x303302C4
- #define IOMUXC\_ENET\_TD1\_AUDIOMIX\_SAI6\_RX\_SYNC 0x30330064, 0x2, 0x30330520, 0x0, 0x303302C4
- #define IOMUXC\_ENET\_TD1\_AUDIOMIX\_PDM\_BIT\_STREAM0 0x30330064, 0x3, 0x303304C0, 0x0, 0x303302C4
- #define IOMUXC\_ENET\_TD1\_GPIO1\_IO20 0x30330064, 0x5, 0x00000000, 0x0, 0x303302C4
- #define IOMUXC\_ENET\_TD1\_USDHC3\_CD\_B 0x30330064, 0x6, 0x30330608, 0x1, 0x303302C4
- #define IOMUXC\_ENET\_TD0\_ENET\_QOS\_RGMII\_TD0 0x30330068, 0x0, 0x000000000, 0x0, 0x303302C8
- #define IOMUXC\_ENET\_TD0\_AUDIOMIX\_SAI6\_RX\_BCLK 0x30330068, 0x2, 0x30330518, 0x0, 0x303302C8
- #define IOMUXC\_ENET\_TD0\_AUDIOMIX\_PDM\_CLK 0x30330068, 0x3, 0x00000000, 0x0, 0x303302C8
- #define IOMUXC\_ENET\_TD0\_GPIO1\_IO21 0x30330068, 0x5, 0x00000000, 0x0, 0x303302C8
- #define IOMUXC\_ENET\_TD0\_USDHC3\_WP 0x30330068, 0x6, 0x30330634, 0x1, 0x303302-C8
- #define IOMUXC\_ENET\_TX\_CTL\_ENET\_QOS\_RGMII\_TX\_CTL 0x3033006C, 0x0, 0x000000000, 0x0, 0x303302CC
- #define IOMUXC\_ENET\_TX\_CTL\_AUDIOMIX\_SAI6\_MCLK 0x3033006C, 0x2, 0x30330514, 0x0, 0x303302CC
- #define IOMUXC\_ENET\_TX\_CTL\_AUDIOMIX\_SPDIF1\_OUT 0x3033006C, 0x3, 0x000000000, 0x0, 0x303302CC
- #define IOMUXC\_ENET\_TX\_CTL\_GPIO1\_IO22 0x3033006C, 0x5, 0x000000000, 0x0, 0x303302CC
- #define IOMUXC\_ENET\_TX\_CTL\_USDHC3\_DATA0 0x3033006C, 0x6, 0x30330610, 0x0, 0x303302CC
- #define IOMUXC\_ENET\_TXC\_CCM\_ENET\_QOS\_CLOCK\_GENERATE\_TX\_CLK 0x30330070, 0x0, 0x00000000, 0x0, 0x3033302D0
- #define IOMUXC\_ENET\_TXC\_ENET\_QOS\_TX\_ER 0x30330070, 0x1, 0x000000000, 0x0, 0x303302D0
- #define IOMUXC\_ENET\_TXC\_AUDIOMIX\_SAI7\_TX\_DATA0 0x30330070, 0x2, 0x000000000, 0x0, 0x303302D0
- #define IOMUXC\_ENET\_TXC\_GPIO1\_IO23 0x30330070, 0x5, 0x000000000, 0x0, 0x303302D0
- #define IOMUXC\_ENET\_TXC\_USDHC3\_DATA1 0x30330070, 0x6, 0x30330614, 0x0, 0x3033302D0
- #define IOMUXC\_ENET\_RX\_CTL\_ENET\_QOS\_RGMII\_RX\_CTL 0x30330074, 0x0, 0x000000000, 0x0, 0x303302D4
- #define IOMUXC\_ENET\_RX\_CTL\_AUDIOMIX\_SAI7\_TX\_SYNC 0x30330074, 0x2, 0x30330540, 0x0, 0x303302D4
- #define IOMUXC\_ENET\_RX\_CTL\_AUDIOMIX\_PDM\_BIT\_STREAM3 0x30330074, 0x3, 0x303304CC, 0x1, 0x303302D4

- #define IOMUXC\_ENET\_RX\_CTL\_GPIO1\_IO24 0x30330074, 0x5, 0x000000000, 0x0, 0x303302D4
- #define IOMUXC\_ENET\_RX\_CTL\_USDHC3\_DATA2 0x30330074, 0x6, 0x30330618, 0x0, 0x3033302D4
- #define IOMUXC\_ENET\_RXC\_CCM\_ENET\_QOS\_CLOCK\_GENERATE\_RX\_CLK 0x30330078, 0x0, 0x00000000, 0x0, 0x303302D8
- #define IOMUXC\_ENET\_RXC\_ENET\_QOS\_RX\_ER 0x30330078, 0x1, 0x00000000, 0x0, 0x303302D8
- #define IOMUXC\_ENET\_RXC\_AUDIOMIX\_SAI7\_TX\_BCLK 0x30330078, 0x2, 0x3033053-C, 0x0, 0x303302D8
- #define IOMUXC\_ENET\_RXC\_AUDIOMIX\_PDM\_BIT\_STREAM2 0x30330078, 0x3, 0x303304C8, 0x1, 0x303302D8
- #define IOMUXC\_ENET\_RXC\_GPIO1\_IO25 0x30330078, 0x5, 0x000000000, 0x0, 0x303302-D8
- #define IOMUXC\_ENET\_RXC\_USDHC3\_DATA3 0x30330078, 0x6, 0x3033061C, 0x0, 0x303302D8
- #define IOMUXC\_ENET\_RD0\_ENET\_QOS\_RGMII\_RD0 0x3033007C, 0x0, 0x000000000, 0x0, 0x303302DC
- #define IOMUXC\_ENET\_RD0\_AUDIOMIX\_SAI7\_RX\_DATA0 0x3033007C, 0x2, 0x30330534, 0x0, 0x303302DC
- #define IOMUXC\_ENET\_RD0\_AUDIOMIX\_PDM\_BIT\_STREAM1 0x3033007C, 0x3, 0x303304C4, 0x1, 0x303302DC
- #define IOMUXC\_ENET\_RD0\_GPIO1\_IO26 0x3033007C, 0x5, 0x000000000, 0x0, 0x303302D-C
- #define IOMUXC\_ENET\_RD0\_USDHC3\_DATA4 0x3033007C, 0x6, 0x30330620, 0x0, 0x303302DC
- #define IOMUXC\_ENET\_RD1\_ENET\_QOS\_RGMII\_RD1 0x30330080, 0x0, 0x000000000, 0x0, 0x303302E0
- #define IOMUXC\_ENET\_RD1\_AUDIOMIX\_SAI7\_RX\_SYNC 0x30330080, 0x2, 0x30330538, 0x0, 0x303302E0
- #define IOMUXC\_ENET\_RD1\_AUDIOMIX\_PDM\_BIT\_STREAM0 0x30330080, 0x3, 0x303304C0, 0x1, 0x303302E0
- #define IOMUXC ENET RD1 GPIO1 IO27 0x30330080, 0x5, 0x00000000, 0x0, 0x303302E0
- #define IOMUXC\_ENET\_RD1\_USDHC3\_RESET\_B 0x30330080, 0x6, 0x000000000, 0x0, 0x3033302E0
- #define IOMUXC\_ENET\_RD2\_ENET\_QOS\_RGMII\_RD2 0x30330084, 0x0, 0x000000000, 0x0, 0x303302E4
- #define IOMUXC\_ENET\_RD2\_AUDIOMIX\_SAI7\_RX\_BCLK 0x30330084, 0x2, 0x30330530, 0x0, 0x303302E4
- #define IOMUXC\_ENET\_RD2\_AUDIOMIX\_PDM\_CLK 0x30330084, 0x3, 0x00000000, 0x0, 0x303302E4
- #define IOMUXC\_ENET\_RD2\_GPIO1\_IO28 0x30330084, 0x5, 0x00000000, 0x0, 0x303302E4
- #define IOMUXC\_ENET\_RD2\_USDHC3\_CLK 0x30330084, 0x6, 0x30330604, 0x0, 0x303302-E4
- #define IOMUXC\_ENET\_RD3\_ENET\_QOS\_RGMII\_RD3 0x30330088, 0x0, 0x000000000, 0x0, 0x303302E8
- #define IOMUXC\_ENET\_RD3\_AUDIOMIX\_SAI7\_MCLK 0x30330088, 0x2, 0x3033052C, 0x0, 0x303302E8
- #define IOMUXC\_ENET\_RD3\_AUDIOMIX\_SPDIF1\_IN 0x30330088, 0x3, 0x30330544, 0x0, 0x303302E8

69

- #define IOMUXC ENET RD3 GPIO1 IO29 0x30330088, 0x5, 0x00000000, 0x0, 0x303302E8
- #define IOMUXC ENET RD3 USDHC3 CMD 0x30330088. 0x6.0x3033060C, 0x0, 0x303302E8
- #define IOMUXC SD1 CLK USDHC1 CLK 0x3033008C, 0x0, 0x000000000, 0x0, 0x303302-
- #define IOMUXC SD1 CLK ENET1 MDC 0x3033008C, 0x1, 0x00000000, 0x0, 0x303302EC
- #define **IOMUXC\_SD1\_CLK\_I2C5\_SCL** 0x3033008C, 0x3, 0x303305C4, 0x0, 0x303302EC
- #define IOMUXC\_SD1\_CLK\_UART1\_TX 0x3033008C, 0x4, 0x00000000, 0x0, 0x303302EC
- #define IOMUXC SD1 CLK UART1 RX 0x3033008C, 0x4, 0x303305E8, 0x0, 0x303302EC
- #define IOMUXC\_SD1\_CLK\_GPIO2 IO00 0x3033008C, 0x5, 0x00000000, 0x0, 0x303302EC
- #define IOMUXC\_SD1\_CMD\_USDHC1\_CMD 0x30330090, 0x0, 0x000000000, 0x0, 0x303302-
- #define IOMUXC SD1 CMD ENET1 MDIO 0x30330090, 0x1, 0x3033057C, 0x0, 0x303302-
- #define IOMUXC SD1 CMD I2C5 SDA 0x30330090, 0x3, 0x303305C8, 0x0, 0x303302F0
- #define IOMUXC SD1 CMD UART1 RX 0x30330090, 0x4, 0x303305E8, 0x1, 0x303302F0
- #define IOMUXC\_SD1\_CMD\_UART1\_TX 0x30330090, 0x4, 0x000000000, 0x0, 0x303302F0
  #define IOMUXC\_SD1\_CMD\_GPIO2\_IO01 0x30330090, 0x5, 0x000000000, 0x0, 0x303302F0
- #define IOMUXC SD1 DATA0 USDHC1 DATA0 0x30330094, 0x0, 0x000000000, 0x0, 0x303302F4
- #define IOMUXC\_SD1\_DATA0\_ENET1\_RGMII\_TD1 0x30330094, 0x1, 0x00000000, 0x0, 0x303302F4
- #define IOMUXC SD1 DATA0 I2C6 SCL 0x30330094, 0x3, 0x303305CC, 0x0, 0x303302F4
- #define IOMUXC SD1 DATA0 UART1 RTS B 0x30330094, 0x4, 0x303305E4. 0x303302F4
- #define IOMUXC\_SD1\_DATA0\_UART1\_CTS\_B 0x30330094, 0x4, 0x000000000, 0x0,
- #define IOMUXC SD1 DATA0 GPIO2 IO02 0x30330094, 0x5, 0x00000000, 0x0, 0x303302-
- #define IOMUXC SD1 DATA1 USDHC1 DATA1 0x30330098. 0x0. 0x000000000. 0x0. 0x303302F8
- #define IOMUXC SD1 DATA1 ENET1 RGMII TD0 0x30330098, 0x1, 0x00000000, 0x0, 0x303302F8
- #define IOMUXC SD1 DATA1 I2C6 SDA 0x30330098, 0x3, 0x303305D0, 0x0, 0x303302F8
- #define IOMUXC SDI DATAI UARTI CTS B 0x30330098, 0x4, 0x000000000. 0x303302F8
- #define IOMUXC\_SD1\_DATA1\_UART1\_RTS\_B 0x30330098, 0x4, 0x303305E4, 0x10x303302F8
- #define IOMUXC SD1 DATA1 GPIO2 IO03 0x30330098, 0x5, 0x00000000, 0x0, 0x303302-
- #define IOMUXC\_SD1\_DATA2\_USDHC1\_DATA2 0x3033009C, 0x0, 0x000000000, 0x0, 0x303302FC
- #define IOMUXC\_SD1\_DATA2\_ENET1\_RGMII\_RD0\_0x3033009C, 0x1, 0x30330580, 0x0, 0x303302FC
- #define IOMUXC SD1 DATA2 I2C4 SCL 0x3033009C, 0x3, 0x303305BC, 0x0, 0x303302FC
- #define IOMUXC SD1 DATA2 UART2 TX 0x3033009C, 0x4, 0x00000000, 0x0, 0x303302FC
- #define IOMUXC\_SD1\_DATA2\_UART2\_RX 0x3033009C, 0x4, 0x303305F0, 0x0, 0x303302F-
- #define IOMUXC SD1 DATA2 GPIO2 IO04 0x3033009C, 0x5, 0x000000000, 0x0, 0x303302-
- #define IOMUXC SD1 DATA3 USDHC1 DATA3 0x303300A0, 0x0, 0x000000000, 0x0,

- 0x30330300
- #define IOMUXC SD1 DATA3 ENET1 RGMII RD1 0x303300A0, 0x1, 0x30330584, 0x0, 0x30330300
- #define IOMUXC\_SD1\_DATA3\_I2C4\_SDA 0x303300A0, 0x3, 0x303305C0, 0x0, 0x30330300
   #define IOMUXC\_SD1\_DATA3\_UART2\_RX 0x303300A0, 0x4, 0x303305F0, 0x1, 0x30330300
- #define IOMUXC\_SD1\_DATA3\_UART2\_TX 0x303300A0, 0x4, 0x000000000, 0x0, 0x30330300
- #define IOMUXC SD1 DATA3 GPIO2 IO05 0x303300A0, 0x5, 0x00000000, 0x0, 0x30330300
- #define IOMUXC SD1 DATA4 USDHC1 DATA4 0x303300A4. 0x0. 0x000000000. 0x0.
- #define IOMUXC\_SD1\_DATA4\_ENET1\_RGMII\_TX\_CTL 0x303300A4, 0x1, 0x000000000, 0x0, 0x30330304
- #define IOMUXC SD1 DATA4 I2C1 SCL 0x303300A4, 0x3, 0x303305A4, 0x0, 0x30330304
- #define IOMUXC SD1 DATA4 UART2 RTS B 0x303300A4, 0x4, 0x303305EC, 0x0,
- #define IOMUXC SD1 DATA4 UART2 CTS B 0x303300A4, 0x4, 0x000000000. 0x30330304
- #define IOMUXC SD1 DATA4 GPIO2 IO06 0x303300A4, 0x5, 0x000000000, 0x0, 0x30330304
- #define IOMUXC SD1 DATA5 USDHC1 DATA5 0x303300A8, 0x0, 0x000000000, 0x0,
- #define IOMUXC SD1 DATA5 ENET1 TX ER 0x303300A8, 0x1, 0x00000000. 0x30330308
- #define IOMUXC SD1 DATA5 I2C1 SDA 0x303300A8, 0x3, 0x303305A8, 0x0, 0x30330308
- #define IOMUXC SD1 DATA5 UART2 CTS B 0x303300A8, 0x4.0x00000000.
- #define IOMUXC\_SD1\_DATA5\_UART2\_RTS\_B 0x303300A8, 0x4, 0x303305EC, 0x1, 0x30330308
- #define IOMUXC SD1 DATA5 GPIO2 IO07 0x303300A8, 0x5, 0x00000000, 0x0, 0x30330308
- #define IOMUXC SD1 DATA6 USDHC1 DATA6 0x303300AC. 0x0. 0x000000000. 0x0.
- #define IOMUXC SD1 DATA6 ENET1 RGMII RX CTL 0x303300AC, 0x1, 0x30330588, 0x0, 0x3033030C
- #define IOMUXC\_SD1\_DATA6\_I2C2\_SCL 0x303300AC, 0x3, 0x303305AC, 0x0, 0x3033030C
- #define IOMUXC\_SD1\_DATA6\_UART3\_TX 0x303300AC, 0x4, 0x00000000, 0x0, 0x3033030-
- #define IOMUXC SD1 DATA6 UART3 RX 0x303300AC, 0x4, 0x303305F8, 0x0, 0x3033030-
- #define IOMUXC SD1 DATA6 GPIO2 IO08 0x303300AC, 0x5, 0x000000000, 0x0, 0x3033030-
- #define IOMUXC SD1 DATA7 USDHC1 DATA7 0x303300B0, 0x0, 0x000000000, 0x0, 0x30330310
- #define IOMUXC\_SD1\_DATA7\_ENET1\_RX\_ER 0x303300B0, 0x1, 0x3033058C, 0x0, 0x30330310
- #define **IOMUXC\_SD1\_DATA7\_I2C2\_SDA** 0x303300B0, 0x3, 0x303305B0, 0x0, 0x30330310
- #define IOMUXC\_SD1\_DATA7\_UART3\_RX 0x303300B0, 0x4, 0x303305F8, 0x1, 0x30330310
- #define IOMUXC SD1 DATA7 UART3 TX 0x303300B0, 0x4, 0x00000000, 0x0, 0x30330310
- #define IOMUXC SD1 DATA7 GPIO2 IO09 0x303300B0, 0x5, 0x00000000, 0x0, 0x30330310
- #define IOMUXC\_SD1\_RESET\_B\_USDHC1\_RESET\_B 0x303300B4, 0x0, 0x000000000, 0x0, 0x30330314
- #define IOMUXC SD1 RESET B ENET1 TX CLK 0x303300B4, 0x1, 0x30330578, 0x0, 0x30330314
- #define IOMUXC SD1 RESET B I2C3 SCL 0x303300B4, 0x3, 0x303305B4, 0x0, 0x30330314

71

- #define IOMUXC SD1 RESET B UART3 RTS B 0x303300B4. 0x4. 0x303305F4. 0x0.
- #define IOMUXC\_SD1\_RESET\_B\_UART3\_CTS\_B 0x303300B4, 0x4, 0x000000000, 0x0, 0x30330314
- #define IOMUXC SD1 RESET B GPIO2 IO10 0x303300B4, 0x5, 0x00000000, 0x0. 0x30330314
- #define IOMUXC\_SD1\_STROBE\_USDHC1\_STROBE 0x303300B8, 0x0, 0x00000000, 0x0, 0x30330318
- #define IOMUXC SD1 STROBE I2C3 SDA 0x303300B8, 0x3, 0x303305B8, 0x0, 0x30330318
- #define IOMUXC SD1 STROBE UART3 CTS B 0x303300B8, 0x4, 0x000000000, 0x0, 0x30330318
- #define IOMUXC SD1 STROBE UART3 RTS B 0x303300B8, 0x4, 0x303305F4, 0x1, 0x30330318
- #define IOMUXC SD1 STROBE GPIO2 IO11 0x303300B8. 0x5. 0x00000000, 0x0. 0x30330318
- #define IOMUXC SD2 CD B USDHC2 CD B 0x303300BC. 0x0.0x00000000. 0x0.0x3033031C
- #define IOMUXC\_SD2\_CD\_B\_GPIO2\_IO12 0x303300BC, 0x5, 0x00000000, 0x0, 0x3033031C
- #define IOMUXC\_SD2\_CLK\_USDHC2\_CLK 0x303300C0, 0x0, 0x000000000, 0x0, 0x30330320
- #define IOMUXC SD2 CLK ECSP12 SCLK 0x303300C0, 0x2, 0x30330568, 0x0, 0x30330320
- #define **IOMUXC\_SD2\_CLK\_UART4\_RX** 0x303300C0, 0x3, 0x30330600, 0x0, 0x30330320 #define **IOMUXC\_SD2\_CLK\_UART4\_TX** 0x303300C0, 0x3, 0x000000000, 0x0, 0x30330320
- #define IOMUXC\_SD2\_CLK\_GPIO2\_IO13 0x303300C0, 0x5, 0x00000000, 0x0, 0x30330320
- #define IOMUXC\_SD2\_CMD\_USDHC2\_CMD 0x303300C4, 0x0, 0x00000000, 0x0, 0x30330324
- #define IOMUXC SD2 CMD ECSP12 MOSI 0x303300C4, 0x2, 0x30330570, 0x0, 0x30330324
- #define IOMUXC\_SD2\_CMD\_UART4\_TX 0x303300C4, 0x3, 0x000000000, 0x0, 0x30330324
- #define IOMUXC SD2 CMD UART4 RX 0x303300C4, 0x3, 0x30330600, 0x1, 0x30330324
- #define IOMUXC SD2 CMD AUDIOMIX PDM CLK 0x303300C4, 0x4, 0x000000000, 0x0.
- #define IOMUXC\_SD2\_CMD\_GPIO2\_IO14 0x303300C4, 0x5, 0x00000000, 0x0, 0x30330324
- #define IOMUXC SD2 DATA0 USDHC2 DATA0 0x303300C8, 0x0, 0x000000000, 0x0, 0x30330328
- #define IOMUXC\_SD2\_DATA0\_I2C4\_SDA 0x303300C8, 0x2, 0x303305C0, 0x1, 0x30330328
   #define IOMUXC\_SD2\_DATA0\_UART2\_RX 0x303300C8, 0x3, 0x303305F0, 0x2, 0x30330328
- #define IOMUXC SD2 DATA0 UART2 TX 0x303300C8, 0x3, 0x00000000, 0x0, 0x30330328
- #define IOMUXC SD2 DATA0 AUDIOMIX PDM BIT STREAM0 0x303300C8. 0x303304C0, 0x2, 0x30330328
- #define IOMUXC SD2 DATA0 GPIO2 IO15 0x303300C8, 0x5, 0x000000000, 0x0, 0x30330328
- #define IOMUXC SD2 DATA1 USDHC2 DATA1 0x303300CC. 0x0. 0x000000000. 0x0. 0x3033032C
- #define IOMUXC SD2 DATA1 I2C4 SCL 0x303300CC, 0x2, 0x303305BC, 0x1, 0x3033032C
- #define IOMUXC SD2 DATA1 UART2 TX 0x303300CC, 0x3, 0x00000000, 0x0, 0x3033032-
- #define IOMUXC\_SD2\_DATA1\_UART2\_RX 0x303300CC, 0x3, 0x303305F0, 0x3, 0x3033032-
- #define IOMUXC SD2 DATA1 AUDIOMIX PDM BIT STREAM1 0x303300CC. 0x4. 0x303304C4, 0x2, 0x3033032C
- #define IOMUXC SD2 DATA1 GPIO2 IO16 0x303300CC, 0x5, 0x000000000, 0x0, 0x3033032-
- #define IOMUXC SD2 DATA2 USDHC2 DATA2 0x303300D0, 0x0, 0x000000000, 0x0,
- #define IOMUXC SD2 DATA2 ECSPI2 SS0 0x303300D0, 0x2, 0x30330574, 0x0, 0x30330330

MCUXpresso SDK API Reference Manual

- #define IOMUXC\_SD2\_DATA2\_AUDIOMIX\_SPDIF1\_OUT 0x303300D0, 0x3, 0x000000000, 0x0, 0x30330330
- #define IOMUXC\_SD2\_DATA2\_AUDIOMIX\_PDM\_BIT\_STREAM2 0x303300D0, 0x4, 0x303304C8, 0x2, 0x30330330
- #define IOMUXC\_SD2\_DATA2\_GPIO2\_IO17 0x303300D0, 0x5, 0x000000000, 0x0, 0x30330330
- #define IOMUXC\_SD2\_DATA3\_USDHC2\_DATA3 0x303300D4, 0x0, 0x000000000, 0x0, 0x303333334
- #define IOMUXC\_SD2\_DATA3\_ECSPI2\_MISO 0x303300D4, 0x2, 0x3033056C, 0x0, 0x30330334
- #define IOMUXC\_SD2\_DATA3\_AUDIOMIX\_SPDIF1\_IN 0x303300D4, 0x3, 0x30330544, 0x1, 0x30330334
- #define IOMUXC\_SD2\_DATA3\_AUDIOMIX\_PDM\_BIT\_STREAM3 0x303300D4, 0x4, 0x3033304CC, 0x2, 0x30330334
- #define IOMUXC\_SD2\_DATA3\_GPIO2\_IO18 0x303300D4, 0x5, 0x000000000, 0x0, 0x30330334
- #define IOMUXC\_SD2\_RESET\_B\_USDHC2\_RESET\_B 0x303300D8, 0x0, 0x000000000, 0x0, 0x30330338
- #define IOMUXC\_SD2\_RESET\_B\_GPIO2\_IO19 0x303300D8, 0x5, 0x000000000, 0x0, 0x30330338
- #define IOMUXC\_SD2\_WP\_USDHC2\_WP 0x303300DC, 0x0, 0x000000000, 0x0, 0x3033033C
- #define IOMUXC\_SD2\_WP\_GPIO2\_IO20 0x303300DC, 0x5, 0x00000000, 0x0, 0x3033033C
- #define IOMUXC\_SD2\_WP\_CORESIGHT\_EVENTI 0x303300DC, 0x6, 0x000000000, 0x0, 0x3033033C
- #define IOMUXC\_NAND\_ALE\_NAND\_ALE 0x303300E0, 0x0, 0x000000000, 0x0, 0x30330340
- #define IOMUXC\_NAND\_ALE\_FLEXSPI\_A\_SCLK 0x303300E0, 0x1, 0x000000000, 0x0, 0x30330340
- #define IOMUXC\_NAND\_ALE\_AUDIOMIX\_SAI3\_TX\_BCLK 0x303300E0, 0x2, 0x303304-E8, 0x0, 0x30330340
- #define IOMUXC\_NAND\_ALE\_ISP\_FL\_TRIG\_0 0x303300E0, 0x3, 0x303305D4, 0x1, 0x30330340
- #define IOMUXC\_NAND\_ALE\_UART3\_RX 0x303300E0, 0x4, 0x303305F8, 0x2, 0x30330340
- #define **IOMUXC NAND ALE UART3 TX** 0x303300E0, 0x4, 0x00000000, 0x0, 0x30330340
- #define IOMUXC\_NAND\_ALE\_GPIO3\_IO00 0x303300E0, 0x5, 0x000000000, 0x0, 0x30330340
- #define IOMUXC\_NAND\_ALE\_CORESIGHT\_TRACE\_CLK 0x303300E0, 0x6, 0x000000000, 0x0, 0x30330340
- #define IOMUXC\_NAND\_CE0\_B\_NAND\_CE0\_B 0x303300E4, 0x0, 0x000000000, 0x0, 0x30330344
- #define IOMUXC\_NAND\_CE0\_B\_FLEXSPI\_A\_SS0\_B 0x303300E4, 0x1, 0x000000000, 0x0, 0x30330344
- #define IOMUXC\_NAND\_CE0\_B\_AUDIOMIX\_SAI3\_TX\_DATA0 0x303300E4, 0x2, 0x000000000, 0x0, 0x30330344
- #define IOMUXC\_NAND\_CE0\_B\_ISP\_SHUTTER\_TRIG\_0 0x303300E4, 0x3, 0x303305DC, 0x1\_0x30330344
- #define IOMUXC\_NAND\_CE0\_B\_UART3\_TX 0x303300E4, 0x4, 0x00000000, 0x0, 0x30330344
- #define IOMUXC\_NAND\_CE0\_B\_UART3\_RX 0x303300E4, 0x4, 0x303305F8, 0x3, 0x30330344
- #define IOMUXC\_NAND\_CEO\_B\_GPIO3\_IO01 0x303300E4, 0x5, 0x000000000, 0x0, 0x30330344
- #define IOMUXC\_NAND\_CE0\_B\_CORESIGHT\_TRACE\_CTL 0x303300E4, 0x6, 0x000000000, 0x0, 0x30330344
- #define IOMUXC\_NAND\_CE1\_B\_NAND\_CE1\_B 0x303300E8, 0x0, 0x000000000, 0x0, 0x30330348
- #define IOMUXC NAND CE1 B FLEXSPI A SS1 B 0x303300E8, 0x1, 0x00000000, 0x0,

- 0x30330348
- #define IOMUXC\_NAND\_CE1\_B\_USDHC3\_STROBE 0x303300E8, 0x2, 0x30330630, 0x1, 0x30330348
- #define IOMUXC\_NAND\_CE1\_B\_I2C4\_SCL 0x303300E8, 0x4, 0x303305BC, 0x2, 0x30330348
- #define IOMUXC\_NAND\_CE1\_B\_GPIO3\_IO02 0x303300E8, 0x5, 0x000000000, 0x0, 0x30330348
- #define IOMUXC\_NAND\_CE1\_B\_CORESIGHT\_TRACE00 0x303300E8, 0x6, 0x000000000, 0x0, 0x30330348
- #define IOMUXC\_NAND\_CE2\_B\_NAND\_CE2\_B 0x303300EC, 0x0, 0x000000000, 0x0, 0x3033034C
- #define IOMUXC\_NAND\_CE2\_B\_FLEXSPI\_B\_SS0\_B 0x303300EC, 0x1, 0x00000000, 0x0, 0x3033034C
- #define IOMUXC\_NAND\_CE2\_B\_USDHC3\_DATA5 0x303300EC, 0x2, 0x30330624, 0x1, 0x3033034C
- #define IOMUXC\_NAND\_CE2\_B\_I2C4\_SDA 0x303300EC, 0x4, 0x303305C0, 0x2, 0x3033034-C
- #define IOMUXC\_NAND\_CE2\_B\_GPIO3\_IO03 0x303300EC, 0x5, 0x00000000, 0x0, 0x3033034C
- #define IOMUXC\_NAND\_CE2\_B\_CORESIGHT\_TRACE01 0x303300EC, 0x6, 0x00000000, 0x0, 0x3033034C
- #define IOMUXC\_NAND\_CE3\_B\_NAND\_CE3\_B 0x303300F0, 0x0, 0x000000000, 0x0, 0x30330350
- #define IOMUXC\_NAND\_CE3\_B\_FLEXSPI\_B\_SS1\_B 0x303300F0, 0x1, 0x000000000, 0x0, 0x30330350
- #define IOMUXC\_NAND\_CE3\_B\_USDHC3\_DATA6 0x303300F0, 0x2, 0x30330628, 0x1, 0x30330350
- #define IOMUXC\_NAND\_CE3\_B\_I2C3\_SDA 0x303300F0, 0x4, 0x303305B8, 0x1, 0x30330350
- #define IOMUXC\_NAND\_CE3\_B\_GPĪO3\_IO04 0x303300F0, 0x5, 0x000000000, 0x0, 0x30330350
- #define IOMUXC\_NAND\_CE3\_B\_CORESIGHT\_TRACE02 0x303300F0, 0x6, 0x000000000, 0x0, 0x30330350
- #define IOMUXC\_NAND\_CLE\_NAND\_CLE 0x303300F4, 0x0, 0x00000000, 0x0, 0x30330354
- #define IOMUXC\_NAND\_CLE\_FLEXSPI\_B\_SCLK 0x303300F4, 0x1, 0x00000000, 0x0, 0x30330354
- #define IOMUXC\_NAND\_CLE\_USDHC3\_DATA7 0x303300F4, 0x2, 0x3033062C, 0x1, 0x30330354
- #define IOMUXC\_NAND\_CLE\_UART4\_RX 0x303300F4, 0x4, 0x30330600, 0x2, 0x30330354
- #define IOMUXC\_NAND\_CLE\_UART4\_TX 0x303300F4, 0x4, 0x00000000, 0x0, 0x30330354
- #define IOMUXC NAND CLE GPIO3 IO05 0x303300F4, 0x5, 0x00000000, 0x0, 0x30330354
- #define IOMUXC\_NAND\_CLE\_CORESIGHT\_TRACE03 0x303300F4, 0x6, 0x000000000, 0x0, 0x30330354
- #define IOMUXC\_NAND\_DATA00\_NAND\_DATA00 0x303300F8, 0x0, 0x000000000, 0x0, 0x30330358
- #define IOMUXC\_NAND\_DATA00\_FLEXSPI\_A\_DATA0 0x303300F8, 0x1, 0x000000000, 0x0, 0x30330358
- #define IOMUXC\_NAND\_DATA00\_AUDIOMIX\_SAI3\_RX\_DATA0 0x303300F8, 0x2, 0x303304E4, 0x0, 0x30330358
- #define IOMUXC\_NAND\_DATA00\_ISP\_FLASH\_TRIG\_0 0x303300F8, 0x3, 0x00000000, 0x0, 0x30330358
- #define IOMUXC\_NAND\_DATA00\_UART4\_RX 0x303300F8, 0x4, 0x30330600, 0x3,

- 0x30330358
- #define IOMUXC\_NAND\_DATA00\_UART4\_TX 0x303300F8, 0x4, 0x00000000, 0x0, 0x30330358
- #define IOMUXC\_NAND\_DATA00\_GPIO3\_IO06 0x303300F8, 0x5, 0x000000000, 0x0, 0x30330358
- #define IOMUXC\_NAND\_DATA00\_CORESIGHT\_TRACE04 0x303300F8, 0x6, 0x000000000, 0x0, 0x30330358
- #define IOMUXC\_NAND\_DATA01\_NAND\_DATA01 0x303300FC, 0x0, 0x000000000, 0x0, 0x3033035C
- #define IOMUXC\_NAND\_DATA01\_FLEXSPI\_A\_DATA1 0x303300FC, 0x1, 0x00000000, 0x0, 0x3033035C
- #define IOMUXC\_NAND\_DATA01\_AUDIOMIX\_SAI3\_TX\_SYNC 0x303300FC, 0x2, 0x303304EC, 0x0, 0x3033035C
- #define IOMUXC\_NAND\_DATA01\_ISP\_PRELIGHT\_TRIG\_0 0x303300FC, 0x3, 0x000000000, 0x0, 0x3033035C
- #define IOMUXC\_NAND\_DATA01\_UART4\_TX 0x303300FC, 0x4, 0x00000000, 0x0, 0x3033035C
- #define IOMUXC\_NAND\_DATA01\_UART4\_RX 0x303300FC, 0x4, 0x30330600, 0x4, 0x3033035C
- #define IOMUXC\_NAND\_DATA01\_GPIO3\_IO07 0x303300FC, 0x5, 0x000000000, 0x0, 0x3033035C
- #define IOMUXC\_NAND\_DATA01\_CORESIGHT\_TRACE05 0x303300FC, 0x6, 0x000000000, 0x0, 0x3033035C
- #define IOMUXC\_NAND\_DATA02\_NAND\_DATA02 0x30330100, 0x0, 0x000000000, 0x0, 0x30330360
- #define IOMUXC\_NAND\_DATA02\_FLEXSPI\_A\_DATA2 0x30330100, 0x1, 0x000000000, 0x0, 0x30330360
- #define IOMUXC\_NAND\_DATA02\_USDHC3\_CD\_B 0x30330100, 0x2, 0x30330608, 0x2, 0x30330360
- #define IOMUXC\_NAND\_DATA02\_UART4\_CTS\_B 0x30330100, 0x3, 0x000000000, 0x0, 0x30330360
- #define IOMUXC\_NAND\_DATA02\_UART4\_RTS\_B 0x30330100, 0x3, 0x303305FC, 0x0, 0x30330360
- #define IOMUXC NAND DATA02 I2C4 SDA 0x30330100, 0x4, 0x303305C0, 0x3, 0x30330360
- #define IOMUXC\_NAND\_DATA02\_GPIO3\_IO08 0x30330100, 0x5, 0x000000000, 0x0, 0x30330360
- #define IOMUXC\_NAND\_DATA02\_CORESIGHT\_TRACE06 0x30330100, 0x6, 0x000000000, 0x0, 0x30330360
- #define IOMUXC\_NAND\_DATA03\_NAND\_DATA03 0x30330104, 0x0, 0x000000000, 0x0, 0x30330364
- #define IOMUXC\_NAND\_DATA03\_FLEXSPI\_A\_DATA3 0x30330104, 0x1, 0x000000000, 0x0, 0x30330364
- #define IOMUXC\_NAND\_DATA03\_USDHC3\_WP 0x30330104, 0x2, 0x30330634, 0x2, 0x30330364
- #define IOMUXC\_NAND\_DATA03\_UART4\_RTS\_B 0x30330104, 0x3, 0x303305FC, 0x1, 0x30330364
- #define IOMUXC\_NAND\_DATA03\_UART4\_CTS\_B 0x30330104, 0x3, 0x000000000, 0x0, 0x30330364
- #define IOMUXC\_NAND\_DATA03\_ISP\_FL\_TRIG\_1 0x30330104, 0x4, 0x303305D8, 0x1, 0x30330364

- #define IOMUXC\_NAND\_DATA03\_GPIO3\_IO09 0x30330104, 0x5, 0x000000000, 0x0, 0x30330364
- #define IOMUXC\_NAND\_DATA03\_CORESIGHT\_TRACE07 0x30330104, 0x6, 0x000000000, 0x0, 0x30330364
- #define IOMUXC\_NAND\_DATA04\_NAND\_DATA04 0x30330108, 0x0, 0x000000000, 0x0, 0x30330368
- #define IOMUXC\_NAND\_DATA04\_FLEXSPI\_B\_DATA0 0x30330108, 0x1, 0x000000000, 0x0, 0x30330368
- #define IOMUXC\_NAND\_DATA04\_USDHC3\_DATA0 0x30330108, 0x2, 0x30330610, 0x1, 0x30330368
- #define IOMUXC\_NAND\_DATA04\_FLEXSPI\_A\_DATA4 0x30330108, 0x3, 0x000000000, 0x0, 0x30330368
- #define IOMUXC\_NAND\_DATA04\_ISP\_SHUTTER\_TRIG\_1 0x30330108, 0x4, 0x303305E0, 0x1, 0x30330368
- #define IOMUXC\_NAND\_DATA04\_GPIO3\_IO10 0x30330108, 0x5, 0x000000000, 0x0, 0x30330368
- #define IOMUXC\_NAND\_DATA04\_CORESIGHT\_TRACE08 0x30330108, 0x6, 0x000000000, 0x0, 0x30330368
- #define IOMUXC\_NAND\_DATA05\_NAND\_DATA05 0x3033010C, 0x0, 0x000000000, 0x0, 0x3033036C
- #define IOMUXC\_NAND\_DATA05\_FLEXSPI\_B\_DATA1 0x3033010C, 0x1, 0x00000000, 0x0, 0x3033036C
- #define IOMUXC\_NAND\_DATA05\_USDHC3\_DATA1 0x3033010C, 0x2, 0x30330614, 0x1, 0x3033036C
- #define IOMUXC\_NAND\_DATA05\_FLEXSPI\_A\_DATA5 0x3033010C, 0x3, 0x00000000, 0x0, 0x3033036C
- #define IOMUXC\_NAND\_DATA05\_ISP\_FLASH\_TRIG\_1 0x3033010C, 0x4, 0x00000000, 0x0, 0x3033036C
- #define IOMUXC\_NAND\_DATA05\_GPIO3\_IO11 0x3033010C, 0x5, 0x000000000, 0x0, 0x3033036C
- #define IOMUXC\_NAND\_DATA05\_CORESIGHT\_TRACE09 0x3033010C, 0x6, 0x000000000, 0x0, 0x3033036C
- #define IOMUXC\_NAND\_DATA06\_NAND\_DATA06 0x30330110, 0x0, 0x000000000, 0x0, 0x30330370
- #define IOMUXC\_NAND\_DATA06\_FLEXSPI\_B\_DATA2 0x30330110, 0x1, 0x000000000, 0x0, 0x30330370
- #define IOMUXC\_NAND\_DATA06\_USDHC3\_DATA2 0x30330110, 0x2, 0x30330618, 0x1, 0x30330370
- #define IOMUXC\_NAND\_DATA06\_FLEXSPI\_A\_DATA6 0x30330110, 0x3, 0x000000000, 0x0, 0x30330370
- #define IOMUXC\_NAND\_DATA06\_ISP\_PRELIGHT\_TRIG\_1 0x30330110, 0x4, 0x000000000, 0x0, 0x30330370
- #define IOMUXC\_NAND\_DATA06\_GPIO3\_IO12 0x30330110, 0x5, 0x000000000, 0x0, 0x30330370
- #define IOMUXC\_NAND\_DATA06\_CORESIGHT\_TRACE10 0x30330110, 0x6, 0x000000000, 0x0, 0x30330370
- #define IOMUXC\_NAND\_DATA07\_NAND\_DATA07 0x30330114, 0x0, 0x00000000, 0x0, 0x30330374
- #define IOMUXC NAND DATA07 FLEXSPI B DATA3 0x30330114, 0x1, 0x00000000, 0x0,

MCUXpresso SDK API Reference Manual

- 0x30330374
- #define IOMUXC\_NAND\_DATA07\_USDHC3\_DATA3 0x30330114, 0x2, 0x3033061C, 0x1, 0x30330374
- #define IOMUXC\_NAND\_DATA07\_FLEXSPI\_A\_DATA7 0x30330114, 0x3, 0x00000000, 0x0, 0x30330374
- #define IOMUXC\_NAND\_DATA07\_ISP\_SHUTTER\_OPEN\_1 0x30330114, 0x4, 0x00000000, 0x0, 0x30330374
- #define IOMUXC\_NAND\_DATA07\_GPIO3\_IO13 0x30330114, 0x5, 0x000000000, 0x0, 0x30330374
- #define IOMUXC\_NAND\_DATA07\_CORESIGHT\_TRACE11 0x30330114, 0x6, 0x00000000, 0x0, 0x30330374
- #define IOMUXC\_NAND\_DQS\_NAND\_DQS 0x30330118, 0x0, 0x00000000, 0x0, 0x30330378
- #define IOMUXC\_NAND\_DQS\_FLEXSPI\_A\_DQS 0x30330118, 0x1, 0x000000000, 0x0, 0x30330378
- #define IOMUXC\_NAND\_DQS\_AUDIOMIX\_SAI3\_MCLK 0x30330118, 0x2, 0x303304E0, 0x0, 0x30330378
- #define IOMUXC\_NAND\_DQS\_ISP\_SHUTTER\_OPEN\_0 0x30330118, 0x3, 0x00000000, 0x0, 0x30330378
- #define IOMUXC\_NAND\_DQS\_I2C3\_SCL 0x30330118, 0x4, 0x303305B4, 0x1, 0x30330378
- #define IOMUXC\_NAND\_DQS\_GPIO3\_IO14 0x30330118, 0x5, 0x00000000, 0x0, 0x30330378
- #define IOMUXC\_NAND\_DQS\_CORESIGHT\_TRACE12 0x30330118, 0x6, 0x000000000, 0x0, 0x30330378
- #define IOMUXC\_NAND\_RE\_B\_NAND\_RE\_B 0x3033011C, 0x0, 0x000000000, 0x0, 0x3033037-C
- #define IOMUXC\_NAND\_RE\_B\_FLEXSPI\_B\_DQS 0x3033011C, 0x1, 0x00000000, 0x0, 0x3033037C
- #define IOMUXC\_NAND\_RE\_B\_USDHC3\_DATA4 0x3033011C, 0x2, 0x30330620, 0x1, 0x3033037C
- #define IOMUXC\_NAND\_RE\_B\_UART4\_TX 0x3033011C, 0x4, 0x000000000, 0x0, 0x3033037-C
- #define IOMUXC\_NAND\_RE\_B\_UART4\_RX 0x3033011C, 0x4, 0x30330600, 0x5, 0x3033037-
- #define IOMUXC\_NAND\_RE\_B\_GPIO3\_IO15 0x3033011C, 0x5, 0x000000000, 0x0, 0x3033037-C
- #define IOMUXC\_NAND\_RE\_B\_CORESIGHT\_TRACE13 0x3033011C, 0x6, 0x00000000, 0x0, 0x3033037C
- #define IOMUXC\_NAND\_READY\_B\_NAND\_READY\_B 0x30330120, 0x0, 0x000000000, 0x0, 0x30330380
- #define IOMUXC\_NAND\_READY\_B\_USDHC3\_RESET\_B 0x30330120, 0x2, 0x000000000, 0x0. 0x30330380
- #define IOMUXC\_NAND\_READY\_B\_I2C3\_SCL 0x30330120, 0x4, 0x303305B4, 0x2, 0x30330380
- #define IOMUXC\_NAND\_READY\_B\_GPIO3\_IO16 0x30330120, 0x5, 0x000000000, 0x0, 0x30330380
- #define IOMUXC\_NAND\_READY\_B\_CORESIGHT\_TRACE14 0x30330120, 0x6, 0x000000000, 0x0, 0x30330380
- #define IOMUXC\_NAND\_WE\_B\_NAND\_WE\_B 0x30330124, 0x0, 0x00000000, 0x0, 0x30330384
- #define IOMUXC\_NAND\_WE\_B\_USDHC3\_CLK 0x30330124, 0x2, 0x30330604, 0x1, 0x30330384

77

- #define IOMUXC\_NAND\_WE\_B\_I2C3\_SDA 0x30330124, 0x4, 0x303305B8, 0x2, 0x30330384
   #define IOMUXC\_NAND\_WE\_B\_GPIO3\_IO17 0x30330124, 0x5, 0x000000000, 0x0, 0x30330384
- #define IOMUXC NAND WE B CORESIGHT TRACE15 0x30330124, 0x6, 0x000000000, 0x0, 0x30330384
- #define IOMUXC NAND WP B NAND WP B 0x30330128, 0x0, 0x000000000. 0x0. 0x30330388
- #define IOMUXC\_NAND\_WP\_B\_USDHC3\_CMD 0x30330128, 0x2, 0x3033060C, 0x1, 0x30330388
- #define IOMUXC\_NAND\_WP\_B\_I2C4\_SCL 0x30330128, 0x4, 0x303305BC, 0x3, 0x30330388
- #define IOMUXC\_NAND\_WP\_B\_GPIO3\_IO18 0x30330128, 0x5, 0x000000000, 0x0, 0x30330388
- #define IOMUXC\_NAND\_WP\_B\_CORESIGHT\_EVENTO 0x30330128, 0x6, 0x00000000, 0x0, 0x30330388
- #define IOMUXC SAI5 RXFS AUDIOMIX SAI5 RX SYNC 0x3033012C, 0x0, 0x30330508. 0x0, 0x3033038C
- #define IOMUXC\_SAI5\_RXFS\_AUDIOMIX\_SAI1\_TX\_DATA0 0x3033012C, 0x1, 0x000000000, 0x0, 0x3033038C
- #define IOMUXC SAI5 RXFS PWM4 OUT 0x3033012C, 0x2, 0x00000000, 0x0, 0x3033038-
- #define IOMUXC\_SAI5\_RXFS\_I2C6\_SCL 0x3033012C, 0x3, 0x303305CC, 0x1, 0x3033038C
- #define IOMUXC SAI5 RXFS GPIO3 IO19 0x3033012C, 0x5, 0x00000000, 0x0, 0x3033038-
- #define IOMUXC SAI5 RXC AUDIOMIX SAI5 RX BCLK 0x30330130, 0x0, 0x303304F4, 0x0, 0x30330390
- #define **IOMUXC SAI5 RXC AUDIOMIX SAI1 TX DATA1** 0x30330130, 0x1, 0x000000000, 0x0, 0x30330390

- #define IOMUXC\_SAI5\_RXC\_PWM3\_OUT 0x30330130, 0x2, 0x000000000, 0x0, 0x30330390
  #define IOMUXC\_SAI5\_RXC\_I2C6\_SDA 0x30330130, 0x3, 0x303305D0, 0x1, 0x30330390
  #define IOMUXC\_SAI5\_RXC\_AUDIOMIX\_PDM\_CLK 0x30330130, 0x4, 0x00000000, 0x0, 0x30330390
- #define IOMUXC\_SAI5\_RXC\_GPIO3\_IO20 0x30330130, 0x5, 0x000000000, 0x0, 0x30330390
- #define IOMUXC SAI5 RXD0 AUDIOMIX SAI5 RX DATA0 0x30330134, 0x0, 0x303304-F8, 0x0, 0x30330394
- #define IOMUXC SAI5 RXD0 AUDIOMIX SAI1 TX DATA2 0x30330134, 0x1, 0x000000000, 0x0. 0x30330394
- #define IOMUXC\_SAI5\_RXD0\_PWM2\_OUT 0x30330134, 0x2, 0x000000000, 0x0, 0x30330394
   #define IOMUXC\_SAI5\_RXD0\_I2C5\_SCL 0x30330134, 0x3, 0x303305C4, 0x1, 0x30330394
- #define IOMUXC SAI5 RXD0 AUDIOMIX PDM BIT STREAM0 0x30330134. 0x303304C0, 0x3, 0x30330394
- #define IOMUXC\_SAI5\_RXD0\_GPIO3\_IO21 0x30330134, 0x5, 0x00000000, 0x0, 0x30330394
- #define IOMUXC\_SAI5\_RXD1\_AUDIOMIX\_SAI5\_RX\_DATA1 0x30330138, 0x0, 0x303304-FC, 0x0, 0x30330398
- #define IOMUXC SAI5 RXD1 AUDIOMIX SAI1 TX DATA3 0x30330138, 0x1, 0x00000000, 0x0.0x30330398
- #define IOMUXC\_SAI5\_RXD1\_AUDIOMIX\_SAI1\_TX\_SYNC 0x30330138, 0x2, 0x303304-D8, 0x0, 0x30330398
- #define IOMUXC SAI5 RXD1 AUDIOMIX SAI5 TX SYNC 0x30330138, 0x3, 0x30330510, 0x0, 0x30330398
- #define IOMUXC\_SAI5\_RXD1\_AUDIOMIX\_PDM\_BIT\_STREAM1 0x30330138, 0x4,0x303304C4, 0x3, 0x30330398
- #define IOMUXC\_SAI5\_RXD1\_GPIO3\_IO22 0x30330138, 0x5, 0x000000000, 0x0, 0x30330398
- #define IOMUXC\_SAI5\_RXD1\_CAN1\_TX 0x30330138, 0x6, 0x00000000, 0x0, 0x30330398

- #define IOMUXC SAI5 RXD2 AUDIOMIX SAI5 RX DATA2 0x3033013C, 0x0, 0x30330500. 0x0, 0x3033039C
- #define IOMUXC\_SAI5\_RXD2\_AUDIOMIX\_SAI1\_TX\_DATA4 0x3033013C, 0x1, 0x000000000, 0x0, 0x3033039C
- #define IOMUXC SAI5 RXD2 AUDIOMIX SAI1 TX SYNC 0x3033013C, 0x2, 0x303304-D8, 0x1, 0x3033039C
- #define IOMUXC\_SAI5\_RXD2\_AUDIOMIX\_SAI5\_TX\_BCLK 0x3033013C, 0x3, 0x3033050-C, 0x0, 0x3033039C
- #define IOMUXC SAI5 RXD2 AUDIOMIX PDM BIT STREAM2 0x3033013C, 0x4, 0x303304C8, 0x3, 0x3033039C
- #define IOMUXC SAI5 RXD2 GPIO3 IO23 0x3033013C, 0x5, 0x00000000, 0x0, 0x3033039-
- #define IOMUXC SAI5 RXD2 CAN1 RX 0x3033013C, 0x6, 0x3033054C, 0x0, 0x3033039C
- #define IOMUXC SAI5 RXD3 AUDIOMIX SAI5 RX DATA3 0x30330140, 0x0, 0x30330504, 0x0, 0x303303A0
- #define IOMUXC SAI5 RXD3 AUDIOMIX SAI1 TX DATA5 0x30330140, 0x1, 0x00000000. 0x0, 0x303303A0
- #define IOMUXC\_SAI5\_RXD3\_AUDIOMIX\_SAI1\_TX\_SYNC 0x30330140, 0x2, 0x303304-D8, 0x2, 0x303303A0
- #define IOMUXC SAI5 RXD3 AUDIOMIX SAI5 TX DATA0 0x30330140, 0x3, 0x000000000, 0x0, 0x303303A0
- #define IOMUXC SAI5 RXD3 AUDIOMIX PDM BIT STREAM3 0x30330140. 0x4. 0x303304CC, 0x3, 0x303303A0
- #define IOMUXC\_SAI5\_RXD3\_GPIO3\_IO24 0x30330140, 0x5, 0x000000000, 0x0, 0x303303A0
   #define IOMUXC\_SAI5\_RXD3\_CAN2\_TX 0x30330140, 0x6, 0x000000000, 0x0, 0x303303A0
- #define IOMUXC SAIS MCLK AUDIOMIX SAIS MCLK 0x30330144, 0x0, 0x303304F0, 0x0.0x303303A4
- #define IOMUXC SAI5 MCLK AUDIOMIX SAI1 TX BCLK 0x30330144, 0x1, 0x303304-D4, 0x0, 0x303303A4
- #define IOMUXC\_SAI5\_MCLK\_PWM1\_OUT 0x30330144, 0x2, 0x00000000, 0x0, 0x303303-
- #define IOMUXC\_SAI5\_MCLK\_I2C5\_SDA 0x30330144, 0x3, 0x303305C8, 0x1, 0x303303A4
- #define IOMUXC SAI5 MCLK GPIO3 IO25 0x30330144, 0x5, 0x00000000, 0x0, 0x303303-
- #define IOMUXC SAI5 MCLK CAN2 RX 0x30330144, 0x6, 0x30330550, 0x0, 0x303303A4
- #define IOMUXC SAI1 RXFS AUDIOMIX SAI1 RX SYNC 0x30330148, 0x0, 0x303304-D0, 0x0, 0x303303A8
- #define IOMUXC SAI1 RXFS ENET1 1588 EVENTO IN 0x30330148, 0x4, 0x00000000, 0x0.0x303303A8
- #define IOMUXC\_SAI1\_RXFS\_GPIO4\_IO00 0x30330148, 0x5, 0x000000000, 0x0, 0x303303A8
- #define IOMUXC\_SAI1\_RXC\_AUDIOMIX\_SAI1\_RX\_BCLK 0x3033014C, 0x0, 0x000000000, 0x0, 0x303303AC
- #define IOMUXC SAI1 RXC AUDIOMIX PDM CLK 0x3033014C, 0x3, 0x00000000, 0x0, 0x303303AC
- #define IOMUXC SAI1 RXC ENET1 1588 EVENT0 OUT 0x3033014C, 0x4, 0x000000000, 0x0. 0x303303AC
- #define IOMUXC\_SAI1\_RXC\_GPIO4\_IO01 0x3033014C, 0x5, 0x00000000, 0x0, 0x303303AC
- #define IOMUXC\_SAI1\_RXD0\_AUDIOMIX\_SAI1\_RX\_DATA0 0x30330150, 0x0, 0x000000000, 0x0, 0x303303B0
- #define IOMUXC SAI1 RXD0 AUDIOMIX SAI1 TX DATA1 0x30330150, 0x2, 0x000000000,

- 0x0, 0x303303B0
- #define IOMUXC\_SAI1\_RXD0\_AUDIOMIX\_PDM\_BIT\_STREAM0 0x30330150, 0x3, 0x303304C0, 0x4, 0x303303B0
- #define IOMUXC\_SAI1\_RXD0\_ENET1\_1588\_EVENT1\_IN 0x30330150, 0x4, 0x00000000, 0x0, 0x303303B0
- #define IOMUXC\_SAI1\_RXD0\_GPIO4\_IO02 0x30330150, 0x5, 0x000000000, 0x0, 0x303303B0
- #define IOMUXC\_SAI1\_RXD1\_AUDIOMIX\_SAI1\_RX\_DATA1 0x30330154, 0x0, 0x000000000, 0x0, 0x303303B4
- #define IOMUXC\_SAI1\_RXD1\_AUDIOMIX\_PDM\_BIT\_STREAM1 0x30330154, 0x3, 0x303304C4, 0x4, 0x303303B4
- #define IOMUXC\_SAI1\_RXD1\_ENET1\_1588\_EVENT1\_OUT 0x30330154, 0x4, 0x00000000, 0x0, 0x303303B4
- #define IOMUXC\_SAI1\_RXD1\_GPIO4\_IO03 0x30330154, 0x5, 0x000000000, 0x0, 0x303303B4
- #define IOMUXC\_SAI1\_RXD2\_AUDIOMIX\_SAI1\_RX\_DATA2 0x30330158, 0x0, 0x000000000, 0x0, 0x303303B8
- #define IOMUXC\_SAI1\_RXD2\_AUDIOMIX\_PDM\_BIT\_STREAM2 0x30330158, 0x3, 0x303304C8, 0x4, 0x303303B8
- #define IOMUXC\_SAI1\_RXD2\_ENET1\_MDC 0x30330158, 0x4, 0x00000000, 0x0, 0x303303-B8
- #define **IOMUXC SAI1 RXD2 GPIO4 IO04** 0x30330158, 0x5, 0x00000000, 0x0, 0x303303B8
- #define IOMUXC\_SAI1\_RXD3\_AUDIOMIX\_SAI1\_RX\_DATA3 0x3033015C, 0x0, 0x000000000, 0x0, 0x303303BC
- #define IOMUXC\_SAI1\_RXD3\_AUDIOMIX\_PDM\_BIT\_STREAM3 0x3033015C, 0x3, 0x303304CC, 0x4, 0x303303BC
- #define IOMUXC\_SAI1\_RXD3\_ENET1\_MDIO 0x3033015C, 0x4, 0x3033057C, 0x1, 0x303303-BC
- #define IOMUXC\_SAI1\_RXD3\_GPIO4\_IO05 0x3033015C, 0x5, 0x000000000, 0x0, 0x303303-BC
- #define IOMUXC\_SAI1\_RXD4\_AUDIOMIX\_SAI1\_RX\_DATA4 0x30330160, 0x0, 0x000000000, 0x0, 0x303303C0
- #define IOMUXC\_SAI1\_RXD4\_AUDIOMIX\_SAI6\_TX\_BCLK 0x30330160, 0x1, 0x30330524, 0x1, 0x303303C0
- #define IOMUXC\_SAI1\_RXD4\_AUDIOMIX\_SAI6\_RX\_BCLK 0x30330160, 0x2, 0x30330518, 0x1, 0x303303C0
- #define IOMUXC\_SAI1\_RXD4\_ENET1\_RGMII\_RD0 0x30330160, 0x4, 0x30330580, 0x1, 0x303303C0
- #define IOMUXC\_SAI1\_RXD4\_GPIO4\_IO06 0x30330160, 0x5, 0x000000000, 0x0, 0x303303C0
- #define IOMUXC\_SAI1\_RXD5\_AUDIOMIX\_SAI1\_RX\_DATA5 0x30330164, 0x0, 0x000000000, 0x0, 0x303303C4
- #define IOMUXC\_SAI1\_RXD5\_AUDIOMIX\_SAI6\_TX\_DATA0 0x30330164, 0x1, 0x000000000, 0x0, 0x303303C4
- #define IOMUXC\_SAI1\_RXD5\_AUDIOMIX\_SAI6\_RX\_DATA0 0x30330164, 0x2, 0x3033051-C, 0x1, 0x303303C4
- #define IOMUXC\_SAI1\_RXD5\_AUDIOMIX\_SAI1\_RX\_SYNC 0x30330164, 0x3, 0x303304-D0, 0x1, 0x303303C4
- #define IOMUXC\_SAI1\_RXD5\_ENET1\_RGMII\_RD1 0x30330164, 0x4, 0x30330584, 0x1, 0x303303C4
- #define **IOMUXC SAI1\_RXD5\_GPIO4\_IO07** 0x30330164, 0x5, 0x00000000, 0x0, 0x303303C4
- #define IOMUXC\_SAI1\_RXD6\_AUDIOMIX\_SAI1\_RX\_DATA6 0x30330168, 0x0, 0x000000000, 0x0, 0x303303C8

- #define IOMUXC\_SAI1\_RXD6\_AUDIOMIX\_SAI6\_TX\_SYNC 0x30330168, 0x1, 0x30330528, 0x1, 0x303303C8
- #define IOMUXC\_SAI1\_RXD6\_AUDIOMIX\_SAI6\_RX\_SYNC 0x30330168, 0x2, 0x30330520, 0x1, 0x303303C8
- #define IOMUXC\_SAI1\_RXD6\_ENET1\_RGMII\_RD2 0x30330168, 0x4, 0x00000000, 0x0, 0x303303C8
- #define IOMUXC SAI1 RXD6 GPIO4 IO08 0x30330168, 0x5, 0x00000000, 0x0, 0x303303C8
- #define IOMUXC\_SAI1\_RXD7\_AUDIOMIX\_SAI1\_RX\_DATA7 0x3033016C, 0x0, 0x000000000, 0x0, 0x303303CC
- #define IOMUXC\_SAI1\_RXD7\_AUDIOMIX\_SAI6\_MCLK 0x3033016C, 0x1, 0x30330514, 0x1, 0x303303CC
- #define IOMUXC\_SAI1\_RXD7\_AUDIOMIX\_SAI1\_TX\_SYNC 0x3033016C, 0x2, 0x303304-D8, 0x3, 0x303303CC
- #define IOMUXC\_SAI1\_RXD7\_AUDIOMIX\_SAI1\_TX\_DATA4 0x3033016C, 0x3, 0x000000000, 0x0, 0x303303CC
- #define IOMUXC\_SAI1\_RXD7\_ENET1\_RGMII\_RD3 0x3033016C, 0x4, 0x00000000, 0x0, 0x303303CC
- #define IOMUXC\_SAI1\_RXD7\_GPIO4\_IO09 0x3033016C, 0x5, 0x000000000, 0x0, 0x303303-CC
- #define IOMUXC\_SAI1\_TXFS\_AUDIOMIX\_SAI1\_TX\_SYNC 0x30330170, 0x0, 0x303304-D8. 0x4. 0x303303D0
- #define IOMUXC\_SAI1\_TXFS\_ENET1\_RGMII\_RX\_CTL 0x30330170, 0x4, 0x30330588, 0x1, 0x303303D0
- #define IOMUXC\_SAI1\_TXFS\_GPIO4\_IO10 0x30330170, 0x5, 0x000000000, 0x0, 0x303303D0
- #define IOMUXC\_SAI1\_TXC\_AUDIOMIX\_SAI1\_TX\_BCLK 0x30330174, 0x0, 0x303304D4, 0x1, 0x303303D4
- #define IOMUXC\_SAI1\_TXC\_ENET1\_RGMII\_RXC 0x30330174, 0x4, 0x00000000, 0x0, 0x303303D4
- #define **IOMUXC\_SAI1\_TXC\_GPIO4\_IO11** 0x30330174, 0x5, 0x00000000, 0x0, 0x303303D4
- #define IOMUXC\_SAI1\_TXD0\_AUDIOMIX\_SAI1\_TX\_DATA0 0x30330178, 0x0, 0x000000000, 0x0, 0x303303D8
- #define IOMUXC\_SAI1\_TXD0\_ENET1\_RGMII\_TD0 0x30330178, 0x4, 0x00000000, 0x0, 0x303303D8
- #define IOMUXC\_SAI1\_TXD0\_GPIO4\_IO12 0x30330178, 0x5, 0x000000000, 0x0, 0x303303D8
- #define IOMUXC\_SAI1\_TXD1\_AUDIOMIX\_SAI1\_TX\_DATA1 0x3033017C, 0x0, 0x000000000, 0x0, 0x303303DC
- #define IOMUXC\_SAI1\_TXD1\_ENET1\_RGMII\_TD1 0x3033017C, 0x4, 0x00000000, 0x0, 0x303303DC
- #define IOMUXC\_SAI1\_TXD1\_GPIO4\_IO13 0x3033017C, 0x5, 0x000000000, 0x0, 0x303303-DC
- #define IOMUXC\_SAI1\_TXD2\_AUDIOMIX\_SAI1\_TX\_DATA2 0x30330180, 0x0, 0x000000000, 0x0, 0x303303E0
- #define IOMUXC\_SAI1\_TXD2\_ENET1\_RGMII\_TD2 0x30330180, 0x4, 0x00000000, 0x0, 0x303303E0
- #define IOMUXC\_SAI1\_TXD2\_GPIO4\_IO14 0x30330180, 0x5, 0x000000000, 0x0, 0x303303E0
- #define IOMUXC\_SAI1\_TXD3\_AUDIOMIX\_SAI1\_TX\_DATA3 0x30330184, 0x0, 0x000000000, 0x0, 0x303303E4
- #define IOMUXC\_SAI1\_TXD3\_ENET1\_RGMII\_TD3 0x30330184, 0x4, 0x00000000, 0x0, 0x303303F4
- #define IOMUXC\_SAI1\_TXD3\_GPIO4\_IO15 0x30330184, 0x5, 0x00000000, 0x0, 0x303303E4

- #define IOMUXC\_SAI1\_TXD4\_AUDIOMIX\_SAI1\_TX\_DATA4 0x30330188, 0x0, 0x000000000, 0x0, 0x303303E8
- #define IOMUXC\_SAI1\_TXD4\_AUDIOMIX\_SAI6\_RX\_BCLK 0x30330188, 0x1, 0x30330518, 0x2, 0x303303E8
- #define IOMUXC\_SAI1\_TXD4\_AUDIOMIX\_SAI6\_TX\_BCLK 0x30330188, 0x2, 0x30330524, 0x2, 0x303303E8
- #define IOMUXC\_SAI1\_TXD4\_ENET1\_RGMII\_TX\_CTL 0x30330188, 0x4, 0x00000000, 0x0, 0x303303E8
- #define **IOMUXC SAI1 TXD4 GPIO4 IO16** 0x30330188, 0x5, 0x00000000, 0x0, 0x303303E8
- #define IOMUXC\_SAI1\_TXD5\_AUDIOMIX\_SAI1\_TX\_DATA5 0x3033018C, 0x0, 0x000000000, 0x0, 0x303303EC
- #define IOMUXC\_SAI1\_TXD5\_AUDIOMIX\_SAI6\_RX\_DATA0 0x3033018C, 0x1, 0x3033051-C, 0x2, 0x303303EC
- #define IOMUXC\_SAI1\_TXD5\_AUDIOMIX\_SAI6\_TX\_DATA0 0x3033018C, 0x2, 0x000000000, 0x0, 0x303303EC
- #define IOMUXC\_SAI1\_TXD5\_ENET1\_RGMII\_TXC 0x3033018C, 0x4, 0x00000000, 0x0, 0x303303EC
- #define IOMUXC\_SAI1\_TXD5\_GPIO4\_IO17 0x3033018C, 0x5, 0x000000000, 0x0, 0x303303E-
- #define IOMUXC\_SAI1\_TXD6\_AUDIOMIX\_SAI1\_TX\_DATA6 0x30330190, 0x0, 0x000000000, 0x0, 0x303303F0
- #define IOMUXC\_SAI1\_TXD6\_AUDIOMIX\_SAI6\_RX\_SYNC 0x30330190, 0x1, 0x30330520, 0x2, 0x303303F0
- #define IOMUXC\_SAI1\_TXD6\_AUDIOMIX\_SAI6\_TX\_SYNC 0x30330190, 0x2, 0x30330528, 0x2, 0x303303F0
- #define IOMUXC\_SAI1\_TXD6\_ENET1\_RX\_ER 0x30330190, 0x4, 0x3033058C, 0x1, 0x303303F0
- #define IOMUXC SAI1 TXD6 GPIO4 IO18 0x30330190, 0x5, 0x000000000, 0x0, 0x303303F0
- #define IOMUXC\_SAI1\_TXD7\_AUDIOMIX\_SAI1\_TX\_DATA7 0x30330194, 0x0, 0x000000000, 0x0, 0x303303F4
- #define IOMUXC\_SAI1\_TXD7\_AUDIOMIX\_SAI6\_MCLK 0x30330194, 0x1, 0x30330514, 0x2, 0x303303F4
- #define IOMUXC\_SAI1\_TXD7\_AUDIOMIX\_PDM\_CLK 0x30330194, 0x3, 0x00000000, 0x0, 0x303303F4
- #define IOMUXC\_SAI1\_TXD7\_ENET1\_TX\_ER 0x30330194, 0x4, 0x00000000, 0x0, 0x303303F4
- #define IOMUXC\_SAI1\_TXD7\_GPIO4\_IO19 0x30330194, 0x5, 0x000000000, 0x0, 0x303303F4
- #define IOMUXC\_SAI1\_MCLK\_AUDIOMIX\_SAI1\_MCLK 0x30330198, 0x0, 0x000000000, 0x0, 0x303303F8
- #define IOMUXC\_SAI1\_MCLK\_AUDIOMIX\_SAI1\_TX\_BCLK 0x30330198, 0x2, 0x303304-D4, 0x2, 0x303303F8
- #define IOMUXC\_SAI1\_MCLK\_ENET1\_TX\_CLK 0x30330198, 0x4, 0x30330578, 0x1, 0x303303F8
- #define IOMUXC\_SAI1\_MCLK\_GPIO4\_IO20 0x30330198, 0x5, 0x00000000, 0x0, 0x303303-F8
- #define IOMUXC\_SAI2\_RXFS\_AUDIOMIX\_SAI2\_RX\_SYNC 0x3033019C, 0x0, 0x000000000, 0x0, 0x303303FC
- #define IOMUXC\_SAI2\_RXFS\_AUDIOMIX\_SAI5\_TX\_SYNC 0x3033019C, 0x1, 0x30330510, 0x2, 0x303303FC
- #define IOMUXC\_SAI2\_RXFS\_AUDIOMIX\_SAI5\_TX\_DATA1 0x3033019C, 0x2, 0x000000000,

- 0x0, 0x303303FC
- #define IOMUXC SAI2 RXFS AUDIOMIX SAI2 RX DATA1 0x3033019C, 0x3, 0x303304-DC, 0x0, 0x303303FC
- #define IOMUXC\_SAI2\_RXFS\_UART1\_TX 0x3033019C, 0x4, 0x00000000, 0x0, 0x303303FC
   #define IOMUXC\_SAI2\_RXFS\_UART1\_RX 0x3033019C, 0x4, 0x303305E8, 0x2, 0x303303FC
- #define IOMUXC SAI2 RXFS GPIO4 IO21 0x3033019C, 0x5, 0x00000000, 0x0, 0x303303F-
- #define IOMUXC SAI2 RXFS AUDIOMIX PDM BIT STREAM2 0x3033019C, 0x303304C8, 0x5, 0x303303FC
- #define IOMUXC\_SAI2\_RXC\_AUDIOMIX\_SAI2\_RX\_BCLK 0x303301A0, 0x0, 0x000000000, 0x0, 0x30330400
- #define IOMUXC SAI2 RXC AUDIOMIX SAI5 TX BCLK 0x303301A0, 0x1, 0x3033050-C. 0x2, 0x30330400
- #define IOMUXC\_SAI2\_RXC\_CAN1\_TX 0x303301A0, 0x3, 0x000000000, 0x0, 0x30330400
  #define IOMUXC\_SAI2\_RXC\_UART1\_RX 0x303301A0, 0x4, 0x303305E8, 0x3, 0x30330400
- #define IOMUXC\_SAI2\_RXC\_UART1\_TX 0x303301A0, 0x4, 0x00000000, 0x0, 0x30330400
- #define IOMUXC SAI2 RXC GPIO4 IO22 0x303301A0, 0x5, 0x00000000, 0x0, 0x30330400
- IOMUXC SAI2 RXC AUDIOMIX PDM BIT STREAM1 0x303301A0. • #define 0x303304C4, 0x5, 0x30330400
- #define IOMUXC\_SAI2\_RXD0\_AUDIOMIX\_SAI2\_RX\_DATA0 0x303301A4, 0x0, 0x000000000. 0x0, 0x30330404
- #define IOMUXC SAI2 RXD0 AUDIOMIX SAI5 TX DATA0 0x303301A4, 0x1, 0x00000000, 0x0.0x30330404
- #define IOMUXC SAI2 RXD0 ENET QOS 1588 EVENT2 OUT 0x303301A4. 0x2. 0x000000000, 0x0, 0x30330404
- #define IOMUXC SAI2 RXD0 AUDIOMIX SAI2 TX DATA1 0x303301A4, 0x3, 0x000000000, 0x0, 0x30330404
- #define IOMUXC SAI2 RXD0 UART1 RTS B 0x303301A4, 0x4, 0x303305E4. 0x2.0x30330404
- #define IOMUXC SAI2 RXD0 UART1 CTS B 0x303301A4, 0x4. 0x0000000000x0. 0x30330404
- #define IOMUXC SAI2 RXD0 GPIO4 IO23 0x303301A4, 0x5, 0x00000000, 0x0, 0x30330404
- IOMUXC\_SAI2\_RXD0\_AUDIOMIX\_PDM\_BIT\_STREAM3 0x303301A4, • #define 0x303304CC, 0x5, 0x30330404
- #define IOMUXC SAI2 TXFS AUDIOMIX SAI2 TX SYNC 0x303301A8, 0x0, 0x00000000, 0x0, 0x30330408
- #define IOMUXC\_SAI2\_TXFS\_AUDIOMIX\_SAI5\_TX\_DATA1 0x303301A8, 0x1, 0x000000000, 0x0, 0x30330408
- IOMUXC SAI2 TXFS ENET QOS 1588 EVENT3 OUT • #define 0x303301A8. 0x2.0x000000000, 0x0, 0x30330408
- #define IOMUXC SAI2 TXFS AUDIOMIX SAI2 TX DATA1 0x303301A8, 0x3, 0x000000000, 0x0, 0x30330408
- #define IOMUXC SAI2 TXFS UART1 CTS B 0x303301A8, 0x4, 0x00000000. 0x0. 0x30330408
- #define IOMUXC SAI2 TXFS UART1 RTS B 0x303301A8, 0x4, 0x303305E4. 0x3. 0x30330408
- #define IOMUXC SAI2 TXFS GPIO4 IO24 0x303301A8, 0x5, 0x000000000, 0x0, 0x30330408
- #define IOMUXC\_SAI2\_TXFS\_AUDIOMIX\_PDM\_BIT\_STREAM2 0x303301A8, 0x303304C8, 0x6, 0x30330408
- #define IOMUXC SAI2 TXC AUDIOMIX SAI2 TX BCLK 0x303301AC, 0x0, 0x00000000, 0x0, 0x3033040C

83

- #define IOMUXC SAI2 TXC AUDIOMIX SAI5 TX DATA2 0x303301AC, 0x1, 0x00000000. 0x0, 0x3033040C
- #define IOMUXC\_SAI2\_TXC\_CAN1\_RX 0x303301AC, 0x3, 0x3033054C, 0x1, 0x3033040C
   #define IOMUXC\_SAI2\_TXC\_GPIO4\_IO25 0x303301AC, 0x5, 0x000000000, 0x0, 0x3033040C
- IOMUXC SAI2 TXC AUDIOMIX PDM BIT STREAM1 0x303301AC, 0x303304C4, 0x6, 0x3033040C
- #define IOMUXC\_SAI2\_TXD0\_AUDIOMIX\_SAI2\_TX\_DATA0 0x303301B0, 0x0, 0x000000000, 0x0, 0x30330410
- #define IOMUXC SAI2 TXD0 AUDIOMIX SAI5 TX DATA3 0x303301B0, 0x1, 0x000000000, 0x0, 0x30330410
- #define IOMUXC SAI2 TXD0 ENET OOS 1588 EVENT2 IN 0x303301B0, 0x2, 0x000000000,
- #define IOMUXC\_SAI2\_TXD0\_CAN2\_TX 0x303301B0, 0x3, 0x00000000, 0x0, 0x30330410
- #define IOMUXC\_SAI2\_TXD0\_ENET\_QOS\_1588\_EVENT2\_AUX\_IN 0x303301B0, 0x4, 0x000000000, 0x0, 0x30330410
- #define IOMUXC SAI2 TXD0 GPIO4 IO26 0x303301B0, 0x5, 0x000000000, 0x0, 0x30330410
- #define IOMUXC SAI2 MCLK AUDIOMIX SAI2 MCLK 0x303301B4, 0x0, 0x000000000, 0x0, 0x30330414
- #define IOMUXC SAI2 MCLK AUDIOMIX SAI5 MCLK 0x303301B4, 0x1, 0x303304F0. 0x2.0x30330414
- #define IOMUXC SAI2 MCLK ENET OOS 1588 EVENT3 IN 0x303301B4, 0x2, 0x000000000,
- #define IOMUXC SAI2 MCLK CAN2 RX 0x303301B4, 0x3, 0x30330550, 0x1, 0x30330414
- #define IOMUXC SAIZ MCLK ENET QOS 1588 EVENT3 AUX IN 0x303301B4, 0x4, 0x000000000, 0x0, 0x30330414
- #define IOMUXC\_SAI2\_MCLK\_GPIO4\_IO27 0x303301B4, 0x5, 0x00000000, 0x0, 0x30330414
- #define IOMUXC SAI2 MCLK AUDIOMIX SAI3 MCLK 0x303301B4, 0x6, 0x303304E0, 0x1.0x30330414
- #define IOMUXC SAI3 RXFS AUDIOMIX SAI3 RX SYNC 0x303301B8, 0x0, 0x000000000, 0x0, 0x30330418
- #define IOMUXC SAI3 RXFS AUDIOMIX SAI2 RX DATA1 0x303301B8, 0x1, 0x303304-DC, 0x1, 0x30330418
- #define IOMUXC\_SAI3\_RXFS\_AUDIOMIX\_SAI5\_RX\_SYNC 0x303301B8, 0x2, 0x30330508, 0x2. 0x30330418
- #define IOMUXC SAI3 RXFS AUDIOMIX SAI3 RX DATA1 0x303301B8, 0x3, 0x00000000, 0x0, 0x30330418
- #define IOMUXC SAI3 RXFS AUDIOMIX SPDIF1 IN 0x303301B8, 0x4, 0x30330544, 0x2, 0x30330418
- #define IOMUXC SAI3 RXFS GPIO4 IO28 0x303301B8, 0x5, 0x000000000, 0x0, 0x30330418
- #define IOMUXC\_SAI3\_RXFS\_AUDIOMIX\_PDM\_BIT\_STREAM0 0x303301B8, 0x303304C0, 0x5, 0x30330418
- #define IOMUXC SAI3 RXC AUDIOMIX SAI3 RX BCLK 0x303301BC, 0x0, 0x000000000, 0x0, 0x3033041C
- #define IOMUXC SAI3 RXC AUDIOMIX SAI2 RX DATA2 0x303301BC, 0x1, 0x000000000. 0x0, 0x3033041C
- #define IOMUXC SAI3 RXC AUDIOMIX SAI5 RX BCLK 0x303301BC, 0x2, 0x303304-F4. 0x2. 0x3033041C
- #define IOMUXC\_SAI3\_RXC\_GPT1\_CLK 0x303301BC, 0x3, 0x3033059C, 0x0, 0x3033041C
- #define IOMUXC SAI3 RXC UART2 CTS B 0x303301BC, 0x4, 0x00000000, 0x0, 0x3033041-
- #define IOMUXC\_SAI3\_RXC\_UART2\_RTS\_B 0x303301BC, 0x4, 0x303305EC, 0x2

- 0x3033041C
- #define IOMUXC SAI3 RXC GPIO4 IO29 0x303301BC, 0x5, 0x00000000, 0x0, 0x3033041C
- #define IOMUXC SAI3 RXC AUDIOMIX PDM CLK 0x303301BC, 0x6, 0x00000000, 0x0, 0x3033041C
- #define IOMUXC SAI3 RXD AUDIOMIX SAI3 RX DATA0 0x303301C0, 0x0, 0x303304-E4, 0x1, 0x30330420
- #define IOMUXC\_SAI3\_RXD\_AUDIOMIX\_SAI2\_RX\_DATA3 0x303301C0, 0x1, 0x00000000, 0x0, 0x30330420
- #define IOMUXC SAI3 RXD AUDIOMIX SAI5 RX DATA0 0x303301C0, 0x2, 0x303304-F8, 0x2, 0x30330420
- #define IOMUXC SAI3 RXD UART2 RTS B 0x303301C0, 0x4, 0x303305EC, 0x3,
- #define IOMUXC SAI3 RXD UART2 CTS B 0x303301C0, 0x4, 0x000000000, 0x0, 0x30330420
- #define IOMUXC\_SAI3\_RXD\_GPIO4\_IO30 0x303301C0, 0x5, 0x000000000, 0x0, 0x30330420
- IOMUXC\_SAI3\_RXD\_AUDIOMIX\_PDM\_BIT\_STREAM1 0x303301C0, 0x303304C4, 0x7, 0x30330420
- #define IOMUXC SAI3 TXFS AUDIOMIX SAI3 TX SYNC 0x303301C4, 0x0, 0x303304E-C, 0x1, 0x30330424
- #define IOMUXC SAI3 TXFS AUDIOMIX SAI2 TX DATA1 0x303301C4, 0x1, 0x00000000, 0x0, 0x30330424
- #define IOMUXC SAI3 TXFS AUDIOMIX SAI5 RX DATA1 0x303301C4, 0x2, 0x303304-FC. 0x2, 0x30330424
- #define IOMUXC SAI3 TXFS AUDIOMIX SAI3 TX DATA1 0x303301C4, 0x3, 0x000000000, 0x0, 0x30330424
- #define **IOMUXC\_SAI3\_TXFS\_UART2\_RX** 0x303301C4, 0x4, 0x303305F0, 0x4, 0x30330424
- #define **IOMUXC\_SAI3\_TXFS\_UART2\_TX** 0x303301C4, 0x4, 0x00000000, 0x0, 0x30330424
- #define IOMUXC\_SAI3\_TXFS\_GPIO4\_IO31 0x303301C4, 0x5, 0x00000000, 0x0, 0x30330424
- #define IOMUXC SAI3 TXFS AUDIOMIX PDM BIT STREAM3 0x303301C4, 0x303304CC, 0x6, 0x30330424
- #define IOMUXC\_SAI3\_TXC\_AUDIOMIX\_SAI3\_TX\_BCLK 0x303301C8, 0x0, 0x303304E8, 0x1. 0x30330428
- #define IOMUXC SAI3 TXC AUDIOMIX SAI2 TX DATA2 0x303301C8, 0x1, 0x00000000, 0x0, 0x30330428
- #define IOMUXC SAI3 TXC AUDIOMIX SAI5 RX DATA2 0x303301C8, 0x2, 0x30330500, 0x2.0x30330428
- #define IOMUXC\_SAI3\_TXC\_GPT1\_CAPTURE1 0x303301C8, 0x3, 0x30330594, 0x0,
- #define IOMUXC SAI3 TXC UART2 TX 0x303301C8, 0x4, 0x00000000, 0x0, 0x30330428

- #define IOMUXC\_SAI3\_TXC\_UART2\_RX 0x303301C8, 0x4, 0x303305F0, 0x5, 0x30330428
   #define IOMUXC\_SAI3\_TXC\_GPIO5\_IO00 0x303301C8, 0x5, 0x000000000, 0x0, 0x30330428
   #define IOMUXC\_SAI3\_TXC\_AUDIOMIX\_PDM\_BIT\_STREAM2 0x303301C8, 0x6 0x303304C8, 0x7, 0x30330428
- #define IOMUXC\_SAI3\_TXD\_AUDIOMIX\_SAI3\_TX\_DATA0 0x303301CC, 0x0, 0x000000000, 0x0, 0x3033042C
- #define IOMUXC SAI3 TXD AUDIOMIX SAI2 TX DATA3 0x303301CC, 0x1, 0x00000000, 0x0, 0x3033042C
- #define IOMUXC\_SAI3\_TXD\_AUDIOMIX\_SAI5\_RX\_DATA3 0x303301CC, 0x2, 0x30330504, 0x2, 0x3033042C
- #define IOMUXC SAI3 TXD GPT1 CAPTURE2 0x303301CC, 0x3, 0x30330598, 0x0, 0x3033042C
- #define IOMUXC SAI3 TXD AUDIOMIX SPDIF1 EXT CLK 0x303301CC, 0x4, 0x30330548,

- 0x0. 0x3033042C
- #define IOMUXC\_SAI3\_TXD\_GPIO5\_IO01 0x303301CC, 0x5, 0x00000000, 0x0, 0x3033042C
- #define IOMUXC\_SAI3\_MCLK\_AUDIOMIX\_SAI3\_MCLK 0x303301D0, 0x0, 0x303304E0, 0x2, 0x30330430
- #define IOMUXC\_SAI3\_MCLK\_PWM4\_OUT 0x303301D0, 0x1, 0x00000000, 0x0, 0x30330430
- #define IOMUXC\_SAI3\_MCLK\_AUDIOMIX\_SAI5\_MCLK 0x303301D0, 0x2, 0x303304F0, 0x3, 0x30330430
- #define IOMUXC\_SAI3\_MCLK\_AUDIOMIX\_SPDIF1\_OUT 0x303301D0, 0x4, 0x000000000, 0x0, 0x30330430
- #define IOMUXC\_SAI3\_MCLK\_GPIO5\_IO02 0x303301D0, 0x5, 0x000000000, 0x0, 0x30330430
- #define IOMUXC\_SAI3\_MCLK\_AUDIOMIX\_SPDIF1\_IN 0x303301D0, 0x6, 0x30330544, 0x3, 0x30330430
- #define IOMUXC\_SPDIF\_TX\_AUDIOMIX\_SPDIF1\_OUT 0x303301D4, 0x0, 0x000000000, 0x0, 0x30330434
- #define IOMUXC\_SPDIF\_TX\_PWM3\_OUT 0x303301D4, 0x1, 0x00000000, 0x0, 0x30330434
- #define IOMUXC SPDIF TX I2C5 SCL 0x303301D4, 0x2, 0x303305C4, 0x2, 0x30330434
- #define **IOMUX**C\_**SPDIF**\_**TX**\_**GPT1**\_**COMPARE1** 0x303301D4, 0x3, 0x00000000, 0x0, 0x30330434
- #define IOMUXC\_SPDIF\_TX\_CAN1\_TX 0x303301D4, 0x4, 0x000000000, 0x0, 0x30330434
- #define IOMUXC SPDIF TX GPIO5 IO03 0x303301D4, 0x5, 0x00000000, 0x0, 0x30330434
- #define IOMUXC\_SPDIF\_RX\_AUDIOMIX\_SPDIF1\_IN 0x303301D8, 0x0, 0x30330544, 0x4, 0x30330438
- #define IOMUXC SPDIF RX PWM2 OUT 0x303301D8, 0x1, 0x00000000, 0x0, 0x30330438
- #define **IOMUXC SPDIF RX I2C5 SDA** 0x303301D8, 0x2, 0x303305C8, 0x2, 0x30330438
- #define IOMUXC\_SPDIF\_RX\_GPT1\_COMPARE2 0x303301D8, 0x3, 0x00000000, 0x0, 0x30330438
- #define **IOMUXC SPDIF RX CAN1 RX** 0x303301D8, 0x4, 0x3033054C, 0x2, 0x30330438
- #define IOMUXC\_SPDIF\_RX\_GPIO5\_IO04 0x303301D8, 0x5, 0x000000000, 0x0, 0x30330438
- #define IOMUXC\_SPDIF\_EXT\_CLK\_AUDIOMIX\_SPDIF1\_EXT\_CLK\_0x303301DC, 0x0, 0x30330548, 0x1, 0x3033043C
- #define IOMUXC\_SPDIF\_EXT\_CLK\_PWM1\_OUT 0x303301DC, 0x1, 0x000000000, 0x0, 0x3033043C
- #define IOMUXC\_SPDIF\_EXT\_CLK\_GPT1\_COMPARE3 0x303301DC, 0x3, 0x00000000, 0x0, 0x3033043C
- #define IOMUXC\_SPDIF\_EXT\_CLK\_GPIO5\_IO05 0x303301DC, 0x5, 0x000000000, 0x0, 0x3033043C
- #define IOMUXC\_ECSPI1\_SCLK\_ECSPI1\_SCLK 0x303301E0, 0x0, 0x30330558, 0x0, 0x30330440
- #define IOMUXC\_ECSPI1\_SCLK\_UART3\_RX 0x303301E0, 0x1, 0x303305F8, 0x4, 0x30330440
- #define IOMUXC\_ECSPI1\_SCLK\_UART3\_TX 0x303301E0, 0x1, 0x000000000, 0x0, 0x30330440
- #define IOMUXC ECSPI1 SCLK I2C1 SCL 0x303301E0, 0x2, 0x303305A4, 0x1, 0x30330440
- #define IOMUXC\_ECSPI1\_SCLK\_AUDĪOMIX\_SAI7\_RX\_SYNC 0x303301E0, 0x3, 0x30330538, 0x1, 0x30330440
- #define IOMUXC\_ECSPI1\_SCLK\_GPIO5\_IO06 0x303301E0, 0x5, 0x000000000, 0x0, 0x30330440
- #define IOMUXC\_ECSPI1\_MOSI\_ECSPI1\_MOSI 0x303301E4, 0x0, 0x30330560, 0x0, 0x30330444
- #define IOMUXC ECSPI1 MOSI UART3 TX 0x303301E4, 0x1, 0x00000000, 0x0, 0x30330444
- #define IOMUXC\_ECSPI1\_MOSI\_UART3\_RX 0x303301E4, 0x1, 0x303305F8, 0x5, 0x30330444
- #define IOMUXC\_ECSPI1\_MOSI\_I2C1\_SDA 0x303301E4, 0x2, 0x303305A8, 0x1, 0x30330444
- #define IOMUXC\_ECSPI1\_MOSI\_AUDĪOMIX\_SAI7\_RX\_BCLK 0x303301E4, 0x3, 0x30330530,

#### Overview

- 0x1.0x30330444
- #define IOMUXC\_ECSPI1\_MOSI\_GPIO5\_IO07 0x303301E4, 0x5, 0x00000000, 0x0, 0x30330444
- #define IOMUXC\_ECSPI1\_MISO\_ECSPI1\_MISO 0x303301E8, 0x0, 0x3033055C, 0x0, 0x30330448
- #define IOMUXC\_ECSPI1\_MISO\_UART3\_CTS\_B 0x303301E8, 0x1, 0x00000000, 0x0, 0x30330448
- #define IOMUXC\_ECSPI1\_MISO\_UART3\_RTS\_B 0x303301E8, 0x1, 0x303305F4, 0x2, 0x30330448
- #define IOMUXC\_ECSPI1\_MISO\_I2C2\_SCL 0x303301E8, 0x2, 0x303305AC, 0x1, 0x30330448
- #define IOMUXC\_ECSPI1\_MISO\_AUDIOMIX\_SAI7\_RX\_DATA0 0x303301E8, 0x3, 0x30330534, 0x1, 0x30330448
- #define IOMUXC\_ECSPI1\_MISO\_GPIO5\_IO08 0x303301E8, 0x5, 0x00000000, 0x0, 0x30330448
- #define IOMUXC\_ECSPI1\_SS0\_ECSPI1\_SS0 0x303301EC, 0x0, 0x30330564, 0x0, 0x3033044-
- #define IOMUXC\_ECSPI1\_SS0\_UART3\_RTS\_B 0x303301EC, 0x1, 0x303305F4, 0x3, 0x3033044C
- #define IOMUXC\_ECSPI1\_SS0\_UART3\_CTS\_B 0x303301EC, 0x1, 0x00000000, 0x0, 0x3033044C
- #define IOMUXC\_ECSPI1\_SS0\_I2C2\_SDA 0x303301EC, 0x2, 0x303305B0, 0x1, 0x3033044C
- #define IOMUXC\_ECSPI1\_SS0\_AUDIOMIX\_SAI7\_TX\_SYNC 0x303301EC, 0x3, 0x30330540, 0x1, 0x3033044C
- #define IOMUXC\_ECSPI1\_SS0\_GPIO5\_IO09 0x303301EC, 0x5, 0x000000000, 0x0, 0x3033044-
- #define IOMUXC\_ECSPI2\_SCLK\_ECSPI2\_SCLK 0x303301F0, 0x0, 0x30330568, 0x1, 0x30330450
- #define IOMUXC ECSPI2 SCLK UART4 RX 0x303301F0, 0x1, 0x30330600, 0x6, 0x30330450
- #define IOMUXC\_ECSPI2\_SCLK\_UART4\_TX 0x303301F0, 0x1, 0x000000000, 0x0, 0x30330450
- #define IOMUXC\_ECSPI2\_SCLK\_I2C3\_SCL 0x303301F0, 0x2, 0x303305B4, 0x3, 0x30330450
- #define IOMUXC\_ECSPI2\_SCLK\_AUDĪOMIX\_SAI7\_TX\_BCLK 0x303301F0, 0x3, 0x3033053-C, 0x1, 0x30330450
- #define IOMUXC\_ECSPI2\_SCLK\_GPIO5\_IO10 0x303301F0, 0x5, 0x000000000, 0x0, 0x30330450
- #define IOMUXC\_ECSPI2\_MOSI\_ECSPI2\_MOSI 0x303301F4, 0x0, 0x30330570, 0x1, 0x30330454
- #define IOMUXC ECSP12 MOSI UART4 TX 0x303301F4, 0x1, 0x00000000, 0x0, 0x30330454
- #define IOMUXC ECSPI2 MOSI UART4 RX 0x303301F4, 0x1, 0x30330600, 0x7, 0x30330454
- #define IOMUXC\_ECSPI2\_MOSI\_I2C3\_SDA 0x303301F4, 0x2, 0x303305B8, 0x3, 0x30330454
- #define IOMUXC\_ECSPI2\_MOSI\_AUDIOMIX\_SAI7\_TX\_DATA0 0x303301F4, 0x3, 0x00000000, 0x0, 0x30330454
- #define IOMUXC\_ECSPI2\_MOSI\_GPIO5\_IO11 0x303301F4, 0x5, 0x000000000, 0x0, 0x30330454
- #define IOMUXC\_ECSPI2\_MISO\_ECSPI2\_MISO 0x303301F8, 0x0, 0x3033056C, 0x1, 0x30330458
- #define IOMUXC\_ECSPI2\_MISO\_UART4\_CTS\_B 0x303301F8, 0x1, 0x00000000, 0x0, 0x30330458
- #define IOMUXC\_ECSPI2\_MISO\_UART4\_RTS\_B 0x303301F8, 0x1, 0x303305FC, 0x2, 0x30330458
- #define IOMUXC\_ECSPI2\_MISO\_I2C4\_SCL 0x303301F8, 0x2, 0x303305BC, 0x4, 0x30330458
- #define IOMUXC\_ECSPI2\_MISO\_AUDIOMIX\_SAI7\_MCLK 0x303301F8, 0x3, 0x3033052-

- C. 0x1, 0x30330458
- #define IOMUXC ECSPI2 MISO CCM CLKO1 0x303301F8. 0x4. 0x000000000. 0x0.
- #define IOMUXC ECSPI2 MISO GPIO5 IO12 0x303301F8, 0x50x000000000, 0x0, 0x30330458
- #define IOMUXC ECSPI2 SS0 ECSPI2 SS0 0x303301FC, 0x0, 0x30330574, 0x1, 0x3033045-
- #define IOMUXC ECSP12 SS0 UART4 RTS B 0x303301FC, 0x1, 0x303305FC. 0x3. 0x3033045C
- #define IOMUXC ECSPI2 SS0 UART4 CTS B 0x303301FC, 0x1, 0x000000000, 0x0, 0x3033045C
- #define IOMUXC ECSPI2 SS0 I2C4 SDA 0x303301FC, 0x2, 0x303305C0, 0x4, 0x3033045C
- #define IOMUXC ECSPI2 SS0 CCM CLKO2 0x303301FC, 0x4, 0x00000000, 0x0, 0x3033045-
- #define IOMUXC ECSPI2 SS0 GPIO5 IO13 0x303301FC, 0x5, 0x000000000, 0x0, 0x3033045-C
- #define IOMUXC 12C1 SCL 12C1 SCL 0x30330200, 0x0, 0x303305A4, 0x2, 0x30330460
- #define IOMUXC\_I2C1\_SCL\_ENET\_QOS\_MDC 0x30330200, 0x1, 0x000000000, 0x30330460
- #define IOMUXC I2C1 SCL ECSPI1 SCLK 0x30330200, 0x3, 0x30330558, 0x1, 0x30330460
- #define IOMUXC\_I2C1\_SCL\_GPIO5\_IO14 0x30330200, 0x5, 0x000000000, 0x0, 0x30330460 #define IOMUXC\_I2C1\_SDA\_I2C1\_SDA 0x30330204, 0x0, 0x303305A8, 0x2, 0x30330464
- #define IOMUXC I2C1 SDA ENET QOS MDIO 0x30330204, 0x1, 0x30330590, 0x2, 0x30330464
- #define IOMUXC\_I2C1\_SDA\_ECSPI1\_MOSI 0x30330204, 0x3, 0x30330560, 0x1, 0x30330464
- #define IOMUXC\_I2C1\_SDA\_GPIO5\_IO15 0x30330204, 0x5, 0x00000000, 0x0, 0x30330464
- #define IOMUXC 12C2 SCL 12C2 SCL 0x30330208, 0x0, 0x303305AC, 0x2, 0x30330468
- #define IOMUXC 12C2 SCL ENET OOS 1588 EVENT1 IN 0x30330208, 0x1, 0x00000000. 0x0, 0x30330468
- #define IOMUXC 12C2 SCL USDHC3 CD B 0x30330208, 0x2, 0x30330608, 0x3, 0x30330468
- #define IOMUXC I2C2 SCL ECSPI1 MISO 0x30330208, 0x3, 0x3033055C, 0x1, 0x30330468
- #define IOMUXC I2C2 SCL ENET OOS 1588 EVENT1 AUX IN 0x30330208. 0x000000000, 0x0, 0x30330468
- #define IOMUXC I2C2 SCL GPIO5 IO16 0x30330208, 0x5, 0x00000000, 0x0, 0x30330468
- #define **IOMUXC\_I2C2\_SDA\_I2C2\_SDA** 0x3033020C, 0x0, 0x303305B0, 0x2, 0x3033046C
- #define IOMUXC\_I2C2\_SDA\_ENET\_QOS\_1588\_EVENT1\_OUT 0x3033020C, 0x1, 0x00000000, 0x0, 0x3033046C
- #define IOMUXC\_I2C2\_SDA\_USDHC3\_WP 0x3033020C, 0x2, 0x30330634, 0x3, 0x3033046C
  #define IOMUXC\_I2C2\_SDA\_ECSPI1\_SS0 0x3033020C, 0x3, 0x30330564, 0x1, 0x3033046C
- #define **IOMUXC\_I2C2\_SDA\_GPIO5\_IO17** 0x3033020C, 0x5, 0x00000000, 0x0, 0x3033046C
- #define **IOMUXC 12C3 SCL 12C3 SCL** 0x30330210, 0x0, 0x303305B4, 0x4, 0x30330470
- #define IOMUXC I2C3 SCL PWM4 OUT 0x30330210, 0x1, 0x000000000, 0x0, 0x30330470
- #define IOMUXC\_I2C3\_SCL\_GPT2\_CLK 0x30330210, 0x2, 0x000000000, 0x0, 0x30330470 #define IOMUXC\_I2C3\_SCL\_ECSPI2\_SCLK 0x30330210, 0x3, 0x30330568, 0x2, 0x30330470
- #define **IOMUXC\_I2C3\_SCL\_GPIO5\_IO18** 0x30330210, 0x5, 0x000000000, 0x0, 0x30330470
- #define IOMUXC I2C3 SDA I2C3 SDA 0x30330214, 0x0, 0x303305B8, 0x4, 0x30330474
- #define **IOMUXC 12C3 SDA PWM3 OUT** 0x30330214, 0x1, 0x00000000, 0x0, 0x30330474
- #define IOMUXC\_I2C3\_SDA\_GPT3\_CLK 0x30330214, 0x2, 0x00000000, 0x0, 0x30330474
- #define **IOMUXC\_I2C3\_SDA\_ECSPI2\_MOSI** 0x30330214, 0x3, 0x30330570, 0x2, 0x30330474
- #define **IOMUXC\_I2C3\_SDA\_GPIO5\_IO19** 0x30330214, 0x5, 0x00000000, 0x0, 0x30330474
- #define **IOMUXC\_I2C4\_SCL\_I2C4\_SCL** 0x30330218, 0x0, 0x303305BC, 0x5, 0x30330478
- #define **IOMUXC 12C4 SCL PWM2 OUT** 0x30330218, 0x1, 0x00000000, 0x0, 0x30330478
- #define IOMUXC 12C4 SCL PCIE CLKREQ B 0x30330218, 0x2, 0x303305A0, 0x0,

MCUXpresso SDK API Reference Manual

#### Overview

#### 0x30330478

- #define IOMUXC 12C4 SCL ECSP12 MISO 0x30330218, 0x3, 0x3033056C, 0x2, 0x30330478
- #define IOMUXC\_I2C4\_SCL\_GPIO5\_IO20 0x30330218, 0x5, 0x000000000, 0x0, 0x30330478
- #define IOMUXC I2C4 SDA I2C4 SDA 0x3033021C, 0x0, 0x303305C0, 0x5, 0x3033047C
- #define IOMUXC 12C4 SDA PWM1 OUT 0x3033021C, 0x1, 0x000000000, 0x0, 0x3033047C
- #define IOMUXC\_I2C4\_SDA\_ECSPI2\_SS0 0x3033021C, 0x3, 0x30330574, 0x2, 0x3033047C
  #define IOMUXC\_I2C4\_SDA\_GPIO5\_IO21 0x3033021C, 0x5, 0x000000000, 0x0, 0x3033047C
- #define IOMUXC\_UART1\_RXD\_UART1\_RX 0x30330220, 0x0, 0x303305E8, 0x4, 0x30330480
- #define IOMUXC\_UART1\_RXD\_UART1\_TX 0x30330220, 0x0, 0x00000000, 0x0, 0x30330480
- #define IOMUXC UART1 RXD ECSPI3 SCLK 0x30330220, 0x1, 0x00000000, 0x30330480
- #define IOMUXC UART1 RXD GPIO5 IO22 0x30330220, 0x5, 0x00000000, 0x0, 0x30330480
- #define IOMUXC UART1 TXD UART1 TX 0x30330224, 0x0, 0x000000000, 0x0, 0x30330484
- #define IOMUXC\_UART1\_TXD\_UART1\_RX 0x30330224, 0x0, 0x303305E8, 0x5, 0x30330484
- #define IOMUXC UARTI TXD ECSPI3 MOSI 0x30330224, 0x1, 0x00000000, 0x0, 0x30330484
- #define IOMUXC\_UART1\_TXD\_GPIO5\_IO23 0x30330224, 0x5, 0x000000000, 0x0, 0x30330484
  #define IOMUXC\_UART2\_RXD\_UART2\_RX 0x30330228, 0x0, 0x303305F0, 0x6, 0x30330488
  #define IOMUXC\_UART2\_RXD\_UART2\_TX 0x30330228, 0x0, 0x000000000, 0x0, 0x30330488

- #define IOMUXC UART2 RXD ECSPI3 MISO 0x30330228, 0x1, 0x00000000, 0x30330488
- #define IOMUXC UART2 RXD GPT1 COMPARE3 0x30330228, 0x3, 0x00000000, 0x0, 0x30330488
- #define IOMUXC UART2 RXD GPIO5 IO24 0x30330228, 0x5, 0x00000000, 0x0, 0x30330488
- #define IOMUXC UART2 TXD UART2 TX 0x3033022C, 0x0, 0x000000000, 0x0, 0x3033048-
- #define IOMUXC UART2 TXD UART2 RX 0x3033022C, 0x0, 0x303305F0, 0x7, 0x3033048-
- #define IOMUXC UART2 TXD ECSPI3 SS0 0x3033022C, 0x1, 0x000000000, 0x0, 0x3033048-
- #define IOMUXC UART2 TXD GPT1 COMPARE2 0x3033022C, 0x3, 0x00000000, 0x0, 0x3033048C
- #define IOMUXC UART2 TXD GPIO5 IO25 0x3033022C, 0x5, 0x000000000, 0x0, 0x3033048-
- #define IOMUXC UART3 RXD UART3 RX 0x30330230, 0x0, 0x303305F8, 0x6, 0x30330490
- #define IOMUXC\_UART3\_RXD\_UART3\_TX 0x30330230, 0x0, 0x000000000, 0x0, 0x30330490
   #define IOMUXC\_UART3\_RXD\_UART1\_CTS\_B 0x30330230, 0x1, 0x00000000, 0x0, 0x30330490
- #define IOMUXC UART3 RXD UART1 RTS B 0x30330230, 0x1, 0x303305E4, 0x4, 0x30330490
- #define IOMUXC UART3 RXD USDHC3 RESET B 0x30330230, 0x2, 0x000000000, 0x0, 0x30330490
- #define IOMUXC UART3 RXD GPT1 CAPTURE2 0x30330230, 0x3, 0x30330598, 0x1, 0x30330490
- #define IOMUXC UART3 RXD CAN2 TX 0x30330230, 0x4, 0x00000000, 0x0, 0x30330490
- #define IOMUXC UART3 RXD GPIO5 IO26 0x30330230, 0x5, 0x00000000, 0x0, 0x30330490
- #define **IOMUXC\_UART3\_TXD\_UART3\_TX** 0x30330234, 0x0, 0x00000000, 0x0, 0x30330494
- #define IOMUXC\_UART3\_TXD\_UART3\_RX 0x30330234, 0x0, 0x303305F8, 0x7, 0x30330494
- #define IOMUXC UART3 TXD UART1 RTS B 0x30330234. 0x1. 0x303305E4.
- #define IOMUXC\_UART3\_TXD\_UART1\_CTS\_B 0x30330234, 0x1, 0x00000000, 0x0, 0x30330494

- #define IOMUXC UART3 TXD USDHC3 VSELECT 0x30330234. 0x2. 0x000000000. 0x0.
- #define IOMUXC\_UART3\_TXD\_GPT1\_CLK 0x30330234, 0x3, 0x3033059C, 0x1, 0x30330494
   #define IOMUXC\_UART3\_TXD\_CAN2\_RX 0x30330234, 0x4, 0x30330550, 0x2, 0x30330494
- #define IOMUXC\_UART3\_TXD\_GPIO5\_IO27 0x30330234, 0x5, 0x00000000, 0x0, 0x30330494
- #define IOMUXC\_UART4\_RXD\_UART4\_RX 0x30330238, 0x0, 0x30330600, 0x8, 0x30330498
- #define IOMUXC UART4 RXD UART4 TX 0x30330238, 0x0, 0x00000000, 0x0, 0x30330498
- #define IOMUXC UART4 RXD UART2 CTS B 0x30330238. 0x1. 0x000000000. 0x0.
- #define IOMUXC\_UART4\_RXD\_UART2\_RTS\_B 0x30330238, 0x1, 0x303305EC, 0x4, 0x30330498
- #define IOMUXC UART4 RXD PCIE CLKREQ B 0x30330238, 0x2, 0x303305A0, 0x1, 0x30330498
- #define IOMUXC UART4 RXD GPT1 COMPARE1 0x30330238, 0x3, 0x00000000, 0x0, 0x30330498
- #define IOMUXC UART4 RXD I2C6 SCL 0x30330238, 0x4, 0x303305CC, 0x2, 0x30330498
- #define IOMUXC UART4 RXD GPIO5 IO28 0x30330238, 0x5, 0x00000000, 0x0, 0x30330498
- #define IOMUXC UART4 TXD UART4 TX 0x3033023C, 0x0, 0x00000000, 0x0, 0x3033049-
- #define IOMUXC UART4 TXD UART4 RX 0x3033023C, 0x0, 0x30330600, 0x9, 0x3033049-
- #define IOMUXC UART4 TXD UART2 RTS B 0x3033023C, 0x1, 0x303305EC, 0x5, 0x3033049C
- #define IOMUXC UART4 TXD UART2 CTS B 0x3033023C, 0x1, 0x00000000, 0x0, 0x3033049C
- #define IOMUXC UART4 TXD GPT1 CAPTURE1 0x3033023C, 0x3, 0x30330594, 0x1,
- #define IOMUXC\_UART4\_TXD\_I2C6\_SDA 0x3033023C, 0x4, 0x303305D0, 0x2, 0x3033049C
- #define IOMUXC\_UART4\_TXD\_GPIO5\_IO29 0x3033023C, 0x5, 0x000000000, 0x0, 0x3033049-
- #define IOMUXC HDMI DDC SCL HDMIMIX HDMI SCL 0x30330240, 0x0, 0x000000000, 0x0, 0x303304A0
- #define IOMUXC HDMI DDC SCL I2C5 SCL 0x30330240, 0x3, 0x303305C4, 0x3.0x303304A0
- #define IOMUXC HDMI DDC SCL CAN1 TX 0x30330240, 0x4.0x00000000. 0x0. 0x303304A0
- #define IOMUXC HDMI DDC SCL GPIO3 IO26 0x30330240, 0x5, 0x000000000, 0x0, 0x303304A0
- #define IOMUXC HDMI DDC SCL EARC TEST OUT0 0x30330240, 0x6, 0x000000000, 0x0, 0x303304A0
- #define IOMUXC HDMI DDC SDA HDMIMIX HDMI SDA 0x30330244, 0x0, 0x000000000, 0x0, 0x303304A4
- #define IOMUXC\_HDMI\_DDC\_SDA\_I2C5\_SDA 0x30330244, 0x3, 0x303305C8, 0x3. 0x303304A4
- #define IOMUXC HDMI DDC SDA CAN1 RX 0x30330244, 0x4, 0x3033054C. 0x303304A4
- #define IOMUXC HDMI DDC SDA GPIO3 IO27 0x30330244, 0x5, 0x000000000, 0x0, 0x303304A4
- #define IOMUXC HDMI DDC SDA EARC TEST OUT1 0x30330244, 0x6, 0x000000000, 0x0.0x303304A4
- #define IOMUXC\_HDMI\_CEC\_HDMIMIX\_HDMI\_CEC 0x30330248, 0x0, 0x00000000, 0x0,

0x303304A8

- #define IOMUXC\_HDMI\_CEC\_I2C6\_SCL 0x30330248, 0x3, 0x303305CC, 0x3, 0x303304A8
- #define IOMUXC\_HDMI\_CEC\_CAN2\_TX 0x30330248, 0x4, 0x00000000, 0x0, 0x303304A8
- #define IOMUXC\_HDMI\_CEC\_GPIO3\_IO28 0x30330248, 0x5, 0x000000000, 0x0, 0x303304-A8
- #define IOMUXC\_HDMI\_HPD\_HDMIMIX\_HDMI\_HPD 0x3033024C, 0x0, 0x000000000, 0x0, 0x303304AC
- #define IOMUXC\_HDMI\_HPD\_AUDIOMIX\_HDMI\_HPD\_O 0x3033024C, 0x1, 0x00000000, 0x0, 0x303304AC
- #define IOMUXC\_HDMI\_HPD\_I2C6\_SDA 0x3033024C, 0x3, 0x303305D0, 0x3, 0x303304AC
- #define IOMUXC\_HDMI\_HPD\_CAN2\_RX 0x3033024C, 0x4, 0x30330550, 0x3, 0x303304AC
- #define IOMUXC\_HDMI\_HPD\_GPIO3\_IO29 0x3033024C, 0x5, 0x000000000, 0x0, 0x303304-AC

#### Configuration

- static void IOMUXC\_SetPinMux (uint32\_t muxRegister, uint32\_t muxMode, uint32\_t input-Register, uint32\_t inputDaisy, uint32\_t configRegister, uint32\_t inputOnfield)

  Sets the IOMUXC pin mux mode.
- static void IOMUXC\_SetPinConfig (uint32\_t muxRegister, uint32\_t muxMode, uint32\_t input-Register, uint32\_t inputDaisy, uint32\_t configRegister, uint32\_t configValue)

  Sets the IOMUXC pin configuration.

#### **Macro Definition Documentation**

8.2.1 #define FSL IOMUXC DRIVER VERSION (MAKE\_VERSION(2, 0, 4))

#### **Function Documentation**

8.3.1 static void IOMUXC\_SetPinMux ( uint32\_t muxRegister, uint32\_t muxMode, uint32\_t inputRegister, uint32\_t inputDaisy, uint32\_t configRegister, uint32\_t inputOnfield ) [inline], [static]

Note

The first five parameters can be filled with the pin function ID macros.

This is an example to set the I2C4\_SDA as the pwm1\_OUT:

\* IOMUXC\_SetPinMux(IOMUXC\_I2C4\_SDA\_PWM1\_OUT, 0); \*

**Parameters** 

muxRegister	The pin mux register_
muxMode	The pin mux mode_
inputRegister	The select input register_
inputDaisy	The input daisy_
configRegister	The config register_
inputOnfield	The pad->module input inversion_

# 8.3.2 static void IOMUXC\_SetPinConfig ( uint32\_t muxRegister, uint32\_t muxMode, uint32\_t inputRegister, uint32\_t inputDaisy, uint32\_t configRegister, uint32\_t configValue ) [inline], [static]

Note

The previous five parameters can be filled with the pin function ID macros.

This is an example to set pin configuration for IOMUXC\_I2C4\_SDA\_PWM1\_OUT:

```
* IOMUXC_SetPinConfig(IOMUXC_I2C4_SDA_PWM1_OUT, IOMUXC_SW_PAD_CTL_PAD_ODE_MASK | IOMUXC0_SW_PAD_CTL_PAD_DSE(2U))
```

#### **Parameters**

muxRegister	The pin mux register_
muxMode	The pin mux mode_
inputRegister	The select input register_
inputDaisy	The input daisy_
configRegister	The config register_
configValue	The pin config value_

## Chapter 9 Common Driver

#### **Overview**

The MCUXpresso SDK provides a driver for the common module of MCUXpresso SDK devices.

#### **Macros**

- #define MAKE\_STATUS(group, code) ((((group)\*100) + (code)))
  - Construct a status code value from a group and code number.
- #define MAKE\_VERSION(major, minor, bugfix) (((major) << 16) | ((minor) << 8) | (bugfix)) Construct the version number for drivers.
- #define DEBUG CONSOLE DEVICE TYPE NONE 0U
  - No debug console.
- #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_UART 1U
  - Debug console based on UART.
- #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_LPUART 2U
  - Debug console based on LPUART.
- #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_LPSCI 3U
  - Debug console based on LPSCI.
- #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_USBCDC 4U
  - Debug console based on USBCDC.
- #define DEBUG CONSOLE DEVICE TYPE FLEXCOMM 5U
  - Debug console based on FLEXCOMM.
- #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_IUART 6U
  - Debug console based on i.MX UART.
- #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_VUSART 7U
  - Debug console based on LPC\_VUSART.
- #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_MINI\_USART 8U
  - Debug console based on LPC USART.
- #define DEBUG CONSOLE DEVICE TYPE SWO 9U
  - Debug console based on SWO.
- #define ARRAY\_SIZE(x) (sizeof(x) / sizeof((x)[0]))
  - Computes the number of elements in an array.

## **Typedefs**

- typedef int32\_t status\_t
  - Type used for all status and error return values.

#### Overview

#### **Enumerations**

```
• enum status groups {
 kStatusGroup_Generic = 0,
 kStatusGroup\_FLASH = 1,
 kStatusGroup\_LPSPI = 4,
 kStatusGroup_FLEXIO_SPI = 5,
 kStatusGroup_DSPI = 6,
 kStatusGroup_FLEXIO_UART = 7,
 kStatusGroup_FLEXIO_I2C = 8,
 kStatusGroup_LPI2C = 9,
 kStatusGroup_UART = 10,
 kStatusGroup_I2C = 11,
 kStatusGroup LPSCI = 12,
 kStatusGroup_LPUART = 13,
 kStatusGroup_SPI = 14,
 kStatusGroup_XRDC = 15,
 kStatusGroup\_SEMA42 = 16,
 kStatusGroup_SDHC = 17,
 kStatusGroup_SDMMC = 18,
 kStatusGroup\_SAI = 19,
 kStatusGroup\ MCG = 20,
 kStatusGroup_SCG = 21,
 kStatusGroup_SDSPI = 22,
 kStatusGroup FLEXIO I2S = 23,
 kStatusGroup_FLEXIO_MCULCD = 24,
 kStatusGroup_FLASHIAP = 25,
 kStatusGroup_FLEXCOMM_I2C = 26,
 kStatusGroup_I2S = 27,
 kStatusGroup IUART = 28,
 kStatusGroup_CSI = 29,
 kStatusGroup_MIPI_DSI = 30,
 kStatusGroup SDRAMC = 35,
 kStatusGroup_POWER = 39,
 kStatusGroup_ENET = 40,
 kStatusGroup\_PHY = 41,
 kStatusGroup\_TRGMUX = 42,
 kStatusGroup_SMARTCARD = 43,
 kStatusGroup_LMEM = 44,
 kStatusGroup_QSPI = 45,
 kStatusGroup DMA = 50,
 kStatusGroup\_EDMA = 51,
 kStatusGroup_DMAMGR = 52,
 kStatusGroup FLEXCAN = 53,
 kStatusGroup\_LTC = 54,
 kStatusGroup_FLEXIO_CAMERA = 55,
 kStatusGroup_LPC_SPI = 56,
 kStatusGroup_LPC_USMCUXpresso SDK API Reference Manual
```

94 kStatusGroup\_DMIC = 58, kStatusGroup\_SDIF = 59,

```
kStatusGroup_LOG = 154 }
    Status group numbers.
• enum {
    kStatus_Success = MAKE_STATUS(kStatusGroup_Generic, 0),
    kStatus_Fail = MAKE_STATUS(kStatusGroup_Generic, 1),
    kStatus_ReadOnly = MAKE_STATUS(kStatusGroup_Generic, 2),
    kStatus_OutOfRange = MAKE_STATUS(kStatusGroup_Generic, 3),
    kStatus_InvalidArgument = MAKE_STATUS(kStatusGroup_Generic, 4),
    kStatus_Timeout = MAKE_STATUS(kStatusGroup_Generic, 5),
    kStatus_NoTransferInProgress = MAKE_STATUS(kStatusGroup_Generic, 6) }
    Generic status return codes.
```

#### **Functions**

• static status\_t EnableIRQ (IRQn\_Type interrupt)

Enable specific interrupt.

• static status\_t DisableIRQ (IRQn\_Type interrupt)

Disable specific interrupt.

• static uint32 t DisableGlobalIRQ (void)

Disable the global IRQ.

• static void EnableGlobalIRQ (uint32\_t primask)

Enable the global IRQ.

• void \* SDK\_Malloc (size\_t size, size\_t alignbytes)

Allocate memory with given alignment and aligned size.

• void SDK\_Free (void \*ptr)

Free memory.

• void SDK\_DelayAtLeastUs (uint32\_t delayTime\_us, uint32\_t coreClock\_Hz) Delay at least for some time.

#### **Driver version**

• #define FSL\_COMMON\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 9)) common driver version.

#### Min/max macros

- #define MIN(a, b) (((a) < (b)) ? (a) : (b))
- #define MAX(a, b) (((a) > (b)) ? (a) : (b))

### UINT16 MAX/UINT32 MAX value

- #define **UINT16\_MAX** ((uint16\_t)-1)
- #define **UINT32\_MAX** ((uint32\_t)-1)

#### **Timer utilities**

• #define USEC\_TO\_COUNT(us, clockFreqInHz) (uint64\_t)(((uint64\_t)(us) \* (clockFreqInHz)) / 1000000U)

Macro to convert a microsecond period to raw count value.

#### MCUXpresso SDK API Reference Manual

#### Overview

• #define COUNT\_TO\_USEC(count, clockFreqInHz) (uint64\_t)((uint64\_t)(count) \* 1000000U / (clockFreqInHz))

Macro to convert a raw count value to microsecond.

• #define MSEC\_TO\_COUNT(ms, clockFreqInHz) (uint64\_t)((uint64\_t)(ms) \* (clockFreqInHz) / 1000U)

Macro to convert a millisecond period to raw count value.

• #define COUNT\_TO\_MSEC(count, clockFreqInHz) (uint64\_t)((uint64\_t)(count) \* 1000U / (clock-FreqInHz))

Macro to convert a raw count value to millisecond.

### Alignment variable definition macros

- #define **SDK\_ALIGN**(var, alignbytes) var
- #define **SDK\_L1DCACHE\_ALIGN**(var) var
- #define SDK\_SIZEALIGN(var, alignbytes) ((unsigned int)((var) + ((alignbytes)-1U)) & (unsigned int)(~(unsigned int)((alignbytes)-1U)))

Macro to change a value to a given size aligned value.

### Non-cacheable region definition macros

- #define AT\_NONCACHEABLE\_SECTION(var) var
- #define AT\_NONCACHEABLE\_SECTION\_ALIGN(var, alignbytes) var
- #define AT\_NONCACHEABLE\_SECTION\_INIT(var) var
- #define AT\_NONCACHEABLE\_SECTION\_ALIGN\_INIT(var, alignbytes) var

## Suppress fallthrough warning macro

• #define SUPPRESS\_FALL\_THROUGH\_WARNING()

#### **Atomic modification**

These macros are used for atomic access, such as read-modify-write to the peripheral registers.

- SDK ATOMIC LOCAL ADD
- SDK\_ATOMIC\_LOCAL\_SET
- SDK\_ATOMIC\_LOCAL\_CLEAR
- SDK\_ATOMIC\_LOCAL\_TOGGLE
- SDK ATOMIC LOCAL CLEAR AND SET

Take SDK\_ATOMIC\_LOCAL\_CLEAR\_AND\_SET as an example: the parameter addr means the address of the peripheral register or variable you want to modify atomically, the parameter clearBits is the bits to clear, the parameter setBits it the bits to set. For example, to set a 32-bit register bit1:bit0 to 0b10, use like this:

```
volatile uint32_t * reg = (volatile uint32_t *)REG_ADDR;
SDK_ATOMIC_LOCAL_CLEAR_AND_SET(reg, 0x03, 0x02);
```

In this example, the register bit1:bit0 are cleared and bit1 is set, as a result, register bit1:bit0 = 0b10.

97

#### Note

For the platforms don't support exclusive load and store, these macros disable the global interrupt to pretect the modification.

These macros only guarantee the local processor atomic operations. For the multi-processor devices, use hardware semaphore such as SEMA42 to guarantee exclusive access if necessary.

- #define **SDK\_ATOMIC\_LOCAL\_ADD**(addr, val)

- #define SDK\_ATOMIC\_LOCAL\_SET(addr, bits)
   #define SDK\_ATOMIC\_LOCAL\_CLEAR(addr, bits)
   #define SDK\_ATOMIC\_LOCAL\_TOGGLE(addr, bits)
- #define SDK\_ATOMIC\_LOCAL\_CLEAR\_AND\_SET(addr, clearBits, setBits)

#### **Enumeration Type Documentation**

#### **Macro Definition Documentation**

- 9.2.1 #define MAKE\_STATUS( *group*, *code* ) ((((group)\*100) + (code)))
- 9.2.2 #define MAKE\_VERSION( major, minor, bugfix ) (((major) << 16) | ((minor) << 8) | (bugfix))
- 9.2.3 #define FSL\_COMMON\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 9))
- 9.2.4 #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_NONE 0U
- 9.2.5 #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_UART 1U
- 9.2.6 #define DEBUG CONSOLE DEVICE TYPE LPUART 2U
- 9.2.7 #define DEBUG CONSOLE DEVICE TYPE LPSCI 3U
- 9.2.8 #define DEBUG CONSOLE DEVICE TYPE USBCDC 4U
- 9.2.9 #define DEBUG CONSOLE DEVICE TYPE FLEXCOMM 5U
- 9.2.10 #define DEBUG CONSOLE DEVICE TYPE IUART 6U
- 9.2.11 #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_VUSART 7U
- 9.2.12 #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_MINI\_USART 8U
- 9.2.13 #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_SWO 9U
- 9.2.14 #define ARRAY\_SIZE(x) (sizeof(x) / sizeof((x)[0]))

## **Typedef Documentation**

9.3.1 typedef int32 t status\_t

## **Enumeration Type Documentation**

9.4.1 enum \_status\_groups

Enumerator

*kStatusGroup\_Generic* Group number for generic status codes.

MCUXpresso SDK API Reference Manual

#### **Enumeration Type Documentation**

kStatusGroup\_FLASH Group number for FLASH status codes.

kStatusGroup\_LPSPI Group number for LPSPI status codes.

kStatusGroup\_FLEXIO\_SPI Group number for FLEXIO SPI status codes.

kStatusGroup\_DSPI Group number for DSPI status codes.

kStatusGroup\_FLEXIO\_UART Group number for FLEXIO UART status codes.

kStatusGroup\_FLEXIO\_I2C Group number for FLEXIO I2C status codes.

kStatusGroup\_LPI2C Group number for LPI2C status codes.

kStatusGroup\_UART Group number for UART status codes.

kStatusGroup\_I2C Group number for UART status codes.

kStatusGroup\_LPSCI Group number for LPSCI status codes.

kStatusGroup\_LPUART Group number for LPUART status codes.

kStatusGroup\_SPI Group number for SPI status code.

kStatusGroup\_XRDC Group number for XRDC status code.

kStatusGroup\_SEMA42 Group number for SEMA42 status code.

kStatusGroup\_SDHC Group number for SDHC status code.

kStatusGroup\_SDMMC Group number for SDMMC status code.

**kStatusGroup\_SAI** Group number for SAI status code.

kStatusGroup\_MCG Group number for MCG status codes.

kStatusGroup\_SCG Group number for SCG status codes.

kStatusGroup SDSPI Group number for SDSPI status codes.

kStatusGroup\_FLEXIO\_I2S Group number for FLEXIO I2S status codes.

kStatusGroup\_FLEXIO\_MCULCD Group number for FLEXIO LCD status codes.

kStatusGroup\_FLASHIAP Group number for FLASHIAP status codes.

**kStatusGroup FLEXCOMM 12C** Group number for FLEXCOMM 12C status codes.

kStatusGroup I2S Group number for I2S status codes.

**kStatusGroup\_IUART** Group number for IUART status codes.

kStatusGroup\_CSI Group number for CSI status codes.

kStatusGroup MIPI DSI Group number for MIPI DSI status codes.

kStatusGroup\_SDRAMC Group number for SDRAMC status codes.

kStatusGroup\_POWER Group number for POWER status codes.

kStatusGroup\_ENET Group number for ENET status codes.

kStatusGroup\_PHY Group number for PHY status codes.

kStatusGroup TRGMUX Group number for TRGMUX status codes.

**kStatusGroup\_SMARTCARD** Group number for SMARTCARD status codes.

**kStatusGroup\_LMEM** Group number for LMEM status codes.

kStatusGroup QSPI Group number for QSPI status codes.

kStatusGroup\_DMA Group number for DMA status codes.

kStatusGroup\_EDMA Group number for EDMA status codes.

kStatusGroup\_DMAMGR Group number for DMAMGR status codes.

**kStatusGroup\_FLEXCAN** Group number for FlexCAN status codes.

kStatusGroup\_LTC Group number for LTC status codes.

**kStatusGroup\_FLEXIO\_CAMERA** Group number for FLEXIO CAMERA status codes.

kStatusGroup LPC SPI Group number for LPC SPI status codes.

kStatusGroup\_LPC\_USART Group number for LPC\_USART status codes.

*kStatusGroup\_DMIC* Group number for DMIC status codes.

### MCUXpresso SDK API Reference Manual

#### **Enumeration Type Documentation**

kStatusGroup\_SDIF Group number for SDIF status codes.

kStatusGroup\_SPIFI Group number for SPIFI status codes.

*kStatusGroup\_OTP* Group number for OTP status codes.

kStatusGroup\_MCAN Group number for MCAN status codes.

kStatusGroup CAAM Group number for CAAM status codes.

kStatusGroup ECSPI Group number for ECSPI status codes.

kStatusGroup\_USDHC Group number for USDHC status codes.

kStatusGroup\_LPC\_I2C Group number for LPC\_I2C status codes.

kStatusGroup DCP Group number for DCP status codes.

**kStatusGroup\_MSCAN** Group number for MSCAN status codes.

kStatusGroup\_ESAI Group number for ESAI status codes.

kStatusGroup FLEXSPI Group number for FLEXSPI status codes.

**kStatusGroup\_MMDC** Group number for MMDC status codes.

**kStatusGroup\_PDM** Group number for MIC status codes.

kStatusGroup\_SDMA Group number for SDMA status codes.

**kStatusGroup\_ICS** Group number for ICS status codes.

kStatusGroup\_SPDIF Group number for SPDIF status codes.

kStatusGroup\_LPC\_MINISPI Group number for LPC\_MINISPI status codes.

kStatusGroup\_HASHCRYPT Group number for Hashcrypt status codes.

kStatusGroup\_LPC\_SPI\_SSP Group number for LPC\_SPI\_SSP status codes.

**kStatusGroup\_I3C** Group number for I3C status codes.

kStatusGroup LPC 12C 1 Group number for LPC 12C 1 status codes.

**kStatusGroup\_NOTIFIER** Group number for NOTIFIER status codes.

**kStatusGroup DebugConsole** Group number for debug console status codes.

kStatusGroup SEMC Group number for SEMC status codes.

kStatusGroup\_ApplicationRangeStart Starting number for application groups.

**kStatusGroup\_IAP** Group number for IAP status codes.

kStatusGroup SFA Group number for SFA status codes.

kStatusGroup\_SPC Group number for SPC status codes.

kStatusGroup PUF Group number for PUF status codes.

kStatusGroup\_TOUCH\_PANEL Group number for touch panel status codes.

kStatusGroup\_HAL\_GPIO Group number for HAL GPIO status codes.

kStatusGroup HAL UART Group number for HAL UART status codes.

**kStatusGroup\_HAL\_TIMER** Group number for HAL TIMER status codes.

kStatusGroup\_HAL\_SPI Group number for HAL SPI status codes.

kStatusGroup HAL 12C Group number for HAL 12C status codes.

**kStatusGroup\_HAL\_FLASH** Group number for HAL FLASH status codes.

**kStatusGroup\_HAL\_PWM** Group number for HAL PWM status codes.

kStatusGroup HAL RNG Group number for HAL RNG status codes.

kStatusGroup\_TIMERMANAGER Group number for TiMER MANAGER status codes.

kStatusGroup\_SERIALMANAGER Group number for SERIAL MANAGER status codes.

**kStatusGroup\_LED** Group number for LED status codes.

**kStatusGroup BUTTON** Group number for BUTTON status codes.

kStatusGroup EXTERN EEPROM Group number for EXTERN EEPROM status codes.

kStatusGroup\_SHELL Group number for SHELL status codes.

**kStatusGroup\_MEM\_MANAGER** Group number for MEM MANAGER status codes.

kStatusGroup\_LIST Group number for List status codes.

kStatusGroup\_OSA Group number for OSA status codes.

kStatusGroup\_COMMON\_TASK Group number for Common task status codes.

kStatusGroup\_MSG Group number for messaging status codes.

kStatusGroup\_SDK\_OCOTP Group number for OCOTP status codes.

**kStatusGroup\_SDK\_FLEXSPINOR** Group number for FLEXSPINOR status codes.

kStatusGroup\_CODEC Group number for codec status codes.

kStatusGroup ASRC Group number for codec status ASRC.

**kStatusGroup\_OTFAD** Group number for codec status codes.

kStatusGroup\_SDIOSLV Group number for SDIOSLV status codes.

kStatusGroup MECC Group number for MECC status codes.

**kStatusGroup\_ENET\_QOS** Group number for ENET\_QOS status codes.

kStatusGroup\_LOG Group number for LOG status codes.

### 9.4.2 anonymous enum

#### Enumerator

kStatus\_Success Generic status for Success.

kStatus Fail Generic status for Fail.

kStatus ReadOnly Generic status for read only failure.

kStatus\_OutOfRange Generic status for out of range access.

**kStatus\_InvalidArgument** Generic status for invalid argument check.

kStatus Timeout Generic status for timeout.

kStatus\_NoTransferInProgress Generic status for no transfer in progress.

#### **Function Documentation**

### 9.5.1 static status\_t EnableIRQ ( IRQn\_Type interrupt ) [inline], [static]

Enable LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only enables the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL\_FEATURE\_NUMBER\_OF\_LEVEL1\_INT\_VECTORS.

MCUXpresso SDK API Reference Manual

interrupt	The IRQ number.
-----------	-----------------

#### Return values

kStatus_Success	Interrupt enabled successfully
kStatus_Fail	Failed to enable the interrupt

#### 9.5.2 static status\_t DisableIRQ (IRQn Type interrupt) [inline], [static]

Disable LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only disables the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL\_FEATURE\_NUMBER\_OF\_LEVEL1\_INT\_VECTORS.

#### **Parameters**

interrupt	The IRQ number.
-----------	-----------------

#### Return values

kStatus_Success	Interrupt disabled successfully
kStatus_Fail	Failed to disable the interrupt

## 9.5.3 static uint32\_t DisableGlobalIRQ (void ) [inline], [static]

Disable the global interrupt and return the current primask register. User is required to provided the primask register for the EnableGlobalIRQ().

#### Returns

Current primask value.

### 9.5.4 static void EnableGlobalIRQ (uint32\_t primask) [inline], [static]

Set the primask register with the provided primask value but not just enable the primask. The idea is for the convenience of integration of RTOS. some RTOS get its own management mechanism of primask. User is required to use the <a href="EnableGlobalIRQ">EnableGlobalIRQ</a>() and <a href="DisableGlobalIRQ">DisableGlobalIRQ</a>() in pair.

#### **MCUXpresso SDK API Reference Manual**

103

#### **Parameters**

primask	value of primask register to be restored. The primask value is supposed to be provided
	by the DisableGlobalIRQ().

## 9.5.5 void\* SDK\_Malloc ( size\_t size, size\_t alignbytes )

This is provided to support the dynamically allocated memory used in cache-able region.

#### **Parameters**

size	The length required to malloc.
alignbytes	The alignment size.

#### Return values

The	allocated memory.
-----	-------------------

## 9.5.6 void SDK\_Free ( void \* ptr )

#### **Parameters**

ptr	The memory to be release.
-----	---------------------------

## 9.5.7 void SDK\_DelayAtLeastUs ( uint32\_t delayTime\_us, uint32\_t coreClock\_Hz )

Please note that, this API uses while loop for delay, different run-time environments make the time not precise, if precise delay count was needed, please implement a new delay function with hardware timer.

#### **Parameters**

delayTime_us	Delay time in unit of microsecond.
coreClock_Hz	Core clock frequency with Hz.

## Chapter 10

## **ASRC:** Asynchronous sample rate converter

### **Overview**

The MCUXpresso SDK provides a peripheral driver for the Asynchronous sample rate converter module of MCUXpresso SDK devices.

The Asynchronous sample rate converter support convert between sample rate:  $kASRC\_SampleRate\_-8000 = 8000$ , /\*! < 8K sample rate

#### **Modules**

ASRC Driver

#### **ASRC Driver**

#### 10.2.1 Overview

#### **Data Structures**

```
    struct asrc data format t

     asrc context data format More...

    struct asrc_access_ctrl_t

     asrc context access control The ASRC provides interleaving support in hardware to ensure that a variety
     of sample source can be internally combined tp confir with this format. More...

    struct asrc_context_input_config_t

     asrc context input configuration More...
• struct asrc context output config t
     asrc context output configuration More...

    struct asrc_context_prefilter_config_t

     asrc context prefilter configuration More...
• struct asrc_context_resampler_config_t
     asrc context resampler configuration More...
struct asrc_context_config_t
     asrc context configuration More...
• struct asrc transfer t
     ASRC transfer. More...
```

#### **Macros**

- #define FSL\_ASRC\_INPUT\_FIFO\_DEPTH (128U)

  ASRC fifo depth.
- #define ASRC\_SUPPORT\_MAXIMUM\_CONTEXT\_PROCESSOR\_NUMBER 4U ASRC support maximum channel number of context.

#### **Enumerations**

```
    enum {
        kStatus_ASRCIdle = MAKE_STATUS(kStatusGroup_ASRC, 0),
        kStatus_ASRCBusy = MAKE_STATUS(kStatusGroup_ASRC, 1),
        kStatus_ASRCInvalidArgument = MAKE_STATUS(kStatusGroup_ASRC, 2),
        kStatus_ASRCConfigureFailed = MAKE_STATUS(kStatusGroup_ASRC, 3),
        kStatus_ASRCConvertError = MAKE_STATUS(kStatusGroup_ASRC, 4),
        kStatus_ASRCNotSupport = MAKE_STATUS(kStatusGroup_ASRC, 5),
        kStatus_ASRCQueueFull = MAKE_STATUS(kStatusGroup_ASRC, 6),
        kStatus_ASRCQueueIdle = MAKE_STATUS(kStatusGroup_ASRC, 7),
        kStatus_ASRCLoadFirmwareFailed = MAKE_STATUS(kStatusGroup_ASRC, 8),
        kStatus_ASRCResamplerConfigureFailed = MAKE_STATUS(kStatusGroup_ASRC, 9),
        kStatus_ASRCPrefilterConfigureFailed = MAKE_STATUS(kStatusGroup_ASRC, 10) }
        ASRC return status, _asrc_status.
```

```
• enum asrc context t {
 kASRC\_Context0 = 0,
 kASRC Context1 = 1,
 kASRC\_Context2 = 2,
 kASRC Context3 = 3 }
    asrc context id

    enum {

 kASRC_Context0InputFifoOverflow = 1U,
 kASRC Context1InputFifoOverflow = 1U << 1U,
 kASRC Context2InputFifoOverflow = 1U << 2U,
 kASRC_Context3InputFifoOverflow = 1U << 3U,
 kASRC_Context0OutFifoReadEmpty = 1U << 4U,
 kASRC_Context1OutFifoReadEmpty = 1U << 5U,
 kASRC_Context2OutFifoReadEmpty = 1U << 6U,
 kASRC Context3OutFifoReadEmpty = 1U << 7U,
 kASRC_Context0RunStopDone = 1U << 8U,
 kASRC Context1RunStopDone = 1U << 9U,
 kASRC Context2RunStopDone = 1U << 10U,
 kASRC_Context3RunStopDone = 1U << 11U,
 kASRC_ContextAllInterruptStatus = 0xFFFU }
    The ASRC interrupt enable flag, _asrc_interrupt_mask.
• enum {
 kASRC_FifoStatusInputFifoWatermarkFlag,
 kASRC FifoStatusOutputFifoWatermarkFlag }
    ASRC fifo status, _asrc_fifo_status.
enum asrc_data_endianness_t {
 kASRC DataEndianLittle = 0U,
 kASRC_DataEndianBig = 1U }
    arsc data endianness
enum asrc_data_width_t {
 kASRC DataWidth32Bit = 3U,
 kASRC_DataWidth24Bit = 2U,
 kASRC_DataWidth20Bit = 1U,
 kASRC DataWidth16Bit = 0U }
    data width
enum asrc_data_type_t {
 kASRC_DataTypeInteger = 0U,
 kASRC_DataTypeFloat = 1U }
    data type
enum asrc_data_sign_t {
 kASRC_DataSigned = 0U,
 kASRC_DataUnsigned = 1U }
    sign extension
enum asrc_sampleBuffer_init_mode_t {
 kASRC_SampleBufferNoPreFillOnInit = 0U,
 kASRC_SampleBufferFillFirstSampleOnInit,
```

MCUXpresso SDK API Reference Manual

```
kASRC SampleBufferFillZeroOnInit = 2U }
    asrc prefilter and resampler sample buffer init mode
enum asrc_sampleBuffer_stop_mode_t {
 kASRC SampleBufferFillLastSampleOnStop.
 kASRC SampleBufferFillZeroOnStop = 1U }
    asrc prefilter and resampler sample buffer stop mode
enum asrc_prefilter_stage1_result_t {
 kASRC_PrefilterStage1ResultInt = 0U,
 kASRC_PrefilterStage1ResultFloat = 1U }
    ASRC prefilter stage1 result format.
enum asrc_resampler_taps_t {
 kASRC_ResamplerTaps_32 = 32U,
 kASRC_ResamplerTaps_64 = 64U,
 kASRC_ResamplerTaps_128 = 128U }
    ASRC resampler taps.
• enum {
 kASRC_SampleRate_8000 = 8000,
 kASRC_SampleRate_11025 = 11025,
 kASRC_SampleRate_12000 = 12000,
 kASRC SampleRate 16000 = 16000,
 kASRC_SampleRate_22050 = 22050,
 kASRC_SampleRate_24000 = 24000,
 kASRC SampleRate 32000 = 32000,
 kASRC_SampleRate_44100 = 44100,
 kASRC_SampleRate_48000 = 48000,
 kASRC_SampleRate_64000 = 64000,
 kASRC_SampleRate_88200 = 88200,
 kASRC SampleRate 96000 = 96000,
 kASRC_SampleRate_128000 = 128000,
 kASRC_SampleRate_176400 = 176400,
 kASRC SampleRate 192000 = 192000,
 kASRC_SampleRate_256000 = 256000,
 kASRC_SampleRate_352800 = 352800,
 kASRC SampleRate 384000 = 384000,
 kASRC SampleRate 768000 = 768000 }
    ASRC support sample rate, _asrc_sample_rate.
```

#### **Driver version**

• #define FSL\_ASRC\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 3)) *Version 2.0.3.* 

#### Initialization and deinitialization

• uint32\_t ASRC\_GetInstance (ASRC\_Type \*base)

#### MCUXpresso SDK API Reference Manual

Get instance number of the ASRC peripheral.
• void ASRC\_Init (ASRC\_Type \*base)

brief Initializes the asrc peripheral.

• void ASRC\_Deinit (ASRC\_Type \*base)

De-initializes the ASRC peripheral.

• void ASRC GetContextDefaultConfig (asrc context config t \*config, uint32 t channels, uint32 t inSampleRate, uint32 t outSampleRate)

ASRC get context default configuration.

• status\_t ASRC\_SetContextConfig (ASRC\_Type \*base, asrc\_context\_t context, asrc\_context\_config t \*config)

ASRC configure context.

• status t ASRC SetContextOutputConfig (ASRC Type \*base, asrc context t context, asrc context \_output\_config\_t \*config)

ASRC configure context output.

• status\_t ASRC\_SetContextInputConfig (ASRC\_Type \*base, asrc\_context\_t context, asrc\_context\_input config t \*config)

ASRC configure context input.

- static void ASRC\_EnableContextRun (ASRC\_Type \*base, asrc\_context\_t context, bool enable) ASRC context enable run.
- static void ASRC\_EnableContextRunStop (ASRC\_Type \*base, asrc\_context\_t context, bool enable) ASRC context enable run stop.
- static void ASRC EnableContextInDMA (ASRC\_Type \*base, asrc\_context\_t context, bool enable) ASRC context input DMA request enable.
- static void ASRC\_EnableContextOutDMA (ASRC\_Type \*base, asrc\_context\_t context, bool enable)

ASRC context output DMA request enable.

- static void ASRC\_EnablePreFilterBypass (ASRC\_Type \*base, asrc\_context\_t context, bool bypass) ASRC prefilter bypass mode This function enable or disable the ASRC prefilter bypass mode.
- static void ASRC\_EnableResamplerBypass (ASRC\_Type \*base, asrc\_context\_t context, bool bypass)

ASRC resampler bypass mode This function enable or disable the ASRC resampler bypass mode.

• static void ASRC SetContextChannelNumber (ASRC Type \*base, asrc context t context, uint32 t channels)

ASRC set context channel number.

• uint32\_t ASRC\_GetContextOutSampleSize (uint32\_t inSampleRate, uint32\_t inSamplesSize, uint32 t inWidth, uint32 t outSampleRate, uint32 t outWidth)

ASRC get output sample count.

#### Interrupts

- static void ASRC\_EnableInterrupt (ASRC\_Type \*base, uint32\_t mask)
  - ASRC interrupt enable This function enable the ASRC interrupt with the provided mask.
- static void ASRC\_DisableInterrupt (ASRC\_Type \*base, uint32\_t mask)

ASRC interrupt disable This function disable the ASRC interrupt with the provided mask.

MCUXpresso SDK API Reference Manual NXP Semiconductors 109

#### **Status**

- static uint32\_t ASRC\_GetInterruptStatus (ASRC\_Type \*base)

  Gets the ASRC interrupt status flag state.
- static void ASRC\_ClearInterruptStatus (ASRC\_Type \*base, uint32\_t status) clear the ASRC interrupt status flag state.
- static uint32\_t ASRC\_GetFifoStatus (ASRC\_Type \*base, asrc\_context\_t context) Gets the ASRC fifo status flag.

#### fifo Operations

- static void ASRC\_WriteContextFifo (ASRC\_Type \*base, asrc\_context\_t context, uint32\_t data) write the ASRC context fifo.
- static uint32\_t ASRC\_ReadContextFifo (ASRC\_Type \*base, asrc\_context\_t context) read the ASRC context fifo.
- static uint32\_t ASRC\_GetWriteContextFifoAddr (ASRC\_Type \*base, asrc\_context\_t context) Get ASRC write fifo address.
- static uint32\_t AŠŘC\_GetReadContextFifoAddr (ASRC\_Type \*base, asrc\_context\_t context) Get the ASRC read context fifo address.
- uint32\_t ASRC\_ReadFIFORemainedSample (ASRC\_Type \*base, asrc\_context\_t context, uint32\_t \*outAddr, uint32\_t outWidth, uint32\_t sampleCount)

  Get the ASRC read fifo remained samples.

#### **Transactional**

status\_t ASRC\_TransferBlocking (ASRC\_Type \*base, asrc\_context\_t context, asrc\_transfer\_t \*xfer)

ASRC blocking convert audio sample rate.

#### 10.2.2 Data Structure Documentation

#### 10.2.2.1 struct asrc data format t

#### **Data Fields**

- uint8 t dataPosition
  - context input data sample position
- asrc\_data\_endianness\_t dataEndianness
  - context input data endianness
- asrc\_data\_width\_t dataWidth
  - context input data width
- asrc\_data\_type\_t dataType
  - context input data type
- asrc\_data\_sign\_t dataSign

context input data signed or unsigned

#### MCUXpresso SDK API Reference Manual

#### 10.2.2.2 struct asrc\_access\_ctrl\_t

The interleave patter is controlled using 3 register fields: GROUP\_LENGTH, ACCESS\_LENGTH, ITE-RATIONIS. This is intended to support hardware configurations which distribute a single context across samples from multiple audio sources. Take a example as below: accessGroupLen = 6, the sample group length is 6 samples accessIterations = 2, the 2 sequential ACCESS\_LENGTH read from single source accessLen = 2, the 2 samples fetch from one source.

#### **Data Fields**

- uint8\_t accessIterations number of sequential fetches per source
- uint8\_t accessGroupLen

number of channels in a context

• uint8\_t accessLen

number of channels per source1

#### 10.2.2.3 struct asrc\_context\_input\_config\_t

#### **Data Fields**

- uint32\_t sampleRate
  - input audio data sample rate
- uint8\_t watermark
  - input water mark per samples
- asrc\_access\_ctrl\_t accessCtrl
  - input access control
- asrc data format t dataFormat

input data format

#### 10.2.2.4 struct asrc\_context\_output\_config\_t

#### **Data Fields**

- uint32\_t sampleRate
  - output audio data sample rate
- uint8\_t watermark
  - output water mark per samples
- asrc access ctrl t accessCtrl
  - output access control
- asrc\_data\_format\_t dataFormat
  - output data format
- bool enableDither
  - output path contains a TPDF dither function.
- bool enableIEC60958
  - output IEC60958 bit field insertion enable

NXP Semiconductors 111

### MCUXpresso SDK API Reference Manual

#### 10.2.2.4.0.1 Field Documentation

#### 10.2.2.4.0.1.1 bool asrc\_context\_output\_config\_t::enableDither

The dither function support all fixed output modes(16, 20, 24, 32bits) dither is not supported in 32bit floating point output mode

#### 10.2.2.5 struct asrc\_context\_prefilter\_config\_t

#### **Data Fields**

- asrc\_sampleBuffer\_init\_mode\_t initMode
  - prefilter initial mode
- asrc\_sampleBuffer\_stop\_mode\_t stopMode

prefilter stop mode

asrc\_prefilter\_stage1\_result\_t stage1Result

stage1 data store format

- uint32\_t filterSt1Taps
  - prefilter stage1 taps
- uint32\_t filterSt2Taps
  - prefilter stage2 taps
- uint32\_t filterSt1Exp
  - prefilter stage1 expansion factor
- const uint32\_t \* filterCoeffAddress

prefilter coeff address

#### 10.2.2.6 struct asrc\_context\_resampler\_config\_t

#### **Data Fields**

- asrc\_sampleBuffer\_init\_mode\_t initMode
  - initial mode
- asrc\_sampleBuffer\_stop\_mode\_t stopMode

resampler stop mode

asrc\_resampler\_taps\_t tap

resampleer taps

- uint32\_t filterPhases
  - interpolation phases
- uint64\_t filterCenterTap

interpolation center tap

const uint32\_t \* filterCoeffAddress

interpolation coeff address

#### 10.2.2.7 struct asrc\_context\_config\_t

#### **Data Fields**

• uint8\_t contextChannelNums

context channel numbers

asrc\_context\_input\_config\_t contextInput

context input configuration

asrc\_context\_output\_config\_t contextOutput

context output configuration

- asrc\_context\_prefilter\_config\_t contextPrefilter context pre filter configuration
- asrc\_context\_resampler\_config\_t contextResampler context resampler configuration

#### 10.2.2.8 struct asrc\_transfer\_t

#### **Data Fields**

- uint32 t \* inDataAddr
  - address of audio data to be converted
- uint32 t inĎataSize

size of the audio data

- uint32\_t \* outDataAddr
  - address of audio data that is been converted
- uint32\_t outDataSize

size of the audio data

## **10.2.3 Enumeration Type Documentation**

#### 10.2.3.1 anonymous enum

#### Enumerator

kStatus\_ASRCIdle ASRC is idle.

kStatus ASRCBusy ASRC is busy.

kStatus\_ASRCInvalidArgument ASRC invalid argument.

kStatus\_ASRCConfigureFailed ASRC configure failed.

kStatus\_ASRCConvertError ASRC convert error failed.

kStatus\_ASRCNotSupport ASRC not support.

kStatus\_ASRCQueueFull ASRC queue full.

kStatus\_ASRCQueueIdle ASRC quue idle.

kStatus ASRCLoadFirmwareFailed ASRC load firmware failed.

kStatus ASRCResamplerConfigureFailed ASRC resampler configured failed.

kStatus\_ASRCPrefilterConfigureFailed ASRC prefilter configured failed.

#### 10.2.3.2 enum asrc\_context\_t

#### Enumerator

kASRC Context0 Context 0 value.

#### MCUXpresso SDK API Reference Manual

```
kASRC_Context1 Context 1 value.kASRC_Context2 Context 2 value.kASRC Context3 Context 3 value.
```

#### 10.2.3.3 anonymous enum

#### Enumerator

```
kASRC_Context1InputFifoOverflow context 0 input fifo overflow context 1 input fifo overflow context 1 input fifo overflow context 2 input fifo overflow context 3 input fifo overflow context 3 input fifo overflow context 3 input fifo overflow context 0 out fifo read empty context 1 out fifo read empty context 2 out fifo read empty context 2 out fifo read empty context 3 out fifo read empty context 0 run stop done interrupt context 1 run stop done interrupt context 1 run stop done interrupt context 2 run stop done interrupt context 3 run stop done interrupt context
```

### 10.2.3.4 anonymous enum

#### Enumerator

```
kASRC_FifoStatusInputFifoWatermarkFlag input water mark flag raised kASRC_FifoStatusOutputFifoWatermarkFlag output water mark flag raised
```

#### 10.2.3.5 enum asrc\_data\_endianness\_t

#### Enumerator

```
kASRC_DataEndianLittle context data little endiankASRC_DataEndianBig context data big endian
```

#### 10.2.3.6 enum asrc\_data\_width\_t

#### Enumerator

```
kASRC_DataWidth32Bit data width 32bitkASRC_DataWidth24Bit data width 24bitkASRC_DataWidth20Bit data width 20bitkASRC_DataWidth16Bit data width 16bit
```

#### MCUXpresso SDK API Reference Manual

115

#### 10.2.3.7 enum asrc\_data\_type\_t

#### Enumerator

kASRC\_DataTypeInteger data type intkASRC\_DataTypeFloat data type float, single precision floating point format

#### 10.2.3.8 enum asrc\_data\_sign\_t

#### Enumerator

kASRC\_DataSigned input data is signedkASRC\_DataUnsigned input data is unsinged

### 10.2.3.9 enum asrc\_sampleBuffer\_init\_mode\_t

#### Enumerator

kASRC\_SampleBufferNoPreFillOnInit do not pre-fill

*kASRC\_SampleBufferFillFirstSampleOnInit* replicate the first sample to fill the right half of the sample buffer

kASRC\_SampleBufferFillZeroOnInit zero fill the right half og the sample buffer

#### 10.2.3.10 enum asrc\_sampleBuffer\_stop\_mode\_t

#### Enumerator

**kASRC\_SampleBufferFillLastSampleOnStop** replicate the last sample to fill the left half of the sample buffer

*kASRC\_SampleBufferFillZeroOnStop* zero fill the left half of the sample buffer

#### 10.2.3.11 enum asrc\_prefilter\_stage1\_result\_t

#### Enumerator

kASRC\_PrefilterStage1ResultInt prefilter stage1 results are stored in 32 bit int format kASRC\_PrefilterStage1ResultFloat prefilter stage1 results are stored in 32 bit float format

#### 10.2.3.12 enum asrc\_resampler\_taps\_t

#### Enumerator

```
kASRC_ResamplerTaps_32 resampler taps 32kASRC_ResamplerTaps_64 resampler taps 64kASRC_ResamplerTaps_128 resampler taps 128
```

#### 10.2.3.13 anonymous enum

#### Enumerator

```
kASRC SampleRate 8000 8K sample rate
kASRC_SampleRate_11025 11025 sample rate
kASRC_SampleRate_12000 12K sample rate
kASRC SampleRate 16000 16K sample rate
kASRC_SampleRate_22050 22.05K sample rate
kASRC_SampleRate_24000 24K sample rate
kASRC_SampleRate_32000 32K sample rate
kASRC SampleRate 44100 44.1K sample rate
kASRC SampleRate 48000 48K sample rate
kASRC_SampleRate_64000 64K sample rate
kASRC_SampleRate_88200 88.2K sample rate
kASRC SampleRate 96000 96K sample rate
kASRC_SampleRate_128000 128K sample rate
kASRC_SampleRate_176400 176K sample rate
kASRC_SampleRate_192000
                          256K sample rate
kASRC SampleRate 256000
                          256K sample rate
kASRC_SampleRate_352800
                          352.8K sample rate
kASRC_SampleRate_384000
                          384K sample rate
kASRC_SampleRate_768000 768K sample rate
```

#### 10.2.4 Function Documentation

#### 10.2.4.1 uint32 t ASRC GetInstance ( ASRC Type \* base )

#### **Parameters**

base	ASRC base pointer.
------	--------------------

### 10.2.4.2 void ASRC\_Init ( ASRC\_Type \* base )

This API gates the asrc clock. The asrc module can't operate unless ASRC\_Init is called to enable the clock.

param base asrc base pointer.

### 10.2.4.3 void ASRC\_Deinit ( ASRC\_Type \* base )

This API gates the ASRC clock and disable ASRC module. The ASRC module can't operate unless ASRC\_Init

#### **Parameters**

base	ASRC base pointer.
buse	Tiske base pointer.

## 10.2.4.4 void ASRC\_GetContextDefaultConfig ( asrc\_context\_config\_t \* config, uint32\_t channels, uint32\_t inSampleRate, uint32\_t outSampleRate )

#### **Parameters**

config	ASRC context configuration pointer.
channels	input audio data channel numbers.
inSampleRate	input sample rate.
outSampleRate	output sample rate.

## 10.2.4.5 status\_t ASRC\_SetContextConfig ( ASRC\_Type \* base, asrc\_context\_t context, asrc\_context\_config\_t \* config )

#### **Parameters**

base	ASRC base pointer.	
context	index of asrc context, reference asrc_context_t.	
config	ASRC context configuration pointer.	

#### Return values

MCUXpresso SDK API Reference Manual

kStatus_InvalidArgument	invalid parameters.	kStatus_ASRCConfigureFailed context configure
	failed. kStatus_Succe	ss context configure success.

## 10.2.4.6 status\_t ASRC\_SetContextOutputConfig ( ASRC\_Type \* base, asrc\_context\_t context, asrc\_context\_output\_config\_t \* config )

#### **Parameters**

base	ASRC base pointer.	
context	index of asrc context, reference asrc_context_t.	
config	ASRC context output configuration pointer.	

## 10.2.4.7 status\_t ASRC\_SetContextInputConfig ( ASRC\_Type \* base, asrc\_context\_t context, asrc\_context\_input\_config\_t \* config\_)

#### **Parameters**

base	ASRC base pointer.	
context	index of asrc context, reference asrc_context_t.	
config	ASRC context input configuration pointer.	

## 10.2.4.8 static void ASRC\_EnableContextRun ( ASRC\_Type \* base, asrc\_context\_t context, bool enable ) [inline], [static]

All control fileds associated with a context must be stable prior to setting context run enable.

#### **Parameters**

base	ASRC base pointer.
context	ASRC context index.
enable	true is enable, inform the datapath begin processing sample data for the context. false is disable, data processing will halt immediately.

## 10.2.4.9 static void ASRC\_EnableContextRunStop ( ASRC\_Type \* base, asrc\_context\_t context, bool enable ) [inline], [static]

This function used to flush the ASRC pipeline and completely end processing for a context.

#### **MCUXpresso SDK API Reference Manual**

119

#### **Parameters**

base	ASRC base pointer.
context	ASRC context index.
enable	true is enable, false is disable.

## 10.2.4.10 static void ASRC\_EnableContextInDMA ( ASRC\_Type \* base, asrc\_context\_t context, bool enable ) [inline], [static]

#### **Parameters**

base	ASRC base pointer.
context	ASRC context index.
enable	true is enable, false is disable.

## 10.2.4.11 static void ASRC\_EnableContextOutDMA ( ASRC\_Type \* base, asrc\_context\_t context, bool enable ) [inline], [static]

#### Parameters

base	ASRC base pointer.
context	ASRC context index.
enable	true is enable, false is disable.

## 10.2.4.12 static void ASRC\_EnablePreFilterBypass ( ASRC\_Type \* base, asrc\_context\_t context, bool bypass ) [inline], [static]

#### Parameters

base	ASRC peripheral base address.
context	context processor number.
bypass	true is bypass, false is normal mode.

## 10.2.4.13 static void ASRC\_EnableResamplerBypass ( ASRC\_Type \* base, asrc\_context\_t context, bool bypass ) [inline], [static]

#### **Parameters**

base	ASRC peripheral base address.
context	context processor number.
bypass	true is bypass, false is normal mode.

## 10.2.4.14 static void ASRC\_SetContextChannelNumber ( ASRC\_Type \* base, asrc\_context\_t context, uint32\_t channels ) [inline], [static]

Note: The maximum channel number in one context can not exceed 32.

#### **Parameters**

base	ASRC peripheral base address.
context	context number.
channels	channel number, should <= 32.

## 10.2.4.15 uint32\_t ASRC\_GetContextOutSampleSize ( uint32\_t inSampleRate, uint32\_t inSamplesSize, uint32\_t inWidth, uint32\_t outSampleRate, uint32\_t outWidth )

#### Parameters

inSampleRate	output sample rate.
inSamplesSize	input sample rate.
inWidth	input samples buffer size, the size of buffer should be converted to align with 4 byte .
outSampleRate	input sample width.
outWidth	Output width.

#### Return values

output	samples size.
--------	---------------

## 10.2.4.16 static void ASRC\_EnableInterrupt ( ASRC\_Type \* base, uint32\_t mask ) [inline], [static]

### MCUXpresso SDK API Reference Manual

121

#### **Parameters**

base	ASRC peripheral base address.
mask	The interrupts to enable. Logical OR of _asrc_interrupt_mask.

# 10.2.4.17 static void ASRC\_DisableInterrupt ( ASRC\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	ASRC peripheral base address.
mask	The interrupts to disable. Logical OR of _asrc_interrupt_mask.

## 10.2.4.18 static uint32\_t ASRC\_GetInterruptStatus ( ASRC\_Type \* base ) [inline], [static]

#### Parameters

base	ASRC base pointer
------	-------------------

#### Returns

ASRC Tx status flag value. Use the Status Mask to get the status value needed.

# 10.2.4.19 static void ASRC\_ClearInterruptStatus ( ASRC\_Type \* base, uint32\_t status ) [inline], [static]

#### **Parameters**

base	ASRC base pointer
status status flag to be cleared.	

# 10.2.4.20 static uint32\_t ASRC\_GetFifoStatus ( ASRC\_Type \* base, asrc\_context\_t context ) [inline], [static]

#### **ASRC Driver**

#### **Parameters**

base	ASRC base pointer
context	context id

## 10.2.4.21 static void ASRC\_WriteContextFifo ( ASRC\_Type \* base, asrc\_context\_t context, uint32\_t data ) [inline], [static]

#### Parameters

base	ASRC base pointer.	
context	context id.	
data	data to write.	

# 10.2.4.22 static uint32\_t ASRC\_ReadContextFifo ( ASRC\_Type \* base, asrc\_context\_t context ) [inline], [static]

#### **Parameters**

base	ASRC base pointer.
context	context id.

#### Return values

road	doto
read	uata.

# 10.2.4.23 static uint32\_t ASRC\_GetWriteContextFifoAddr ( ASRC\_Type \* base, asrc\_context\_t context ) [inline], [static]

#### Parameters

base	ASRC base pointer.
context	context id.

123

#### Return values

	write	fifo address.
--	-------	---------------

# 10.2.4.24 static uint32\_t ASRC\_GetReadContextFifoAddr ( ASRC\_Type \* base, asrc\_context\_t context ) [inline], [static]

#### **Parameters**

base	ASRC base pointer.
context	context id.

#### Return values

read	fifo address.

# 10.2.4.25 uint32\_t ASRC\_ReadFIFORemainedSample ( ASRC\_Type \* base, asrc\_context\_t context, uint32\_t \* outAddr, uint32\_t outWidth, uint32\_t sampleCount )

Since the DMA request will be triggered only when the sample group in read fifo is bigger then the watermark, so when the data size cannot be divisible by the (watermark + 1), then part of sample will left in read fifo, application should call this api to get the left samples.

#### **Parameters**

base	ASRC base pointer.
context	context id.
outAddr	address to receive remained sample in read fifo.
outWidth	output data width.
sampleCount	specify the read sample count.

#### Return values

sample	counts actual read from output fifo.
--------	--------------------------------------

#### **ASRC Driver**

## 10.2.4.26 status\_t ASRC\_TransferBlocking ( ASRC\_Type \* base, asrc\_context\_t context, asrc\_transfer\_t \* xfer )

This function depends on the configuration of input and output, so it should be called after the ASRC\_SetContextConfig. The data format it supports: 1.16bit 16bit per sample in input buffer, input buffer size should be calculate as: samples 2U output buffer size can be calculated by call function ASRC\_GetContextOutSampleSize, the parameter outWidth should be 2 2.20bit 24bit per sample in input buffer, input buffer size should be calculate as: samples 3U output buffer size can be calculated by call function ASRC\_GetContextOutSampleSize, the outWidth should be 3. 3.24bit 24bit per sample in input buffer, input buffer size should be calculate as: samples \* 3U output buffer size can be calculated by call function ASRC\_GetContextOutSampleSize, the outWidth should be 3. 4.32bit 32bit per sample in input buffer, input buffer size should be calculate as: samples \* 4U output buffer size can be calculated by call function ASRC\_GetContextOutSampleSize, the outWidth should be 4.

#### **Parameters**

base	ASRC base pointer.
context	context id.
xfer	.xfer configuration.

#### Return values

kStatus_Success.	

### **Chapter 11**

**ECSPI:** Enhanced Configurable Serial Peripheral Interface Driver

### **Overview**

### **Modules**

• ECSPI Driver

#### **ECSPI Driver**

#### 11.2.1 Overview

ECSPI driver includes functional APIs and transactional APIs.

Functional APIs are feature/property target low level APIs. Functional APIs can be used for ECSPI initialization/configuration/operation for optimization/customization purpose. Using the functional API requires the knowledge of the SPI peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. ECSPI functional operation groups provide the functional API set.

Transactional APIs are transaction target high level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional API implementation and write a custom code. All transactional APIs use the spi\_handle\_t as the first parameter. Initialize the handle by calling the SPI\_MasterTransferCreateHandle() or SPI\_SlaveTransferCreateHandle() API.

Transactional APIs support asynchronous transfer. This means that the functions SPI\_MasterTransferNon-Blocking() and SPI\_SlaveTransferNonBlocking() set up the interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the kStatus\_SPI\_Idle status.

### 11.2.2 Typical use case

#### 11.2.2.1 SPI master transfer using polling method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/ecspi

#### 11.2.2.2 SPI master transfer using an interrupt method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/ecspi

#### **Data Structures**

- struct ecspi\_channel\_config\_t
  - ECSPI user channel configure structure. More...
- struct ecspi\_master\_config\_t
  - ECSPI master configure structure. More...
- struct ecspi\_slave\_config\_t
  - ECSPI slave configure structure. More...
- struct ecspi\_transfer\_t
  - ECSPI transfer structure. More...
- struct ecspi master handle t

ECSPI master handle structure. More...

#### **Macros**

- #define ECSPI\_DUMMYDATA (0xFFFFFFFU)

  ECSPI dummy transfer data, the data is sent while txBuff is NULL.
- #define SPI\_RETRY\_TIMES 0U /\* Define to zero means keep waiting until the flag is assert/deassert. \*/

Retry times for waiting flag.

### **Typedefs**

- typedef ecspi\_master\_handle\_t ecspi\_slave\_handle\_t Slave handle is the same with master handle.
- typedef void(\* ecspi\_master\_callback\_t )(ECSPI\_Type \*base, ecspi\_master\_handle\_t \*handle, status\_t status, void \*userData)

ECSPI master callback for finished transmit.

• typedef void(\* ecspi\_slave\_callback\_t)(ECSPI\_Type \*base, ecspi\_slave\_handle\_t \*handle, status\_t status, void \*userData)

ECSPI slave callback for finished transmit.

#### **Enumerations**

```
enum {
 kStatus_ECSPI_Busy = MAKE_STATUS(kStatusGroup_ECSPI, 0),
 kStatus_ECSPI_Idle = MAKE_STATUS(kStatusGroup_ECSPI, 1),
 kStatus_ECSPI_Error = MAKE_STATUS(kStatusGroup_ECSPI, 2),
 kStatus ECSPI HardwareOverFlow = MAKE STATUS(kStatusGroup ECSPI, 3),
 kStatus ECSPI Timeout = MAKE STATUS(kStatusGroup ECSPI, 4) }
    Return status for the ECSPI driver.
enum ecspi_clock_polarity_t {
 kECSPI PolarityActiveHigh = 0x0U,
 kECSPI PolarityActiveLow }
    ECSPI clock polarity configuration.
enum ecspi_clock_phase_t {
 kECSPI_ClockPhaseFirstEdge,
 kECSPI ClockPhaseSecondEdge }
    ECSPI clock phase configuration.
 kECSPI_TxfifoEmptyInterruptEnable = ECSPI_INTREG_TEEN_MASK,
 kECSPI TxFifoDataRequstInterruptEnable = ECSPI INTREG TDREN MASK,
 kECSPI TxFifoFullInterruptEnable = ECSPI INTREG TFEN MASK,
 kECSPI_RxFifoReadyInterruptEnable = ECSPI_INTREG_RREN_MASK,
 kECSPI_RxFifoDataRequstInterruptEnable = ECSPI_INTREG_RDREN_MASK,
 kECSPI_RxFifoFullInterruptEnable = ECSPI_INTREG_RFEN_MASK,
 kECSPI RxFifoOverFlowInterruptEnable = ECSPI INTREG ROEN MASK,
 kECSPI_TransferCompleteInterruptEnable = ECSPI_INTREG_TCEN_MASK,
```

MCUXpresso SDK API Reference Manual

```
kECSPI AllInterruptEnable }
    ECSPI interrupt sources.
• enum {
  kECSPI_TxfifoEmptyFlag = ECSPI_STATREG_TE_MASK,
 kECSPI_TxFifoDataRequstFlag = ECSPI_STATREG_TDR_MASK,
 kECSPI TxFifoFullFlag = ECSPI STATREG TF MASK,
 kECSPI_RxFifoReadyFlag = ECSPI_STATREG_RR_MASK,
 kECSPI_RxFifoDataRequstFlag = ECSPI_STATREG_RDR_MASK,
 kECSPI RxFifoFullFlag = ECSPI STATREG RF MASK,
 kECSPI RxFifoOverFlowFlag = ECSPI STATREG RO MASK,
 kECSPI_TransferCompleteFlag = ECSPI_STATREG_TC_MASK }
    ECSPI status flags.
• enum {
  kECSPI TxDmaEnable = ECSPI DMAREG TEDEN MASK,
 kECSPI RxDmaEnable = ECSPI DMAREG RXDEN MASK,
 kECSPI DmaAllEnable = (ECSPI DMAREG TEDEN MASK | ECSPI DMAREG RXDEN M-
  ASK) }
    ECSPI DMA enable.
enum ecspi_Data_ready_t {
  kECSPI_DataReadyIgnore = 0x0U,
 kECSPI_DataReadyFallingEdge,
 kECSPI DataReadyLowLevel }
    ECSPI SPI RDY signal configuration.
enum ecspi_channel_source_t {
 kECSPI_Channel0 = 0x0U,
 kECSPI_Channel1,
 kECSPI Channel2,
 kECSPI Channel3 }
    ECSPI channel select source.
enum ecspi_master_slave_mode_t {
  kECSPI Slave = 0U,
 kECSPI Master }
    ECSPI master or slave mode configuration.
• enum ecspi_data_line_inactive_state_t {
  kECSPI DataLineInactiveStateHigh = 0x0U,
 kECSPI DataLineInactiveStateLow }
    ECSPI data line inactive state configuration.
enum ecspi_clock_inactive_state_t {
 kECSPI\_ClockInactiveStateLow = 0x0U,
  kECSPI ClockInactiveStateHigh }
    ECSPI clock inactive state configuration.
enum ecspi_chip_select_active_state_t {
 kECSPI_ChipSelectActiveStateLow = 0x0U,
 kECSPI_ChipSelectActiveStateHigh }
    ECSPI active state configuration.
enum ecspi_sample_period_clock_source_t {
 kECSPI\_spiClock = 0x0U,
```

#### kECSPI lowFreqClock }

ECSPI sample period clock configuration.

#### **Functions**

• uint32\_t ECSPI\_GetInstance (ECSPI\_Type \*base) Get the instance for ECSPI module.

#### **Driver version**

• #define FSL\_ECSPI\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 0)) ECSPI driver version.

#### Initialization and deinitialization

void ECSPI\_MasterGetDefaultConfig (ecspi\_master\_config\_t \*config)

Sets the ECSPI configuration structure to default values.

 void ECSPI\_MasterInit (ECSPI\_Type \*base, const ecspi\_master\_config\_t \*config, uint32\_t src-Clock Hz)

*Initializes the ECSPI with configuration.* 

void ECSPI\_SlaveGetDefaultConfig (ecspi\_slave\_config\_t \*config)

Sets the ECSPI configuration structure to default values.

• void ECSPI\_SlaveInit (ECSPI\_Type \*base, const ecspi\_slave\_config\_t \*config)

*Initializes the ECSPI with configuration.* 

• void ECSPI Deinit (ECSPI Type \*base)

De-initializes the ECSPI.

• static void ECSPI\_Enable (ECSPI\_Type \*base, bool enable)

Enables or disables the ECSPI.

#### **Status**

• static uint32\_t ECSPI\_GetStatusFlags (ECSPI\_Type \*base)

Gets the status flag.

• static void ECSPI\_ClearStatusFlags (ECSPI\_Type \*base, uint32\_t mask)

Clear the status flag.

### Interrupts

- static void ECSPI\_EnableInterrupts (ECSPI\_Type \*base, uint32\_t mask) Enables the interrupt for the ECSPI.
- static void ECSPI\_DisableInterrupts (ECSPI\_Type \*base, uint32\_t mask)

  Disables the interrupt for the ECSPI.

#### **Software Reset**

• static void ECSPI\_SoftwareReset (ECSPI\_Type \*base) Software reset.

#### Channel mode check

• static bool ECSPI\_IsMaster (ECSPI\_Type \*base, ecspi\_channel\_source\_t channel) Mode check.

#### **DMA Control**

• static void ECSPI\_EnableDMA (ECSPI\_Type \*base, uint32\_t mask, bool enable) Enables the DMA source for ECSPI.

### **FIFO Operation**

- static uint8 t ECSPI GetTxFifoCount (ECSPI Type \*base)
  - Get the Tx FIFO data count.
- static uint8\_t ECSPI\_GetRxFifoCount (ECSPI\_Type \*base) Get the Rx FIFO data count.

### **Bus Operations**

- static void ECSPI SetChannelSelect (ECSPI Type \*base, ecspi channel source t channel) Set channel select for transfer.
- void ECSPI\_SetChannelConfig (ECSPI\_Type \*base, ecspi\_channel\_source\_t channel, const ecspichannel config t \*config)

Set channel select configuration for transfer.

- void ECSPI SetBaudRate (ECSPI Type \*base, uint32 t baudRate Bps, uint32 t srcClock Hz) Sets the baud rate for ECSPI transfer.
- status\_t ECSPI\_WriteBlocking (ECSPI\_Type \*base, uint32\_t \*buffer, size\_t size) Sends a buffer of data bytes using a blocking method.

• static void ECSPI\_WriteData (ECSPI\_Type \*base, uint32\_t data)

Writes a data into the ECSPI data register.

• static uint32 t ECSPI ReadData (ECSPI Type \*base)

Gets a data from the ECSPI data register.

Initializes the ECSPI master handle.

#### **Transactional**

- void ECSPI\_MasterTransferCreateHandle (ECSPI\_Type \*base, ecspi\_master\_handle\_t \*handle, ecspi master callback t callback, void \*userData)
- status\_t ECSPI\_MasterTransferBlocking (ECSPI\_Type \*base, ecspi\_transfer\_t \*xfer)

#### MCUXpresso SDK API Reference Manual

Transfers a block of data using a polling method.

• status\_t ECSPI\_MasterTransferNonBlocking (ECSPI\_Type \*base, ecspi\_master\_handle\_t \*handle, ecspi\_transfer\_t \*xfer)

Performs a non-blocking ECSPI interrupt transfer.

• status\_t ECSPI\_MasterTransferGetCount (ECSPI\_Type \*base, ecspi\_master\_handle\_t \*handle, size t \*count)

Gets the bytes of the ECSPI interrupt transferred.

- void ECSPI\_MasterTransferAbort (ECSPI\_Type \*base, ecspi\_master\_handle\_t \*handle) Aborts an ECSPI transfer using interrupt.
- void ECSPI\_MasterTransferHandleIRQ (ECSPI\_Type \*base, ecspi\_master\_handle\_t \*handle)

  Interrupts the handler for the ECSPI.
- void ECSPI\_SlaveTransferCreateHandle (ECSPI\_Type \*base, ecspi\_slave\_handle\_t \*handle, ecspi\_slave\_callback\_t callback, void \*userData)

Initializes the ECSPI slave handle.

• static status\_t ECSPI\_SlaveTransferNonBlocking (ECSPI\_Type \*base, ecspi\_slave\_handle\_t \*handle, ecspi\_transfer\_t \*xfer)

Performs a non-blocking ECSPI slave interrupt transfer.

static status\_t ECSPI\_SlaveTransferGetCount (ECSPI\_Type \*base, ecspi\_slave\_handle\_t \*handle, size\_t \*count)

Gets the bytes of the ECSPI interrupt transferred.

- static void ECSPI\_SlaveTransferAbort (ECSPI\_Type \*base, ecspi\_slave\_handle\_t \*handle)

  Aborts an ECSPI slave transfer using interrupt.
- void ECSPI\_SlaveTransferHandleIRQ (ECSPI\_Type \*base, ecspi\_slave\_handle\_t \*handle)

  Interrupts a handler for the ECSPI slave.

#### 11.2.3 Data Structure Documentation

#### 11.2.3.1 struct ecspi channel config t

#### **Data Fields**

 ecspi\_master\_slave\_mode\_t channelMode Channel mode.

• ecspi clock inactive state t clockInactiveState

Clock line (SCLK) inactive state.

• ecspi\_data\_line\_inactive\_state\_t dataLineInactiveState

Data line (MOSI&MISO) inactive state.

• ecspi\_chip\_select\_active\_state\_t chipSlectActiveState

*Chip select(SS) line active state.* 

ecspi\_clock\_polarity\_t polarity

Clock polarity.

ecspi\_clock\_phase\_t phase

Clock phase.

#### 11.2.3.2 struct ecspi\_master\_config\_t

#### **Data Fields**

ecspi\_channel\_source\_t channel

Channel number.

• ecspi\_channel\_config\_t channelConfig

Channel configuration.

ecspi\_sample\_period\_clock\_source\_t samplePeriodClock

Sample period clock source.

• uint8 t burstLength

Burst length.

• uint8\_t chipSelectDelay

SS delay time.

• uint16\_t samplePeriod

Sample period.

uint8 t txFifoThreshold

TX Threshold.

• uint8\_t rxFifoThreshold

RX Threshold.

uint32\_t baudRate\_Bps

ECSPI baud rate for master mode.

bool enableLoopback

Enable the ECSPI loopback test.

#### 11.2.3.2.0.2 Field Documentation

#### 11.2.3.2.0.2.1 bool ecspi\_master\_config\_t::enableLoopback

#### 11.2.3.3 struct ecspi\_slave\_config\_t

#### **Data Fields**

uint8\_t burstLength

Burst length.

uint8\_t txFifoThreshold

TX Threshold.

uint8\_t rxFifoThreshold

RX Threshold.

ecspi\_channel\_config\_t channelConfig

Channel configuration.

### 11.2.3.4 struct ecspi\_transfer\_t

#### **Data Fields**

• uint32\_t \* txData

Send buffer.

• uint32\_t \* rxData

Receive buffer.

133

• size t dataSize

Transfer bytes.

ecspi\_channel\_source\_t channel

ECSPI channel select.

#### 11.2.3.5 struct ecspi master handle

#### **Data Fields**

• ecspi\_channel\_source\_t channel

Channel number.

• uint32\_t \*volatile txData

Transfer buffer.

• uint32\_t \*volatile rxData

Receive buffer.

• volatile size\_t txRemainingBytes

Send data remaining in bytes.

• volatile size\_t rxRemainingBytes

Receive data remaining in bytes.

• volatile uint32\_t state

ECSPI internal state.

• size t transferSize

Bytes to be transferred.

• ecspi master callback t callback

ECSPI callback.

void \* userData

Callback parameter.

#### 11.2.4 Macro Definition Documentation

- 11.2.4.1 #define FSL\_ECSPI\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 0))
- 11.2.4.2 #define ECSPI DUMMYDATA (0xFFFFFFFU)
- 11.2.4.3 #define SPI\_RETRY\_TIMES 0U /\* Define to zero means keep waiting until the flag is assert/deassert. \*/

#### 11.2.5 Enumeration Type Documentation

#### 11.2.5.1 anonymous enum

#### Enumerator

kStatus\_ECSPI\_Busy ECSPI bus is busy. kStatus\_ECSPI\_Idle ECSPI is idle. kStatus ECSPI Error ECSPI error.

**kStatus\_ECSPI\_HardwareOverFlow** ECSPI hardware overflow. **kStatus\_ECSPI\_Timeout** ECSPI timeout polling status flags.

#### 11.2.5.2 enum ecspi\_clock\_polarity\_t

#### Enumerator

**kECSPI\_PolarityActiveHigh** Active-high ECSPI polarity high (idles low). **kECSPI\_PolarityActiveLow** Active-low ECSPI polarity low (idles high).

#### 11.2.5.3 enum ecspi\_clock\_phase\_t

#### Enumerator

**kECSPI\_ClockPhaseFirstEdge** First edge on SPSCK occurs at the middle of the first cycle of a data transfer.

**kECSPI\_ClockPhaseSecondEdge** First edge on SPSCK occurs at the start of the first cycle of a data transfer.

#### 11.2.5.4 anonymous enum

#### Enumerator

kECSPI TxfifoEmptyInterruptEnable Transmit FIFO buffer empty interrupt.

**kECSPI\_TxFifoDataRequstInterruptEnable** Transmit FIFO data requst interrupt.

kECSPI\_TxFifoFullInterruptEnable Transmit FIFO full interrupt.

kECSPI RxFifoReadyInterruptEnable Receiver FIFO ready interrupt.

kECSPI\_RxFifoDataRegustInterruptEnable Receiver FIFO data regust interrupt.

*kECSPI\_RxFifoFullInterruptEnable* Receiver FIFO full interrupt.

kECSPI\_RxFifoOverFlowInterruptEnable Receiver FIFO buffer overflow interrupt.

kECSPI\_TransferCompleteInterruptEnable Transfer complete interrupt.

kECSPI\_AllInterruptEnable All interrupt.

#### 11.2.5.5 anonymous enum

#### Enumerator

kECSPI\_TxfifoEmptyFlag Transmit FIFO buffer empty flag.

kECSPI\_TxFifoDataRequstFlag Transmit FIFO data requst flag.

kECSPI\_TxFifoFullFlag Transmit FIFO full flag.

kECSPI\_RxFifoReadyFlag Receiver FIFO ready flag.

kECSPI\_RxFifoDataRequstFlag Receiver FIFO data requst flag.

kECSPI\_RxFifoFullFlag Receiver FIFO full flag.

kECSPI\_RxFifoOverFlowFlag Receiver FIFO buffer overflow flag.

kECSPI\_TransferCompleteFlag Transfer complete flag.

#### MCUXpresso SDK API Reference Manual

135

#### 11.2.5.6 anonymous enum

#### Enumerator

```
kECSPI_TxDmaEnablekECSPI_RxDmaEnablekECSPI_DmaAllEnableAll DMA request source.
```

### 11.2.5.7 enum ecspi\_Data\_ready\_t

#### Enumerator

```
kECSPI_DataReadyIgnore SPI_RDY signal is ignored.kECSPI_DataReadyFallingEdge SPI_RDY signal will be triggerd by the falling edge.kECSPI_DataReadyLowLevel SPI_RDY signal will be triggerd by a low level.
```

#### 11.2.5.8 enum ecspi\_channel\_source\_t

#### Enumerator

```
kECSPI_Channel0 Channel 0 is selectd.
kECSPI_Channel1 Channel 1 is selectd.
kECSPI_Channel2 Channel 2 is selectd.
kECSPI_Channel3 Channel 3 is selectd.
```

### 11.2.5.9 enum ecspi\_master\_slave\_mode\_t

#### Enumerator

```
kECSPI_Master ECSPI peripheral operates in slave mode. kECSPI_Master ECSPI peripheral operates in master mode.
```

### 11.2.5.10 enum ecspi\_data\_line\_inactive\_state\_t

#### Enumerator

```
kECSPI_DataLineInactiveStateHigh The data line inactive state stays high. kECSPI_DataLineInactiveStateLow The data line inactive state stays low.
```

#### 11.2.5.11 enum ecspi\_clock\_inactive\_state\_t

#### Enumerator

**kECSPI\_ClockInactiveStateLow** The SCLK inactive state stays low. **kECSPI\_ClockInactiveStateHigh** The SCLK inactive state stays high.

#### 11.2.5.12 enum ecspi\_chip\_select\_active\_state\_t

#### Enumerator

**kECSPI\_ChipSelectActiveStateLow** The SS signal line active stays low. **kECSPI\_ChipSelectActiveStateHigh** The SS signal line active stays high.

### 11.2.5.13 enum ecspi\_sample\_period\_clock\_source\_t

#### Enumerator

kECSPI\_spiClock The sample period clock source is SCLK.kECSPI\_lowFreqClock The sample seriod clock source is low\_frequency reference clock(32.768 kHz).

#### 11.2.6 Function Documentation

### 11.2.6.1 uint32\_t ECSPI\_GetInstance ( ECSPI\_Type \* base )

#### **Parameters**

base | ECSPI base address

### 11.2.6.2 void ECSPI\_MasterGetDefaultConfig ( ecspi\_master\_config\_t \* config )

The purpose of this API is to get the configuration structure initialized for use in ECSPI\_MasterInit(). User may use the initialized structure unchanged in ECSPI\_MasterInit, or modify some fields of the structure before calling ECSPI\_MasterInit. After calling this API, the master is ready to transfer. Example:

ecspi\_master\_config\_t config; ECSPI\_MasterGetDefaultConfig(&config);

#### **Parameters**

config	pointer to config structure
0.0	

### 11.2.6.3 void ECSPI\_MasterInit ( ECSPI\_Type \* base, const ecspi\_master\_config\_t \* config, uint32\_t srcClock\_Hz )

The configuration structure can be filled by user from scratch, or be set with default values by ECSPI\_MasterGetDefaultConfig(). After calling this API, the slave is ready to transfer. Example

```
ecspi_master_config_t config = {
.baudRate_Bps = 400000,
...
};
ECSPI_MasterInit(ECSPI0, &config);
```

#### **Parameters**

base	ECSPI base pointer
config	pointer to master configuration structure
srcClock_Hz	Source clock frequency.

### 11.2.6.4 void ECSPI\_SlaveGetDefaultConfig ( ecspi\_slave\_config\_t \* config )

The purpose of this API is to get the configuration structure initialized for use in ECSPI\_SlaveInit(). User may use the initialized structure unchanged in ECSPI\_SlaveInit(), or modify some fields of the structure before calling ECSPI\_SlaveInit(). After calling this API, the master is ready to transfer. Example:

```
ecspi_Slaveconfig_t config;
ECSPI_SlaveGetDefaultConfig(&config);
```

#### **Parameters**

config	pointer to config structure

### 11.2.6.5 void ECSPI\_SlaveInit(ECSPI\_Type \* *base*, const ecspi\_slave\_config\_t \* *config* )

The configuration structure can be filled by user from scratch, or be set with default values by ECSPI\_-SlaveGetDefaultConfig(). After calling this API, the slave is ready to transfer. Example

```
ecspi_Salveconfig_t config = {
.baudRate_Bps = 400000,
...
};
ECSPI_SlaveInit(ECSPI1, &config);
```

MCUXpresso SDK API Reference Manual

#### **Parameters**

base	ECSPI base pointer
config	pointer to master configuration structure

### 11.2.6.6 void ECSPI\_Deinit ( ECSPI\_Type \* base )

Calling this API resets the ECSPI module, gates the ECSPI clock. The ECSPI module can't work unless calling the ECSPI\_MasterInit/ECSPI\_SlaveInit to initialize module.

#### **Parameters**

base	ECSPI base pointer
------	--------------------

# 11.2.6.7 static void ECSPI\_Enable ( ECSPI\_Type \* base, bool enable ) [inline], [static]

#### **Parameters**

base	ECSPI base pointer
enable	pass true to enable module, false to disable module

### 11.2.6.8 static uint32\_t ECSPI\_GetStatusFlags ( ECSPI\_Type \* base ) [inline], [static]

#### **Parameters**

base	ECSPI base pointer

#### Returns

ECSPI Status, use status flag to AND \_ecspi\_flags could get the related status.

# 11.2.6.9 static void ECSPI\_ClearStatusFlags ( ECSPI\_Type \* base, uint32\_t mask ) [inline], [static]

### MCUXpresso SDK API Reference Manual

#### Parameters

base	ECSPI base pointer
mask	ECSPI Status, use status flag to AND _ecspi_flags could get the related status.

# 11.2.6.10 static void ECSPI\_EnableInterrupts ( ECSPI\_Type \* base, uint32\_t mask ) [inline], [static]

#### Parameters

base	ECSPI base pointer			
mask	ECSPI interrupt source. The parameter can be any combination of the following			
	values:			
	<ul> <li>kECSPI_TxfifoEmptyInterruptEnable</li> </ul>			
	<ul> <li>kECSPI_TxFifoDataRequstInterruptEnable</li> </ul>			
	kECSPI_TxFifoFullInterruptEnable			
	kECSPI_RxFifoReadyInterruptEnable			
	kECSPI_RxFifoDataRequstInterruptEnable			
	kECSPI_RxFifoFullInterruptEnable			
	• kECSPI_RxFifoOverFlowInterruptEnable			
	kECSPI_TransferCompleteInterruptEnable			
	• kECSPI_AllInterruptEnable			
	•			

# 11.2.6.11 static void ECSPI\_DisableInterrupts ( ECSPI\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	ECSPI base pointer			
mask	ECSPI interrupt source. The parameter can be any combination of the following			
	values:			
	kECSPI_TxfifoEmptyInterruptEnable			
	kECSPI_TxFifoDataRequstInterruptEnable			
	kECSPI_TxFifoFullInterruptEnable			
	kECSPI_RxFifoReadyInterruptEnable			
	kECSPI_RxFifoDataRequstInterruptEnable			
	kECSPI_RxFifoFullInterruptEnable			
	kECSPI_RxFifoOverFlowInterruptEnable			
	kECSPI_TransferCompleteInterruptEnable			
	kECSPI_AllInterruptEnable			

### 

#### **Parameters**

base	ECSPI base pointer

# 11.2.6.13 static bool ECSPI\_IsMaster ( ECSPI\_Type \* base, ecspi\_channel\_source\_t channel ) [inline], [static]

#### **Parameters**

base	ECSPI base pointer	
channel	ECSPI channel source	

#### Returns

mode of channel

# 11.2.6.14 static void ECSPI\_EnableDMA ( ECSPI\_Type \* base, uint32\_t mask, bool enable ) [inline], [static]

#### **MCUXpresso SDK API Reference Manual**

#### **Parameters**

base	ECSPI base pointer			
mask	ECSPI DMA source. The parameter can be any of the following values:  • kECSPI_TxDmaEnable  • kECSPI_RxDmaEnable  • kECSPI_DmaAllEnable			
enable	True means enable DMA, false means disable DMA			

# 11.2.6.15 static uint8\_t ECSPI\_GetTxFifoCount( ECSPI\_Type \* base) [inline], [static]

#### **Parameters**

base	ECSPI base pointer.

#### Returns

the number of words in Tx FIFO buffer.

# 11.2.6.16 static uint8\_t ECSPI\_GetRxFifoCount( ECSPI\_Type \* base) [inline], [static]

#### Parameters

base	ECSPI base pointer.

#### Returns

the number of words in Rx FIFO buffer.

# 11.2.6.17 static void ECSPI\_SetChannelSelect ( ECSPI\_Type \* base, ecspi\_channel\_source\_t channel ) [inline], [static]

#### **Parameters**

base	ECSPI base pointer	
channel Channel source.		

## 11.2.6.18 void ECSPI\_SetChannelConfig ( ECSPI\_Type \* base, ecspi\_channel\_source\_t channel, const ecspi\_channel\_config\_t \* config\_)

The purpose of this API is to set the channel will be use to transfer. User may use this API after instance has been initialized or before transfer start. The configuration structure *ecspi\_channel\_config* can be filled by user from scratch. After calling this API, user can select this channel as transfer channel.

#### **Parameters**

base	ECSPI base pointer	
channel	Channel source.	
config	Configuration struct of channel	

# 11.2.6.19 void ECSPI\_SetBaudRate ( ECSPI\_Type \* base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz )

This is only used in master.

#### **Parameters**

base	ECSPI base pointer	
baudRate_Bps	baud rate needed in Hz.	
srcClock_Hz	srcClock_Hz ECSPI source clock frequency in Hz.	

# 11.2.6.20 status\_t ECSPI\_WriteBlocking ( ECSPI\_Type \* base, uint32\_t \* buffer, size\_t size )

Note

This function blocks via polling until all bytes have been sent.

#### **Parameters**

base	ECSPI base pointer	
buffer	The data bytes to send	
size The number of data bytes to send		

#### Return values

kStatus_Suc	ccess	Successfully start a transfer.
kStatus_ECSPI_Tin	neout	The transfer timed out and was aborted.

## 11.2.6.21 static void ECSPI\_WriteData ( ECSPI\_Type \* base, uint32\_t data ) [inline], [static]

#### **Parameters**

base	ECSPI base pointer
data	Data needs to be write.

# 11.2.6.22 static uint32\_t ECSPI\_ReadData ( ECSPI\_Type \* base ) [inline], [static]

#### **Parameters**

base	ECSPI base pointer
------	--------------------

#### Returns

Data in the register.

# 11.2.6.23 void ECSPI\_MasterTransferCreateHandle ( ECSPI\_Type \* base, ecspi\_master\_handle\_t \* handle, ecspi\_master\_callback\_t callback, void \* userData )

This function initializes the ECSPI master handle which can be used for other ECSPI master transactional APIs. Usually, for a specified ECSPI instance, call this API once to get the initialized handle.

#### **Parameters**

base	ECSPI peripheral base address.
handle	ECSPI handle pointer.
callback	Callback function.
userData	User data.

# 11.2.6.24 status\_t ECSPI\_MasterTransferBlocking ( ECSPI\_Type \* base, ecspi\_transfer\_t \* xfer )

#### **Parameters**

base	SPI base pointer
xfer	pointer to spi_xfer_config_t structure

#### Return values

kStatus_Success	Successfully start a transfer.
kStatus_InvalidArgument	Input argument is invalid.
kStatus_ECSPI_Timeout	The transfer timed out and was aborted.

# 11.2.6.25 status\_t ECSPI\_MasterTransferNonBlocking ( ECSPI\_Type \* base, ecspi\_master\_handle\_t \* handle, ecspi\_transfer\_t \* xfer )

#### Note

The API immediately returns after transfer initialization is finished. If ECSPI transfer data frame size is 16 bits, the transfer size cannot be an odd number.

#### **Parameters**

base	ECSPI peripheral base address.
handle	pointer to ecspi_master_handle_t structure which stores the transfer state
xfer	pointer to ecspi_transfer_t structure

MCUXpresso SDK API Reference Manual

#### Return values

kStatus_Success	Successfully start a transfer.
kStatus_InvalidArgument	Input argument is invalid.
kStatus_ECSPI_Busy	ECSPI is not idle, is running another transfer.

# 11.2.6.26 status\_t ECSPI\_MasterTransferGetCount ( ECSPI\_Type \* base, ecspi\_master\_handle\_t \* handle, size\_t \* count )

#### Parameters

base	ECSPI peripheral base address.
handle	Pointer to ECSPI transfer handle, this should be a static variable.
count	Transferred bytes of ECSPI master.

#### Return values

kStatus_ECSPI_Success	Succeed get the transfer count.
kStatus_NoTransferIn-	There is not a non-blocking transaction currently in progress.
Progress	

# 11.2.6.27 void ECSPI\_MasterTransferAbort ( ECSPI\_Type \* base, ecspi\_master\_handle\_t \* handle )

#### Parameters

base	ECSPI peripheral base address.
handle	Pointer to ECSPI transfer handle, this should be a static variable.

# 11.2.6.28 void ECSPI\_MasterTransferHandleIRQ ( ECSPI\_Type \* base, ecspi\_master\_handle\_t \* handle )

Parameters

base	ECSPI peripheral base address.
handle	pointer to ecspi_master_handle_t structure which stores the transfer state.

# 11.2.6.29 void ECSPI\_SlaveTransferCreateHandle ( ECSPI\_Type \* base, ecspi\_slave\_handle\_t \* handle, ecspi\_slave\_callback\_t callback, void \* userData )

This function initializes the ECSPI slave handle which can be used for other ECSPI slave transactional APIs. Usually, for a specified ECSPI instance, call this API once to get the initialized handle.

#### **Parameters**

base	ECSPI peripheral base address.
handle	ECSPI handle pointer.
callback	Callback function.
userData	User data.

# 11.2.6.30 static status\_t ECSPI\_SlaveTransferNonBlocking ( ECSPI\_Type \* base, ecspi\_slave\_handle\_t \* handle, ecspi\_transfer\_t \* xfer ) [inline], [static]

Note

The API returns immediately after the transfer initialization is finished.

#### Parameters

base	ECSPI peripheral base address.
handle	pointer to ecspi_master_handle_t structure which stores the transfer state
xfer	pointer to ecspi_transfer_t structure

#### Return values

kStatus_Success	Successfully start a transfer.
kStatus_InvalidArgument	Input argument is invalid.
kStatus_ECSPI_Busy	ECSPI is not idle, is running another transfer.

# 11.2.6.31 static status\_t ECSPI\_SlaveTransferGetCount ( ECSPI\_Type \* base, ecspi\_slave\_handle\_t \* handle, size\_t \* count ) [inline], [static]

#### MCUXpresso SDK API Reference Manual

#### Parameters

base	ECSPI peripheral base address.
handle	Pointer to ECSPI transfer handle, this should be a static variable.
count	Transferred bytes of ECSPI slave.

#### Return values

kStatus_ECSPI_Success	Succeed get the transfer count.
kStatus_NoTransferIn-	There is not a non-blocking transaction currently in progress.
Progress	

# 11.2.6.32 static void ECSPI\_SlaveTransferAbort ( ECSPI\_Type \* base, ecspi\_slave\_handle\_t \* handle ) [inline], [static]

#### Parameters

base	ECSPI peripheral base address.
handle	Pointer to ECSPI transfer handle, this should be a static variable.

# 11.2.6.33 void ECSPI\_SlaveTransferHandleIRQ ( ECSPI\_Type \* base, ecspi\_slave\_handle\_t \* handle )

#### Parameters

base	ECSPI peripheral base address.
handle	pointer to ecspi_slave_handle_t structure which stores the transfer state

### Chapter 12

### **GPC: General Power Controller Driver**

#### **Overview**

The MCUXpresso SDK provides a peripheral driver for the General Power Controller (GPC) module of MCUXpresso SDK devices.

API functions are provided to configure the system about working in dedicated power mode. There are mainly about enabling the power for memory, enabling the wakeup sources for STOP modes, and power up/down operations for various peripherals.

#### **Macros**

• #define GPC\_PCG\_TIME\_SLOT\_TOTAL\_NUMBER GPC\_SLT\_CFG\_PU\_COUNT Total number of the timeslot.

#### **Enumerations**

```
enum _gpc_lpm_mode {
 kGPC_RunMode = 0U,
 kGPC WaitMode = 1U,
 kGPC_StopMode = 2U }
   GPC LPM mode definition.
enum _gpc_pgc_ack_sel {
 kGPC_DummyPGCPowerUpAck = GPC_PGC_ACK_SEL_DUMMY_PGC_PUP_ACK_MASK,
 kGPC VirtualPGCPowerUpAck = GPC PGC ACK SEL VIRTUAL PGC PUP ACK MASK,
 kGPC_DummyPGCPowerDownAck = GPC_PGC_ACK_SEL_DUMMY_PGC_PDN_ACK_MA-
 SK,
 kGPC_VirtualPGCPowerDownAck = GPC_PGC_ACK_SEL_VIRTUAL_PGC_PDN_ACK_MA-
 kGPC_NocPGCPowerUpAck = GPC_PGC_ACK_SEL_NOC_PGC_PUP_ACK,
 kGPC_NocPGCPowerDownAck = GPC_PGC_ACK_SEL_NOC_PGC_PDN_ACK }
    PGC ack signal selection.
enum _gpc_standby_count {
 kGPC_StandbyCounter4CkilClk = 0U,
 kGPC_StandbyCounter8CkilClk = 1U,
 kGPC_StandbyCounter16CkilClk = 2U,
 kGPC_StandbyCounter32CkilClk = 3U,
 kGPC StandbyCounter64CkilClk = 4U,
 kGPC_StandbyCounter128CkilClk = 5U,
 kGPC_StandbyCounter256CkilClk = 6U,
 kGPC_StandbyCounter512CkilClk = 7U }
```

#### **Macro Definition Documentation**

Standby counter which GPC will wait between PMIC\_STBY\_REQ negation and assertion of PMIC\_READY.

#### **Functions**

- static void GPC AllowIROs (GPC Type \*base)
  - Allow all the IRQ/Events within the charge of GPC.
- static void GPC\_DisallowIRQs (GPC\_Type \*base)
  - Disallow all the IRQ/Events within the charge of GPC.
- static uint32\_t GPC\_GetLpmMode (GPC\_Type \*base)
  - Get current LPM mode.
- void GPC\_EnableIRQ (GPC\_Type \*base, uint32\_t irqId)
  - Enable the IRQ.
- void GPC\_DisableIRQ (GPC\_Type \*base, uint32\_t irqId)
  - Disable the IRQ.
- bool GPC\_GetIRQStatusFlag (GPC\_Type \*base, uint32\_t irqId)
  - Get the IRQ/Event flag.
- static void GPC\_DsmTriggerMask (GPC\_Type \*base, bool enable)
  - Mask the DSM trigger.
- static void GPC\_WFIMask (GPC\_Type \*base, bool enable)
  - Mask the WFI.
- static void GPC\_SelectPGCAckSignal (GPC\_Type \*base, uint32\_t mask)
  - Select the PGC ACK signal.
- static void GPC\_PowerDownRequestMask (GPC\_Type \*base, bool enable)
  - Power down request to virtual PGC mask or not.
- static void GPC\_PGCMapping (GPC\_Type \*base, uint32\_t mask)
  - PGC CPU Mapping.
- static void GPC\_TimeSlotConfigureForPUS (GPC\_Type \*base, uint8\_t slotIndex, uint32\_t value) Time slot configure.
- void GPC\_EnterWaitMode (GPC\_Type \*base, gpc\_lpm\_config\_t \*config)
  - Enter WAIT mode.
- void GPC\_EnterStopMode (GPC\_Type \*base, gpc\_lpm\_config\_t \*config)
  - Enter STOP mode.
- void GPC\_Init (GPC\_Type \*base, uint32\_t powerUpSlot, uint32\_t powerDownSlot) GPC init function.

#### **Driver version**

• #define FSL\_GPC\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 0)) GPC driver version 2.2.0.

#### **Macro Definition Documentation**

### 12.2.1 #define FSL\_GPC\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 0))

151

### **Enumeration Type Documentation**

### 12.3.1 enum \_gpc\_lpm\_mode

#### Enumerator

kGPC\_RunMode run modekGPC\_WaitMode wait modekGPC\_StopMode stop mode

### 12.3.2 enum \_gpc\_pgc\_ack\_sel

#### Enumerator

kGPC\_DummyPGCPowerUpAck dummy power up ack signal kGPC\_VirtualPGCPowerUpAck virtual pgc power up ack signal kGPC\_DummyPGCPowerDownAck dummy power down ack signal kGPC\_VirtualPGCPowerDownAck virtual pgc power down ack signal kGPC\_NocPGCPowerUpAck NOC power up ack signal. kGPC\_NocPGCPowerDownAck NOC power.

### 12.3.3 enum \_gpc\_standby\_count

#### Enumerator

kGPC\_StandbyCounter4CkilClk 4 ckil clocks
kGPC\_StandbyCounter16CkilClk 8 ckil clocks
kGPC\_StandbyCounter16CkilClk 16 ckil clocks
kGPC\_StandbyCounter32CkilClk 32 ckil clocks
kGPC\_StandbyCounter64CkilClk 64 ckil clocks
kGPC\_StandbyCounter128CkilClk 128 ckil clocks
kGPC\_StandbyCounter256CkilClk 256 ckil clocks
kGPC\_StandbyCounter512CkilClk 512 ckil clocks

#### **Function Documentation**

12.4.1 static void GPC\_AllowIRQs ( GPC\_Type \* base ) [inline], [static]

#### **Parameters**

base	GPC peripheral base address.
------	------------------------------

### 12.4.2 static void GPC\_DisallowIRQs ( GPC\_Type \* base ) [inline], [static]

#### **Parameters**

base	GPC peripheral base address.
------	------------------------------

### 

#### **Parameters**

base	GPC peripheral base address.
------	------------------------------

#### Return values

lpm	mode, reference _gpc_lpm_mode
-----	-------------------------------

### 12.4.4 void GPC\_EnableIRQ ( GPC\_Type \* base, uint32\_t irqld )

#### Parameters

base	GPC peripheral base address.
irqId	ID number of IRQ to be enabled, available range is 0-127,reference SOC headerfile
	IRQn_Type.

### 12.4.5 void GPC\_DisableIRQ ( GPC\_Type \* base, uint32\_t irqld )

### Parameters

### MCUXpresso SDK API Reference Manual

base   GPC peripheral base address.	
<i>irqId</i> ID number of IRQ to be disabled, available range is 0-127,re IRQn_Type.	eference SOC headerfile

### 12.4.6 bool GPC\_GetIRQStatusFlag ( GPC\_Type \* base, uint32\_t irqld )

#### **Parameters**

base	GPC peripheral base address.
irqId	ID number of IRQ to be enabled, available range is 0-127,reference SOC headerfile IRQn_Type.

#### Returns

Indicated IRQ/Event is asserted or not.

# 12.4.7 static void GPC\_DsmTriggerMask ( GPC\_Type \* base, bool enable ) [inline], [static]

#### **Parameters**

base	GPC peripheral base address.
enable	true to enable mask, false to disable mask.

# 12.4.8 static void GPC\_WFIMask ( GPC\_Type \* base, bool enable ) [inline], [static]

#### Parameters

base	GPC peripheral base address.
enable	true to enable mask, false to disable mask.

# 12.4.9 static void GPC\_SelectPGCAckSignal ( GPC\_Type \* base, uint32\_t mask ) [inline], [static]

### MCUXpresso SDK API Reference Manual

#### **Parameters**

base	GPC peripheral base address.
mask	reference _gpc_pgc_ack_sel.

# 12.4.10 static void GPC\_PowerDownRequestMask ( GPC\_Type \* base, bool enable ) [inline], [static]

#### **Parameters**

base	GPC peripheral base address.
enable	true to mask, false to not mask.

# 12.4.11 static void GPC\_PGCMapping ( GPC\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	GPC peripheral base address.
mask	mask value reference PGC CPU mapping definition.

# 12.4.12 static void GPC\_TimeSlotConfigureForPUS ( GPC\_Type \* base, uint8\_t slotIndex, uint32\_t value ) [inline], [static]

#### Parameters

base	GPC peripheral base address.
slotIndex	time slot index.
value	value to be configured

# 12.4.13 void GPC\_EnterWaitMode ( GPC\_Type \* base, gpc\_lpm\_config\_t \* config\_ )

#### Parameters

base	GPC peripheral base address.
config	lpm mode configurations.

# 12.4.14 void GPC\_EnterStopMode ( GPC\_Type \* base, gpc\_lpm\_config\_t \* config\_ )

#### Parameters

base	GPC peripheral base address.
config	lpm mode configurations.

# 12.4.15 void GPC\_Init ( GPC\_Type \* base, uint32\_t powerUpSlot, uint32\_t powerDownSlot )

#### Parameters

base	GPC peripheral base address.
powerUpSlot	power up slot number.
powerDown- Slot	power down slot number.

# Chapter 13

# **GPT: General Purpose Timer**

# **Overview**

The MCUXpresso SDK provides a driver for the General Purpose Timer (GPT) of MCUXpresso SDK devices.

# **Function groups**

The gpt driver supports the generation of PWM signals, input capture, and setting up the timer match conditions.

# 13.2.1 Initialization and deinitialization

The function GPT\_Init() initializes the gpt with specified configurations. The function GPT\_GetDefault-Config() gets the default configurations. The initialization function configures the restart/free-run mode and input selection when running.

The function GPT\_Deinit() stops the timer and turns off the module clock.

# Typical use case

# 13.3.1 GPT interrupt example

Set up a channel to trigger a periodic interrupt after every 1 second. Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/gpt

# **Data Structures**

• struct gpt\_config\_t

Structure to configure the running mode. More...

# **Enumerations**

```
    enum gpt_clock_source_t {
        kGPT_ClockSource_Off = 0U,
        kGPT_ClockSource_Periph = 1U,
        kGPT_ClockSource_HighFreq = 2U,
        kGPT_ClockSource_Ext = 3U,
        kGPT_ClockSource_LowFreq = 4U,
        kGPT_ClockSource_Osc = 5U }
        List of clock sources.
```

MCUXpresso SDK API Reference Manual

# Typical use case

```
• enum gpt input capture channel t {
 kGPT_InputCapture_Channel1 = 0U,
 kGPT InputCapture Channel2 = 1U }
    List of input capture channel number.
enum gpt_input_operation_mode_t {
  kGPT InputOperation Disabled = 0U,
 kGPT_InputOperation_RiseEdge = 1U,
 kGPT_InputOperation_FallEdge = 2U,
 kGPT InputOperation BothEdge = 3U }
    List of input capture operation mode.
• enum gpt output compare channel t {
 kGPT_OutputCompare_Channel1 = 0U,
 kGPT_OutputCompare_Channel2 = 1U,
 kGPT OutputCompare Channel3 = 2U }
    List of output compare channel number.
enum gpt_output_operation_mode_t {
  kGPT_OutputOperation_Disconnected = 0U,
 kGPT_OutputOperation_Toggle = 1U,
 kGPT OutputOperation Clear = 2U,
 kGPT_OutputOperation_Set = 3U,
 kGPT_OutputOperation_Activelow = 4U }
    List of output compare operation mode.
enum gpt_interrupt_enable_t {
  kGPT OutputCompare1InterruptEnable = GPT IR OF1IE MASK,
 kGPT_OutputCompare2InterruptEnable = GPT_IR_OF2IE_MASK,
 kGPT_OutputCompare3InterruptEnable = GPT_IR_OF3IE_MASK,
 kGPT InputCapture1InterruptEnable = GPT IR IF1IE MASK,
 kGPT InputCapture2InterruptEnable = GPT IR IF2IE MASK,
 kGPT_RollOverFlagInterruptEnable = GPT_IR_ROVIE_MASK }
    List of GPT interrupts.
enum gpt_status_flag_t {
 kGPT OutputCompare1Flag = GPT SR OF1 MASK,
 kGPT_OutputCompare2Flag = GPT_SR_OF2_MASK,
 kGPT_OutputCompare3Flag = GPT_SR_OF3_MASK,
 kGPT_InputCapture1Flag = GPT_SR_IF1_MASK,
 kGPT_InputCapture2Flag = GPT_SR_IF2_MASK,
 kGPT_RollOverFlag = GPT_SR_ROV_MASK }
    Status flag.
```

# **Driver version**

• #define FSL\_GPT\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 2))

# Initialization and deinitialization

• void GPT\_Init (GPT\_Type \*base, const gpt\_config\_t \*initConfig)

Initialize GPT to reset state and initialize running mode.

#### MCUXpresso SDK API Reference Manual

- void GPT\_Deinit (GPT\_Type \*base)
  - Disables the module and gates the GPT clock.
- void GPT\_GetDefaultConfig (gpt\_config\_t \*config)

Fills in the GPT configuration structure with default settings.

# **Software Reset**

• static void GPT\_SoftwareReset (GPT\_Type \*base) Software reset of GPT module.

# Clock source and frequency control

- static void GPT\_SetClockSource (GPT\_Type \*base, gpt\_clock\_source\_t source) Set clock source of GPT.
- static gpt\_clock\_source\_t GPT\_GetClockSource (GPT\_Type \*base) Get clock source of GPT.
- static void GPT\_SetClockDivider (GPT\_Type \*base, uint32\_t divider)
- Set pre scaler of GPT.

   static uint32\_t GPT\_GetClockDivider (GPT\_Type \*base)
- Get clock divider in GPT module.
- static void GPT\_SetOscClockDivider (GPT\_Type \*base, uint32\_t divider)
  - OSC 24M pre-scaler before selected by clock source.
- static uint32\_t GPT\_GetOscClockDivider (GPT\_Type \*base)

Get OSC 24M clock divider in GPT module.

# **Timer Start and Stop**

- static void GPT\_StartTimer (GPT\_Type \*base)
  - Start GPT timer.
- static void GPT\_StopTimer (GPT\_Type \*base) Stop GPT timer.

# Read the timer period

• static uint32\_t GPT\_GetCurrentTimerCount (GPT\_Type \*base)

Reads the current GPT counting value.

# **GPT Input/Output Signal Control**

- static void GPT\_SetInputOperationMode (GPT\_Type \*base, gpt\_input\_capture\_channel\_t channel, gpt\_input\_operation\_mode\_t mode)
  - Set GPT operation mode of input capture channel.
- static gpt\_input\_operation\_mode\_t GPT\_GetInputOperationMode (GPT\_Type \*base, gpt\_input\_capture\_channel\_t channel)
  - Get GPT operation mode of input capture channel.
- static uint32\_t GPT\_GetInputCaptureValue (GPT\_Type \*base, gpt\_input\_capture\_channel\_t channel)
  - Get GPT input capture value of certain channel.
- static void GPT\_SetOutputOperationMode (GPT\_Type \*base, gpt\_output\_compare\_channel\_t channel, gpt\_output\_operation\_mode\_t mode)

#### MCUXpresso SDK API Reference Manual

# **Data Structure Documentation**

Set GPT operation mode of output compare channel.

• static gpt\_output\_operation\_mode\_t GPT\_GetOutputOperationMode (GPT\_Type \*base, gpt\_output\_compare\_channel\_t channel)

Get GPT operation mode of output compare channel.

• static void GPT\_SetOutputCompareValue (GPT\_Type \*base, gpt\_output\_compare\_channel\_t channel, uint32 t value)

Set GPT output compare value of output compare channel.

• static uint32\_t GPT\_GetOutputCompareValue (GPT\_Type \*base, gpt\_output\_compare\_channel\_t channel)

Get GPT output compare value of output compare channel.

• static void GPT\_ForceOutput (GPT\_Type \*base, gpt\_output\_compare\_channel\_t channel)

Force GPT output action on output compare channel, ignoring comparator.

# **GPT Interrupt and Status Interface**

• static void GPT\_EnableInterrupts (GPT\_Type \*base, uint32\_t mask)

*Enables the selected GPT interrupts.* 

• static void GPT\_DisableInterrupts (GPT\_Type \*base, uint32\_t mask)

Disables the selected GPT interrupts.

• static uint32\_t GPT\_GetEnabledInterrupts (GPT\_Type \*base)

Gets the enabled GPT interrupts.

# **Status Interface**

• static uint32\_t GPT\_GetStatusFlags (GPT\_Type \*base, gpt\_status\_flag\_t flags) Get GPT status flags.

• static void GPT\_ClearStatusFlags (GPT\_Type \*base, gpt\_status\_flag\_t flags) Clears the GPT status flags.

# **Data Structure Documentation**

# 13.4.1 struct gpt\_config\_t

#### **Data Fields**

• gpt\_clock\_source\_t clockSource

clock source for GPT module.

• uint32\_t divider

clock divider (prescaler+1) from clock source to counter.

bool enableFreeRun

true: FreeRun mode, false: Restart mode.

• bool enableRunInWait

GPT enabled in wait mode.

• bool enableRunInStop

GPT enabled in stop mode.

bool enableRunInDoze

GPT enabled in doze mode.

bool enableRunInDbg

GPT enabled in debug mode.

# **Enumeration Type Documentation**

161

#### • bool enableMode

```
true: counter reset to 0 when enabled; false: counter retain its value when enabled.
```

#### 13.4.1.0.0.3 Field Documentation

```
13.4.1.0.0.3.1 gpt_clock_source_t gpt_config_t::clockSource
```

```
13.4.1.0.0.3.2 uint32_t gpt_config_t::divider
```

13.4.1.0.0.3.8 bool gpt\_config\_t::enableMode

# **Enumeration Type Documentation**

# 13.5.1 enum gpt\_clock\_source\_t

Note

Actual number of clock sources is SoC dependent

# Enumerator

```
kGPT ClockSource Off GPT Clock Source Off.
```

*kGPT\_ClockSource\_Periph* GPT Clock Source from Peripheral Clock.

kGPT\_ClockSource\_HighFreq GPT Clock Source from High Frequency Reference Clock.

kGPT\_ClockSource\_Ext GPT Clock Source from external pin.

kGPT\_ClockSource\_LowFreq GPT Clock Source from Low Frequency Reference Clock.

kGPT\_ClockSource\_Osc GPT Clock Source from Crystal oscillator.

# 13.5.2 enum gpt\_input\_capture\_channel\_t

#### Enumerator

```
kGPT_InputCapture_Channel1 GPT Input Capture Channel1.kGPT_InputCapture_Channel2 GPT Input Capture Channel2.
```

NXP Semiconductors

# **MCUXpresso SDK API Reference Manual**

# **Enumeration Type Documentation**

# 13.5.3 enum gpt\_input\_operation\_mode\_t

#### Enumerator

```
    kGPT_InputOperation_Disabled
    kGPT_InputOperation_RiseEdge
    kGPT_InputOperation_FallEdge
    kGPT_InputOperation_BothEdge
    Capture on falling edge of input pin.
    Capture on both edges of input pin.
```

# 13.5.4 enum gpt\_output\_compare\_channel\_t

#### Enumerator

```
kGPT_OutputCompare_Channel1 Output Compare Channel1.kGPT_OutputCompare_Channel2 Output Compare Channel2.kGPT_OutputCompare_Channel3 Output Compare Channel3.
```

# 13.5.5 enum gpt\_output\_operation\_mode\_t

#### Enumerator

```
kGPT_OutputOperation_Disconnected Don't change output pin.
kGPT_OutputOperation_Toggle Toggle output pin.
kGPT_OutputOperation_Clear Set output pin low.
kGPT_OutputOperation_Set Set output pin high.
kGPT_OutputOperation_Activelow Generate a active low pulse on output pin.
```

# 13.5.6 enum gpt\_interrupt\_enable\_t

#### Enumerator

```
kGPT_OutputCompare1InterruptEnable Output Compare Channel1 interrupt enable.
kGPT_OutputCompare2InterruptEnable Output Compare Channel2 interrupt enable.
kGPT_OutputCompare3InterruptEnable Output Compare Channel3 interrupt enable.
kGPT_InputCapture1InterruptEnable Input Capture Channel1 interrupt enable.
kGPT_InputCapture2InterruptEnable Input Capture Channel1 interrupt enable.
kGPT_RollOverFlagInterruptEnable Counter rolled over interrupt enable.
```

# 13.5.7 enum gpt\_status\_flag\_t

# Enumerator

```
    kGPT_OutputCompare1Flag
    Output compare channel 1 event.
    kGPT_OutputCompare2Flag
    Output compare channel 2 event.
    kGPT_InputCapture1Flag
    Input Capture channel 1 event.
    kGPT_InputCapture2Flag
    Input Capture channel 2 event.
    kGPT_RollOverFlag
    Counter reaches maximum value and rolled over to 0 event.
```

# **Function Documentation**

# 13.6.1 void GPT\_Init ( GPT\_Type \* base, const gpt\_config\_t \* initConfig )

# **Parameters**

base	GPT peripheral base address.
initConfig	GPT mode setting configuration.

# 13.6.2 void GPT\_Deinit ( GPT\_Type \* base )

# **Parameters**

base	GPT peripheral base address.

# 13.6.3 void GPT\_GetDefaultConfig ( $gpt\_config\_t * config$ )

#### The default values are:

```
* config->clockSource = kGPT_ClockSource_Periph;
* config->divider = 1U;
* config->enableRunInStop = true;
* config->enableRunInWait = true;
* config->enableRunInDoze = false;
* config->enableRunInDbg = false;
* config->enableFreeRun = false;
* config->enableMode = true;
*
```

#### **Parameters**

config	Pointer to the user configuration structure.
--------	--

# 13.6.4 static void GPT\_SoftwareReset ( GPT\_Type \* base ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.

# 13.6.5 static void GPT\_SetClockSource ( GPT\_Type \* base, gpt\_clock\_source\_t source ) [inline], [static]

# **Parameters**

base	GPT peripheral base address.
source	Clock source (see gpt_clock_source_t typedef enumeration).

# 13.6.6 static gpt\_clock\_source\_t GPT\_GetClockSource ( GPT\_Type \* base ) [inline], [static]

# **Parameters**

base	GPT peripheral base address.

# Returns

clock source (see <a href="mailto:gpt\_clock\_source\_t">gpt\_clock\_source\_t</a> typedef enumeration).

# 13.6.7 static void GPT\_SetClockDivider ( GPT\_Type \* base, uint32\_t divider ) [inline], [static]

165

#### **Parameters**

base	GPT peripheral base address.
divider	Divider of GPT (1-4096).

# 

# **Parameters**

base	GPT peripheral base address.
------	------------------------------

#### Returns

clock divider in GPT module (1-4096).

# 13.6.9 static void GPT\_SetOscClockDivider ( GPT\_Type \* base, uint32\_t divider ) [inline], [static]

# **Parameters**

base	GPT peripheral base address.
divider	OSC Divider(1-16).

# 13.6.10 static uint32\_t GPT\_GetOscClockDivider( GPT\_Type \* base ) [inline], [static]

# **Parameters**

base	GPT peripheral base address.
------	------------------------------

#### Returns

OSC clock divider in GPT module (1-16).

# 13.6.11 static void GPT StartTimer ( GPT Type \* base ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
------	------------------------------

# 13.6.12 static void GPT\_StopTimer ( GPT\_Type \* base ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
------	------------------------------

# 13.6.13 static uint32\_t GPT\_GetCurrentTimerCount ( GPT\_Type \* base ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
------	------------------------------

# Returns

Current GPT counter value.

# 13.6.14 static void GPT\_SetInputOperationMode ( GPT\_Type \* base, gpt\_input\_capture\_channel\_t channel, gpt\_input\_operation\_mode\_t mode ) [inline], [static]

# Parameters

base	GPT peripheral base address.
channel	GPT capture channel (see gpt_input_capture_channel_t typedef enumeration).
mode	GPT input capture operation mode (see <a href="mailto:gpt_input_operation_mode_t">gpt_input_operation_mode_t</a> typedef enumeration).

# 

# MCUXpresso SDK API Reference Manual

167

#### **Parameters**

base	GPT peripheral base address.
channel	GPT capture channel (see gpt_input_capture_channel_t typedef enumeration).

#### Returns

GPT input capture operation mode (see <a href="mailto:gpt\_input\_operation\_mode\_t">gpt\_input\_operation\_mode\_t</a> typedef enumeration).

# 13.6.16 static uint32\_t GPT\_GetInputCaptureValue ( GPT\_Type \* base, gpt\_input\_capture\_channel\_t channel ) [inline], [static]

# **Parameters**

base	GPT peripheral base address.
channel	GPT capture channel (see gpt_input_capture_channel_t typedef enumeration).

#### Returns

GPT input capture value.

# 13.6.17 static void GPT\_SetOutputOperationMode ( GPT\_Type \* base, gpt\_output\_compare\_channel\_t channel, gpt\_output\_operation\_mode\_t mode ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
channel	GPT output compare channel (see <a href="mailto:gpt_output_compare_channel_t">gpt_output_compare_channel_t</a> typedef enumeration).
mode	GPT output operation mode (see gpt_output_operation_mode_t typedef enumeration).

# 

#### **Parameters**

base	GPT peripheral base address.
channel	GPT output compare channel (see gpt_output_compare_channel_t typedef enumeration).

# Returns

GPT output operation mode (see <a href="mailto:gpt\_output\_operation\_mode\_t">gpt\_output\_operation\_mode\_t</a> typedef enumeration).

# 13.6.19 static void GPT\_SetOutputCompareValue ( GPT\_Type \* base, gpt\_output\_compare\_channel\_t channel, uint32\_t value ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
channel	GPT output compare channel (see gpt_output_compare_channel_t typedef enumera-
	tion).
value	GPT output compare value.

# 13.6.20 static uint32\_t GPT\_GetOutputCompareValue ( GPT\_Type \* base, gpt\_output\_compare\_channel\_t channel ) [inline], [static]

# **Parameters**

base   GP1 ]	peripheral base address.
channel GPT (tion).	output compare channel (see <a href="mailto:gpt_output_compare_channel_t">gpt_output_compare_channel_t</a> typedef enumera-

#### Returns

GPT output compare value.

# 13.6.21 static void GPT\_ForceOutput ( GPT\_Type \* base, gpt\_output\_compare\_channel\_t channel ) [inline], [static]

MCUXpresso SDK API Reference Manual

169

#### **Parameters**

base	GPT peripheral base address.
channel	GPT output compare channel (see gpt_output_compare_channel_t typedef enumeration).

# 13.6.22 static void GPT\_EnableInterrupts ( GPT\_Type \* base, uint32\_t mask ) [inline], [static]

# **Parameters**

base	GPT peripheral base address.
	The interrupts to enable. This is a logical OR of members of the enumeration gpt
	interrupt_enable_t

# 13.6.23 static void GPT\_DisableInterrupts ( GPT\_Type \* base, uint32\_t mask ) [inline], [static]

# **Parameters**

base	GPT peripheral base address
mask	The interrupts to disable. This is a logical OR of members of the enumeration gpt_interrupt_enable_t

# 13.6.24 static uint32\_t GPT\_GetEnabledInterrupts ( GPT\_Type \* base ) [inline], [static]

# **Parameters**

base	GPT peripheral base address

#### Returns

The enabled interrupts. This is the logical OR of members of the enumeration gpt\_interrupt\_enable\_t

13.6.25 static uint32\_t GPT\_GetStatusFlags ( GPT\_Type \* base, gpt\_status\_flag\_t flags ) [inline], [static]

# Parameters

base	GPT peripheral base address.
flags	GPT status flag mask (see gpt_status_flag_t for bit definition).

# Returns

GPT status, each bit represents one status flag.

# 13.6.26 static void GPT\_ClearStatusFlags ( GPT\_Type \* base, gpt\_status\_flag\_t flags ) [inline], [static]

# Parameters

base	GPT peripheral base address.
flags	GPT status flag mask (see gpt_status_flag_t for bit definition).

MCUXpresso SDK API Reference Manual

# Chapter 14 GPIO: General-Purpose Input/Output Driver

# **Overview**

The MCUXpresso SDK provides a peripheral driver for the General-Purpose Input/Output (GPIO) module of MCUXpresso SDK devices.

# Typical use case

# 14.2.1 Input Operation

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/gpio

# **Data Structures**

• struct gpio\_pin\_config\_t

GPIO Init structure definition. More...

# **Enumerations**

```
    enum gpio_pin_direction_t {
        kGPIO_DigitalInput = 0U,
        kGPIO_DigitalOutput = 1U }
        GPIO direction definition.
    enum gpio_interrupt_mode_t {
        kGPIO_NoIntmode = 0U,
        kGPIO_IntLowLevel = 1U,
        kGPIO_IntHighLevel = 2U,
        kGPIO_IntRisingEdge = 3U,
        kGPIO_IntFallingEdge = 4U,
        kGPIO_IntRisingOrFallingEdge = 5U }
        GPIO interrupt mode definition.
```

# **Driver version**

**NXP Semiconductors** 

• #define FSL\_GPIO\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 5)) GPIO driver version.

# **GPIO Initialization and Configuration functions**

• void GPIO\_PinInit (GPIO\_Type \*base, uint32\_t pin, const gpio\_pin\_config\_t \*Config)

Initializes the GPIO peripheral according to the specified parameters in the initConfig.

MCUXpresso SDK API Reference Manual

173

# Typical use case

# **GPIO Reads and Write Functions**

• void GPIO\_PinWrite (GPIO\_Type \*base, uint32\_t pin, uint8\_t output)

*Sets the output level of the individual GPIO pin to logic 1 or 0.* 

• static void GPIO\_WritePinOutput (GPIO\_Type \*base, uint32\_t pin, uint8\_t output)

Sets the output level of the individual GPIO pin to logic 1 or 0.

• static void GPIO\_PortSet (GPIO\_Type \*base, uint32\_t mask)

Sets the output level of the multiple GPIO pins to the logic 1.

• static void GPIO\_SetPinsOutput (GPIO\_Type \*base, uint32\_t mask)

Sets the output level of the multiple GPIO pins to the logic 1.

• static void GPIO\_PortČlear (GPIO\_Type \*base, uint32\_t mask)

Sets the output level of the multiple GPIO pins to the logic 0.

• static void GPIO\_ClearPinsOutput (GPIO\_Type \*base, uint32\_t mask)

Sets the output level of the multiple GPIO pins to the logic 0.

• static void GPIO\_PortToggle (GPIO\_Type \*base, uint32\_t mask)

Reverses the current output logic of the multiple GPIO pins.

static uint32\_t GPIO\_PinRead (GPIO\_Type \*base, uint32\_t pin)

Reads the current input value of the GPIO port.

• static uint32\_t GPIO\_ReadPinInput (GPIO\_Type \*base, uint32\_t pin)

Reads the current input value of the GPIO port.

# **GPIO Reads Pad Status Functions**

• static uint8\_t GPIO\_PinReadPadStatus (GPIO\_Type \*base, uint32\_t pin)

Reads the current GPIO pin pad status.

• static uint8\_t GPIO\_ReadPadStatus (GPIO\_Type \*base, uint32\_t pin)

Reads the current GPIO pin pad status.

# Interrupts and flags management functions

• void GPIO\_PinSetInterruptConfig (GPIO\_Type \*base, uint32\_t pin, gpio\_interrupt\_mode\_t pin-InterruptMode)

Sets the current pin interrupt mode.

• static void GPIO\_SetPinInterruptConfig (GPIO\_Type \*base, uint32\_t pin, gpio\_interrupt\_mode\_t pinInterruptMode)

Sets the current pin interrupt mode.

• static void GPIO\_PortEnableInterrupts (GPIO\_Type \*base, uint32\_t mask)

Enables the specific pin interrupt.

• static void GPIO\_EnableInterrupts (GPIO\_Type \*base, uint32\_t mask)

Enables the specific pin interrupt.

• static void GPIO\_PortDisableInterrupts (GPIO\_Type \*base, uint32\_t mask)

Disables the specific pin interrupt.

• static void GPIO\_DisableInterrupts (GPIO\_Type \*base, uint32\_t mask)

Disables the specific pin interrupt.

• static uint32\_t GPIO\_PortGetInterruptFlags (GPIO\_Type \*base)

Reads individual pin interrupt status.

• static uint32\_t GPIO\_GetPinsInterruptFlags (GPIO\_Type \*base)

Reads individual pin interrupt status.

• static void GPIO\_PortClearInterruptFlags (GPIO\_Type \*base, uint32\_t mask)

Clears pin interrupt flag.

• static void GPIO\_ClearPinsInterruptFlags (GPIO\_Type \*base, uint32\_t mask)

175

Clears pin interrupt flag.

# **Data Structure Documentation**

# 14.3.1 struct gpio\_pin\_config\_t

# **Data Fields**

- gpio\_pin\_direction\_t direction
- Specifies the pin direction.
   uint8\_t outputLogic

Set a default output logic, which has no use in input.

• gpio\_interrupt\_mode\_t interruptMode

*Specifies the pin interrupt mode, a value of gpio\_interrupt\_mode\_t.* 

#### 14.3.1.0.0.4 Field Documentation

14.3.1.0.0.4.1 gpio\_pin\_direction\_t gpio\_pin\_config\_t::direction

14.3.1.0.0.4.2 gpio\_interrupt\_mode\_t gpio\_pin\_config\_t::interruptMode

# **Macro Definition Documentation**

14.4.1 #define FSL\_GPIO\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 5))

# **Enumeration Type Documentation**

# 14.5.1 enum gpio\_pin\_direction\_t

#### Enumerator

kGPIO\_DigitalInput Set current pin as digital input.kGPIO\_DigitalOutput Set current pin as digital output.

# 14.5.2 enum gpio\_interrupt\_mode\_t

### Enumerator

**kGPIO\_NoIntmode** Set current pin general IO functionality.

**kGPIO\_IntLowLevel** Set current pin interrupt is low-level sensitive.

kGPIO\_IntHighLevel Set current pin interrupt is high-level sensitive.

kGPIO\_IntRisingEdge Set current pin interrupt is rising-edge sensitive.

kGPIO\_IntFallingEdge Set current pin interrupt is falling-edge sensitive.

**kGPIO\_IntRisingOrFallingEdge** Enable the edge select bit to override the ICR register's configuration.

NXP Semiconductors

# MCUXpresso SDK API Reference Manual

# **Function Documentation**

177

#### **Parameters**

base	GPIO base pointer.	
pin	Specifies the pin number	
Config	pointer to a gpio_pin_config_t structure that contains the configuration information.	

# 14.6.2 void GPIO\_PinWrite ( GPIO\_Type \* base, uint32\_t pin, uint8\_t output )

# **Parameters**

base	GPIO base pointer.
pin	GPIO port pin number.
output	<ul> <li>GPIOpin output logic level.</li> <li>0: corresponding pin output low-logic level.</li> <li>1: corresponding pin output high-logic level.</li> </ul>

# 14.6.3 static void GPIO\_WritePinOutput ( GPIO\_Type \* base, uint32\_t pin, uint8\_t output ) [inline], [static]

**Deprecated** Do not use this function. It has been superceded by GPIO\_PinWrite.

# 14.6.4 static void GPIO\_PortSet ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

# **Parameters**

base	GPIO peripheral base pointer (GPIO1, GPIO2, GPIO3, and so on.)	
mask	GPIO pin number macro	

# 14.6.5 static void GPIO\_SetPinsOutput ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

**Deprecated** Do not use this function. It has been superceded by GPIO\_PortSet.

14.6.6 static void GPIO\_PortClear ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	GPIO peripheral base pointer (GPIO1, GPIO2, GPIO3, and so on.)	
mask	GPIO pin number macro	

# 14.6.7 static void GPIO\_ClearPinsOutput ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

**Deprecated** Do not use this function. It has been superceded by GPIO\_PortClear.

# 14.6.8 static void GPIO\_PortToggle ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	GPIO peripheral base pointer (GPIO1, GPIO2, GPIO3, and so on.)	
mask	GPIO pin number macro	

# 14.6.9 static uint32\_t GPIO\_PinRead ( GPIO\_Type \* base, uint32\_t pin ) [inline], [static]

# Parameters

base	GPIO base pointer.
pin	GPIO port pin number.

# Return values

GPIO	port input value.
------	-------------------

# 14.6.10 static uint32\_t GPIO\_ReadPinInput ( GPIO\_Type \* base, uint32\_t pin ) [inline], [static]

**Deprecated** Do not use this function. It has been superceded by GPIO\_PinRead.

14.6.11 static uint8\_t GPIO\_PinReadPadStatus ( GPIO\_Type \* base, uint32\_t pin ) [inline], [static]

#### **Parameters**

base	ase GPIO base pointer.	
pin GPIO port pin number.		

# Return values

GPIO	pin pad status value.

# 14.6.12 static uint8\_t GPIO\_ReadPadStatus ( GPIO\_Type \* base, uint32\_t pin ) [inline], [static]

**Deprecated** Do not use this function. It has been superceded by GPIO\_PinReadPadStatus.

# 14.6.13 void GPIO\_PinSetInterruptConfig ( GPIO\_Type \* base, uint32\_t pin, gpio\_interrupt\_mode\_t pinInterruptMode )

# Parameters

base	PIO base pointer.	
pin	GPIO port pin number.	
<i>pinInterrupt</i> - pointer to a gpio_interrupt_mode_t structure that contains the interrupt mode mation.		

# 14.6.14 static void GPIO\_SetPinInterruptConfig ( GPIO\_Type \* base, uint32\_t pin, gpio\_interrupt\_mode\_t pinInterruptMode ) [inline], [static]

**Deprecated** Do not use this function. It has been superceded by GPIO\_PinSetInterruptConfig.

# 14.6.15 static void GPIO\_PortEnableInterrupts ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	GPIO base pointer.
mask	GPIO pin number macro.

# 14.6.16 static void GPIO\_EnableInterrupts ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

# **Parameters**

base	GPIO base pointer.
mask	GPIO pin number macro.

# 14.6.17 static void GPIO\_PortDisableInterrupts ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	GPIO base pointer.
mask	GPIO pin number macro.

# 14.6.18 static void GPIO\_DisableInterrupts ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

**Deprecated** Do not use this function. It has been superceded by GPIO\_PortDisableInterrupts.

# 14.6.19 static uint32\_t GPIO\_PortGetInterruptFlags ( GPIO\_Type \* base ) [inline], [static]

# Parameters

base	GPIO base pointer.
Datama valuas	

#### Return values

pin interrupt status flag.	current
----------------------------	---------

# 14.6.20 static uint32\_t GPIO\_GetPinsInterruptFlags ( GPIO\_Type \* base ) [inline], [static]

#### **Parameters**

base	GPIO base pointer.
------	--------------------

# Return values

current	pin interrupt status flag.

# 14.6.21 static void GPIO\_PortClearInterruptFlags ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

Status flags are cleared by writing a 1 to the corresponding bit position.

# **Parameters**

base	GPIO base pointer.
mask	GPIO pin number macro.

# 14.6.22 static void GPIO\_ClearPinsInterruptFlags ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

Status flags are cleared by writing a 1 to the corresponding bit position.

Parameters

MCUXpresso SDK API Reference Manual

base	GPIO base pointer.
mask	GPIO pin number macro.

**Chapter 15 I2C: Inter-Integrated Circuit Driver** 

# **Overview**

# **Modules**

• I2C Driver

# **I2C Driver**

# **I2C Driver**

# 15.2.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Inter-Integrated Circuit (I2C) module of MC-UXpresso SDK devices.

The I2C driver includes functional APIs and transactional APIs.

Functional APIs target the low-level APIs. Functional APIs can be used for the I2C master/slave initialization/configuration/operation for optimization/customization purpose. Using the functional APIs requires knowing the I2C master peripheral and how to organize functional APIs to meet the application requirements. The I2C functional operation groups provide the functional APIs set.

Transactional APIs target the high-level APIs. The transactional APIs can be used to enable the peripheral quickly and also in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code using the functional APIs or accessing the hardware registers.

Transactional APIs support asynchronous transfer. This means that the functions I2C\_MasterTransfer-NonBlocking() set up the interrupt non-blocking transfer. When the transfer completes, the upper layer is notified through a callback function with the status.

# 15.2.2 Typical use case

# 15.2.2.1 Master Operation in functional method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/i2c

# 15.2.2.2 Master Operation in interrupt transactional method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/i2c

# 15.2.2.3 Slave Operation in functional method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/i2c

# 15.2.2.4 Slave Operation in interrupt transactional method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/i2c

# **Data Structures**

• struct i2c master config t

```
    12C master user configuration. More...
    struct i2c_master_transfer_t
    12C master transfer structure. More...
    struct i2c_master_handle_t
    12C master handle structure. More...
    struct i2c_slave_config_t
    12C slave user configuration. More...
    struct i2c_slave_transfer_t
    12C slave transfer structure. More...
    struct i2c_slave_handle_t
    12C slave handle structure. More...
```

# **Macros**

#define I2C\_RETRY\_TIMES 0U /\* Define to zero means keep waiting until the flag is assert/deassert. \*/
 Retry times for waiting flag.

# **Typedefs**

- typedef void(\* i2c\_master\_transfer\_callback\_t )(I2C\_Type \*base, i2c\_master\_handle\_t \*handle, status\_t status, void \*userData)
   I2C master transfer callback typedef.
   typedef void(\* i2c\_slave transfer\_callback\_t )(I2C\_Type \*base, i2c\_slave transfer\_t \*vyfer\_void
- typedef void(\* i2c\_slave\_transfer\_callback\_t )(I2C\_Type \*base, i2c\_slave\_transfer\_t \*xfer, void \*userData)

I2C slave transfer callback typedef.

#### **Enumerations**

```
    enum {

 kStatus_I2C_Busy = MAKE_STATUS(kStatusGroup_I2C, 0),
 kStatus I2C Idle = MAKE STATUS(kStatusGroup I2C, 1),
 kStatus_I2C_Nak = MAKE_STATUS(kStatusGroup_I2C, 2),
 kStatus I2C ArbitrationLost = MAKE STATUS(kStatusGroup I2C, 3),
 kStatus I2C Timeout = MAKE STATUS(kStatusGroup I2C, 4),
 kStatus_I2C_Addr_Nak = MAKE_STATUS(kStatusGroup_I2C, 5) }
    I2C status return codes.
enum _i2c_flags {
 kI2C_ReceiveNakFlag = I2C_I2SR_RXAK_MASK,
 kI2C_IntPendingFlag = I2C_I2SR_IIF_MASK,
 kI2C_TransferDirectionFlag = I2C_I2SR_SRW_MASK,
 kI2C_ArbitrationLostFlag = I2C_I2SR_IAL_MASK,
 kI2C_BusBusyFlag = I2C_I2SR_IBB_MASK,
 kI2C_AddressMatchFlag = I2C_I2SR_IAAS_MASK,
 kI2C_TransferCompleteFlag = I2C_I2SR_ICF_MASK }
```

# MCUXpresso SDK API Reference Manual

# **I2C Driver**

```
I2C peripheral flags.
• enum i2c interrupt enable { kI2C GlobalInterruptEnable = I2C I2CR IIEN MASK }
    I2C feature interrupt source.
enum i2c_direction_t {
  kI2C Write = 0x0U,
 kI2C Read = 0x1U }
     The direction of master and slave transfers.
enum _i2c_master_transfer_flags {
  kI2C_TransferDefaultFlag = 0x0U,
  kI2C TransferNoStartFlag = 0x1U,
 kI2C_TransferRepeatedStartFlag = 0x2U,
 kI2C TransferNoStopFlag = 0x4U }
    I2C transfer control flag.
enum i2c_slave_transfer_event_t {
  kI2C SlaveAddressMatchEvent = 0x01U,
 kI2C_SlaveTransmitEvent = 0x02U,
 kI2C_SlaveReceiveEvent = 0x04U,
 kI2C SlaveTransmitAckEvent = 0x08U,
 kI2C_SlaveCompletionEvent = 0x20U,
 kI2C_SlaveAllEvents }
    Set of events sent to the callback for nonblocking slave transfers.
```

# **Driver version**

• #define FSL\_I2C\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 7)) *I2C driver version.* 

Enables or disables the I2C peripheral operation.

#### Initialization and deinitialization

```
    void I2C_MasterInit (I2C_Type *base, const i2c_master_config_t *masterConfig, uint32_t src-Clock_Hz)
        Initializes the I2C peripheral.

    void I2C_MasterDeinit (I2C_Type *base)
        De-initializes the I2C master peripheral.

    void I2C_MasterGetDefaultConfig (i2c_master_config_t *masterConfig)
        Sets the I2C master configuration structure to default values.

    void I2C_SlaveInit (I2C_Type *base, const i2c_slave_config_t *slaveConfig)
        Initializes the I2C peripheral.

    void I2C_SlaveDeinit (I2C_Type *base)
        De-initializes the I2C slave peripheral.

    void I2C_SlaveGetDefaultConfig (i2c_slave_config_t *slaveConfig)
        Sets the I2C slave configuration structure to default values.

    static void I2C_Enable (I2C_Type *base, bool enable)
```

MCUXpresso SDK API Reference Manual

# **Status**

• static uint32\_t I2C\_MasterGetStatusFlags (I2C\_Type \*base)

*Gets the I2C status flags.* 

- static void I2C\_MasterClearStatusFlags (I2C\_Type \*base, uint32\_t statusMask) Clears the I2C status flag state.
- static uint32\_t I2C\_SlaveGetStatusFlags (I2C\_Type \*base)

Gets the I2C status flags.

• static void I2C\_SlaveClearStatusFlags (I2C\_Type \*base, uint32\_t statusMask) Clears the I2C status flag state.

# Interrupts

• void I2C\_EnableInterrupts (I2C\_Type \*base, uint32\_t mask)

Enables I2C interrupt requests.

• void I2C\_DisableInterrupts (I2C\_Type \*base, uint32\_t mask)

Disables I2C interrupt requests.

# **Bus Operations**

- void I2C\_MasterSetBaudRate (I2C\_Type \*base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz) Sets the I2C master transfer baud rate.
- status\_t I2C\_MasterStart (I2C\_Type \*base, uint8\_t address, i2c\_direction\_t direction) Sends a START on the I2C bus.
- status\_t I2C\_MasterStop (I2C\_Type \*base)

Sends a STOP signal on the I2C bus.

- status\_t I2C\_MasterRepeatedStart (I2C\_Type \*base, uint8\_t address, i2c\_direction\_t direction)

  Sends a REPEATED START on the I2C bus.
- status\_t I2C\_MasterWriteBlocking (I2C\_Type \*base, const uint8\_t \*txBuff, size\_t txSize, uint32\_t flags)

Performs a polling send transaction on the I2C bus.

- status\_t I2C\_MasterReadBlocking (I2C\_Type \*base, uint8\_t \*rxBuff, size\_t rxSize, uint32\_t flags)

  Performs a polling receive transaction on the I2C bus.
- status\_t I2C\_SlaveWriteBlocking (I2C\_Type \*base, const uint8\_t \*txBuff, size\_t txSize)

  Performs a polling send transaction on the I2C bus.
- status\_t I2C\_SlaveReadBlocking (I2C\_Type \*base, uint8\_t \*rxBuff, size\_t rxSize)

Performs a polling receive transaction on the I2C bus.

• status\_t I2C\_MasterTransferBlocking (I2C\_Type \*base, i2c\_master\_transfer\_t \*xfer)

Performs a master polling transfer on the I2C bus.

#### **Transactional**

- void I2C\_MasterTransferCreateHandle (I2C\_Type \*base, i2c\_master\_handle\_t \*handle, i2c\_master\_transfer\_callback\_t callback, void \*userData)
  - *Initializes the I2C handle which is used in transactional functions.*
- status\_t I2C\_MasterTransferNonBlocking (I2C\_Type \*base, i2c\_master\_handle\_t \*handle, i2c\_master\_transfer\_t \*xfer)

MCUXpresso SDK API Reference Manual

# **I2C Driver**

Performs a master interrupt non-blocking transfer on the I2C bus.

• status\_t I2C\_MasterTransferGetCount (I2C\_Type \*base, i2c\_master\_handle\_t \*handle, size\_t \*count)

*Gets the master transfer status during a interrupt non-blocking transfer.* 

• status\_t I2C\_MasterTransferAbort (I2C\_Type \*base, i2c\_master\_handle\_t \*handle)

Aborts an interrupt non-blocking transfer early.

• void I2C\_MasterTransferHandleIRQ (I2C\_Type \*base, void \*i2cHandle)

Master interrupt handler.

• void I2C\_SlaveTransferCreateHandle (I2C\_Type \*base, i2c\_slave\_handle\_t \*handle, i2c\_slave\_transfer\_callback\_t callback, void \*userData)

*Initializes the I2C handle which is used in transactional functions.* 

• status\_t I2C\_SlaveTransferNonBlocking (I2C\_Type \*base, i2c\_slave\_handle\_t \*handle, uint32\_t eventMask)

Starts accepting slave transfers.

• void I2C\_SlaveTransferAbort (I2C\_Type \*base, i2c\_slave\_handle\_t \*handle)

Aborts the slave transfer.

- status\_t I2C\_SlaveTransferGetCount (I2C\_Type \*base, i2c\_slave\_handle\_t \*handle, size\_t \*count)

  Gets the slave transfer remaining bytes during a interrupt non-blocking transfer.
- void I2C\_SlaveTransferHandleIRQ (I2C\_Type \*base, void \*i2cHandle) Slave interrupt handler.

### 15.2.3 Data Structure Documentation

# 15.2.3.1 struct i2c master config t

# **Data Fields**

• bool enableMaster

Enables the I2C peripheral at initialization time.

• uint32 t baudRate Bps

Baud rate configuration of I2C peripheral.

#### 15.2.3.1.0.5 Field Documentation

15.2.3.1.0.5.1 bool i2c master config t::enableMaster

15.2.3.1.0.5.2 uint32\_t i2c\_master\_config\_t::baudRate\_Bps

15.2.3.2 struct i2c master transfer t

#### **Data Fields**

• uint32 t flags

A transfer flag which controls the transfer.

uint8 t slaveAddress

7-bit slave address.

• i2c\_direction\_t direction

A transfer direction, read or write.

• uint32\_t subaddress

#### MCUXpresso SDK API Reference Manual

A sub address.

• uint8 t subaddressSize

A size of the command buffer.

• uint8\_t \*volatile data

A transfer buffer.

• volatile size t dataSize

A transfer size.

### 15.2.3.2.0.6 Field Documentation

15.2.3.2.0.6.1 uint32\_t i2c\_master\_transfer\_t::flags

15.2.3.2.0.6.2 uint8\_t i2c\_master\_transfer\_t::slaveAddress

15.2.3.2.0.6.3 i2c\_direction\_t i2c\_master\_transfer\_t::direction

15.2.3.2.0.6.4 uint32 t i2c master transfer t::subaddress

Transferred MSB first.

15.2.3.2.0.6.5 uint8\_t i2c\_master\_transfer\_t::subaddressSize

15.2.3.2.0.6.6 uint8 t\* volatile i2c master transfer t::data

15.2.3.2.0.6.7 volatile size\_t i2c\_master\_transfer\_t::dataSize

15.2.3.3 struct \_i2c\_master\_handle

I2C master handle typedef.

#### **Data Fields**

• i2c\_master\_transfer\_t transfer

I2C master transfer copy.

• size t transferSize

Total bytes to be transferred.

• uint8\_t state

A transfer state maintained during transfer.

• i2c\_master\_transfer\_callback\_t completionCallback

A callback function called when the transfer is finished.

void \* userData

A callback parameter passed to the callback function.

# **I2C Driver**

#### 15.2.3.3.0.7 Field Documentation

15.2.3.3.0.7.1 i2c\_master\_transfer\_t i2c\_master\_handle\_t::transfer

15.2.3.3.0.7.2 size t i2c master handle t::transferSize

15.2.3.3.0.7.3 uint8\_t i2c\_master\_handle\_t::state

15.2.3.3.0.7.4 i2c\_master\_transfer\_callback\_t i2c\_master\_handle\_t::completionCallback

15.2.3.3.0.7.5 void\* i2c\_master\_handle\_t::userData

15.2.3.4 struct i2c\_slave\_config\_t

# **Data Fields**

bool enableSlave

Enables the I2C peripheral at initialization time.

• uint16 t slaveAddress

A slave address configuration.

#### 15.2.3.4.0.8 Field Documentation

15.2.3.4.0.8.1 bool i2c\_slave\_config\_t::enableSlave

15.2.3.4.0.8.2 uint16\_t i2c\_slave\_config\_t::slaveAddress

15.2.3.5 struct i2c slave transfer t

#### **Data Fields**

• i2c slave transfer event t event

A reason that the callback is invoked.

• uint8 t \*volatile data

A transfer buffer.

• volatile size\_t dataSize

A transfer size.

• status t completionStatus

Success or error code describing how the transfer completed.

• size t transferredCount

A number of bytes actually transferred since the start or since the last repeated start.

## 15.2.3.5.0.9 Field Documentation

15.2.3.5.0.9.1 i2c\_slave\_transfer\_event\_t i2c\_slave\_transfer\_t::event

15.2.3.5.0.9.2 uint8 t\* volatile i2c slave transfer t::data

15.2.3.5.0.9.3 volatile size\_t i2c\_slave\_transfer\_t::dataSize

15.2.3.5.0.9.4 status\_t i2c\_slave\_transfer\_t::completionStatus

Only applies for kI2C\_SlaveCompletionEvent.

15.2.3.5.0.9.5 size ti2c slave transfer t::transferredCount

15.2.3.6 struct \_i2c\_slave\_handle

I2C slave handle typedef.

## **Data Fields**

• volatile uint8\_t state

A transfer state maintained during transfer.

• i2c\_slave\_transfer\_t transfer

*I2C* slave transfer copy.

• uint32\_t eventMask

A mask of enabled events.

• i2c\_slave\_transfer\_callback\_t callback

A callback function called at the transfer event.

void \* userData

A callback parameter passed to the callback.

MCUXpresso SDK API Reference Manual

#### 15.2.3.6.0.10 Field Documentation

- 15.2.3.6.0.10.1 volatile uint8\_t i2c\_slave\_handle\_t::state
- 15.2.3.6.0.10.2 i2c\_slave\_transfer\_t i2c slave handle t::transfer
- 15.2.3.6.0.10.3 uint32\_t i2c\_slave\_handle\_t::eventMask
- 15.2.3.6.0.10.4 i2c slave transfer callback t i2c slave handle t::callback
- 15.2.3.6.0.10.5 void\* i2c slave handle t::userData

#### 15.2.4 Macro Definition Documentation

- 15.2.4.1 #define FSL\_I2C\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 7))
- 15.2.4.2 #define I2C\_RETRY\_TIMES 0U /\* Define to zero means keep waiting until the flag is assert/deassert. \*/

## 15.2.5 Typedef Documentation

- 15.2.5.1 typedef void(\* i2c\_master\_transfer\_callback\_t)(I2C\_Type \*base, i2c\_master\_handle\_t \*handle, status\_t status, void \*userData)
- 15.2.5.2 typedef void(\* i2c\_slave\_transfer\_callback\_t)(I2C\_Type \*base, i2c\_slave\_transfer\_t \*xfer, void \*userData)

## 15.2.6 Enumeration Type Documentation

## 15.2.6.1 anonymous enum

#### Enumerator

**kStatus\_I2C\_Busy** I2C is busy with current transfer.

kStatus\_I2C\_Idle Bus is Idle.

kStatus\_I2C\_Nak NAK received during transfer.

kStatus\_I2C\_ArbitrationLost Arbitration lost during transfer.

kStatus 12C Timeout Timeout polling status flags.

kStatus\_I2C\_Addr\_Nak NAK received during the address probe.

## 15.2.6.2 enum <u>i2c\_flags</u>

The following status register flags can be cleared:

• kI2C\_ArbitrationLostFlag

## MCUXpresso SDK API Reference Manual

## • kI2C\_IntPendingFlag

#### Note

These enumerations are meant to be OR'd together to form a bit mask.

#### Enumerator

kI2C\_ReceiveNakFlag I2C receive NAK flag.

kI2C\_IntPendingFlag I2C interrupt pending flag.

kI2C\_TransferDirectionFlag I2C transfer direction flag.

kI2C\_ArbitrationLostFlag I2C arbitration lost flag.

kI2C\_BusBusyFlag I2C bus busy flag.

kI2C\_AddressMatchFlag I2C address match flag.

kI2C\_TransferCompleteFlag I2C transfer complete flag.

## 15.2.6.3 enum \_i2c\_interrupt\_enable

#### Enumerator

kI2C\_GlobalInterruptEnable I2C global interrupt.

## 15.2.6.4 enum i2c\_direction\_t

#### Enumerator

kI2C Write Master transmits to the slave.

**kI2C** Read Master receives from the slave.

## 15.2.6.5 enum \_i2c\_master\_transfer\_flags

#### Enumerator

kI2C\_TransferDefaultFlag A transfer starts with a start signal, stops with a stop signal.

**kI2C\_TransferNoStartFlag** A transfer starts without a start signal, only support write only or write+read with no start flag, do not support read only with no start flag.

kI2C\_TransferRepeatedStartFlag A transfer starts with a repeated start signal.

kI2C\_TransferNoStopFlag A transfer ends without a stop signal.

## 15.2.6.6 enum i2c\_slave\_transfer\_event\_t

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to I2C\_SlaveTransferNonBlocking() to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

## Note

These enumerations are meant to be OR'd together to form a bit mask of events.

#### Enumerator

kI2C SlaveAddressMatchEvent Received the slave address after a start or repeated start.

**kI2C\_SlaveTransmitEvent** A callback is requested to provide data to transmit (slave-transmitter role).

**kI2C\_SlaveReceiveEvent** A callback is requested to provide a buffer in which to place received data (slave-receiver role).

kI2C\_SlaveTransmitAckEvent A callback needs to either transmit an ACK or NACK.

kI2C\_SlaveCompletionEvent A stop was detected or finished transfer, completing the transfer.

*kI2C\_SlaveAllEvents* A bit mask of all available events.

## 15.2.7 Function Documentation

## 15.2.7.1 void I2C\_MasterInit ( I2C\_Type \* base, const i2c\_master\_config\_t \* masterConfig, uint32\_t srcClock\_Hz )

Call this API to ungate the I2C clock and configure the I2C with master configuration.

#### Note

This API should be called at the beginning of the application. Otherwise, any operation to the I2C module can cause a hard fault because the clock is not enabled. The configuration structure can be custom filled or it can be set with default values by using the I2C\_MasterGetDefaultConfig(). After calling this API, the master is ready to transfer. This is an example.

```
* i2c_master_config_t config = {
* .enableMaster = true,
* .baudRate_Bps = 100000
* };
* I2C_MasterInit(I2CO, &config, 12000000U);
```

#### **Parameters**

base	I2C base pointer
masterConfig	A pointer to the master configuration structure
srcClock_Hz	I2C peripheral clock frequency in Hz

## 15.2.7.2 void I2C\_MasterDeinit ( I2C\_Type \* base )

Call this API to gate the I2C clock. The I2C master module can't work unless the I2C MasterInit is called.

#### **Parameters**

base 1	I2C base pointer
--------	------------------

## 15.2.7.3 void I2C\_MasterGetDefaultConfig ( i2c\_master\_config\_t \* masterConfig\_)

The purpose of this API is to get the configuration structure initialized for use in the I2C\_MasterInit(). Use the initialized structure unchanged in the I2C\_MasterInit() or modify the structure before calling the I2C\_MasterInit(). This is an example.

```
* i2c_master_config_t config;
* I2C_MasterGetDefaultConfig(&config);
```

#### **Parameters**

<b>a</b> a	
masterConfig	A pointer to the master configuration structure.
meister congre	Tripomiter to the master comiguration structure.

## 15.2.7.4 void I2C\_SlaveInit ( I2C\_Type \* base, const i2c\_slave\_config\_t \* slaveConfig\_)

Call this API to ungate the I2C clock and initialize the I2C with the slave configuration.

Note

This API should be called at the beginning of the application. Otherwise, any operation to the I2C module can cause a hard fault because the clock is not enabled. The configuration structure can partly be set with default values by I2C\_SlaveGetDefaultConfig() or it can be custom filled by the user. This is an example.

```
* i2c_slave_config_t config = {
* .enableSlave = true,
* .slaveAddress = 0x1DU,
* };
* I2C_SlaveInit(I2C0, &config);
```

MCUXpresso SDK API Reference Manual

#### **Parameters**

base	I2C base pointer
slaveConfig	A pointer to the slave configuration structure

## 15.2.7.5 void I2C\_SlaveDeinit ( I2C\_Type \* base )

Calling this API gates the I2C clock. The I2C slave module can't work unless the I2C\_SlaveInit is called to enable the clock.

#### **Parameters**

,	TAGE!
base	12C base pointer
o cisc	12e ouse pointer

## 15.2.7.6 void I2C\_SlaveGetDefaultConfig ( i2c\_slave\_config\_t \* slaveConfig )

The purpose of this API is to get the configuration structure initialized for use in the I2C\_SlaveInit(). Modify fields of the structure before calling the I2C\_SlaveInit(). This is an example.

```
* i2c_slave_config_t config;
* I2C_SlaveGetDefaultConfig(&config);
```

#### **Parameters**

slaveConfig	A pointer to the slave configuration structure.
-------------	---

## 15.2.7.7 static void I2C\_Enable ( I2C\_Type \* base, bool enable ) [inline], [static]

## Parameters

base	I2C base pointer
enable	Pass true to enable and false to disable the module.

## 15.2.7.8 static uint32\_t I2C\_MasterGetStatusFlags ( I2C\_Type \* base ) [inline], [static]

## MCUXpresso SDK API Reference Manual

#### **Parameters**

## Returns

status flag, use status flag to AND \_i2c\_flags to get the related status.

## 15.2.7.9 static void I2C\_MasterClearStatusFlags ( I2C\_Type \* base, uint32\_t statusMask ) [inline], [static]

The following status register flags can be cleared kI2C\_ArbitrationLostFlag and kI2C\_IntPendingFlag.

#### **Parameters**

base	I2C base pointer
statusMask	The status flag mask, defined in type i2c_status_flag_t. The parameter can be any combination of the following values:  • kI2C_ArbitrationLostFlag  • kI2C_IntPendingFlag

## 15.2.7.10 static uint32\_t I2C\_SlaveGetStatusFlags ( I2C\_Type \* base ) [inline], [static]

## Parameters

## Returns

status flag, use status flag to AND \_i2c\_flags to get the related status.

## 15.2.7.11 static void I2C\_SlaveClearStatusFlags ( I2C\_Type \* base, uint32\_t statusMask ) [inline], [static]

The following status register flags can be cleared kI2C\_ArbitrationLostFlag and kI2C\_IntPendingFlag

## Parameters

base	I2C base pointer
statusMask	The status flag mask, defined in type i2c_status_flag_t. The parameter can be any combination of the following values:  • kI2C_IntPendingFlagFlag

## 15.2.7.12 void I2C\_EnableInterrupts ( I2C\_Type \* base, uint32\_t mask )

## Parameters

base	I2C base pointer
mask	<ul> <li>interrupt source The parameter can be combination of the following source if defined:</li> <li>kI2C_GlobalInterruptEnable</li> <li>kI2C_StopDetectInterruptEnable/kI2C_StartDetectInterruptEnable</li> <li>kI2C_SdaTimeoutInterruptEnable</li> </ul>

## 15.2.7.13 void I2C\_DisableInterrupts ( I2C\_Type \* base, uint32\_t mask )

## Parameters

base	I2C base pointer
mask	<ul> <li>interrupt source The parameter can be combination of the following source if defined:</li> <li>kI2C_GlobalInterruptEnable</li> <li>kI2C_StopDetectInterruptEnable/kI2C_StartDetectInterruptEnable</li> <li>kI2C_SdaTimeoutInterruptEnable</li> </ul>

## 15.2.7.14 void I2C\_MasterSetBaudRate ( I2C\_Type \* base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz )

## Parameters

base	I2C base pointer
baudRate_Bps	the baud rate value in bps
srcClock_Hz	Source clock

## 15.2.7.15 status\_t I2C\_MasterStart ( I2C\_Type \* base, uint8\_t address, i2c\_direction\_t direction )

This function is used to initiate a new master mode transfer by sending the START signal. The slave address is sent following the I2C START signal.

## **Parameters**

base	I2C peripheral base pointer
address	7-bit slave device address.
direction	Master transfer directions(transmit/receive).

## Return values

kStatus_Success	Successfully send the start signal.
kStatus_I2C_Busy	Current bus is busy.

## 15.2.7.16 status\_t I2C\_MasterStop ( I2C\_Type \* base )

#### Return values

kStatus_Success	Successfully send the stop signal.
kStatus_I2C_Timeout	Send stop signal failed, timeout.

## 15.2.7.17 status\_t I2C\_MasterRepeatedStart ( I2C\_Type \* base, uint8\_t address, i2c\_direction\_t direction )

## **Parameters**

base	I2C peripheral base pointer

MCUXpresso SDK API Reference Manual

address	7-bit slave device address.
direction	Master transfer directions(transmit/receive).

## Return values

kStatus_Success	Successfully send the start signal.
kStatus_I2C_Busy	Current bus is busy but not occupied by current I2C master.

## 15.2.7.18 status\_t I2C\_MasterWriteBlocking ( I2C\_Type \* base, const uint8\_t \* txBuff, size\_t txSize, uint32\_t flags )

#### **Parameters**

base	The I2C peripheral base pointer.
txBuff	The pointer to the data to be transferred.
txSize	The length in bytes of the data to be transferred.
flags	Transfer control flag to decide whether need to send a stop, use kI2C_Transfer-DefaultFlag to issue a stop and kI2C_TransferNoStop to not send a stop.

## Return values

kStatus_Success	Successfully complete the data transmission.
kStatus_I2C_Arbitration-	Transfer error, arbitration lost.
Lost	
kStataus_I2C_Nak	Transfer error, receive NAK during transfer.

## 15.2.7.19 status\_t I2C\_MasterReadBlocking ( I2C\_Type \* base, uint8\_t \* rxBuff, size\_t rxSize, uint32\_t flags )

## Note

The I2C\_MasterReadBlocking function stops the bus before reading the final byte. Without stopping the bus prior for the final read, the bus issues another read, resulting in garbage data being read into the data register.

MCUXpresso SDK API Reference Manual

203

## Parameters

base	I2C peripheral base pointer.
rxBuff	The pointer to the data to store the received data.
rxSize	The length in bytes of the data to be received.
flags	Transfer control flag to decide whether need to send a stop, use kI2C_Transfer-DefaultFlag to issue a stop and kI2C_TransferNoStop to not send a stop.

## Return values

kStatus_Success	Successfully complete the data transmission.
kStatus_I2C_Timeout	Send stop signal failed, timeout.

## 15.2.7.20 status\_t I2C\_SlaveWriteBlocking ( I2C\_Type \* base, const uint8\_t \* txBuff, size\_t txSize )

## Parameters

base	The I2C peripheral base pointer.
txBuff	The pointer to the data to be transferred.
txSize	The length in bytes of the data to be transferred.

## Return values

kStatus_Success	Successfully complete the data transmission.
kStatus_I2C_Arbitration-	Transfer error, arbitration lost.
Lost	
kStataus_I2C_Nak	Transfer error, receive NAK during transfer.

## 15.2.7.21 status\_t I2C\_SlaveReadBlocking ( I2C\_Type \* base, uint8\_t \* rxBuff, size\_t rxSize )

**NXP Semiconductors** 

MCUXpresso SDK API Reference Manual

base	I2C peripheral base pointer.
rxBuff	The pointer to the data to store the received data.
rxSize	The length in bytes of the data to be received.

## 15.2.7.22 status\_t l2C\_MasterTransferBlocking ( l2C\_Type \* base, i2c\_master\_transfer\_t \* xfer )

## Note

The API does not return until the transfer succeeds or fails due to arbitration lost or receiving a NAK.

#### Parameters

base	I2C peripheral base address.
xfer	Pointer to the transfer structure.

## Return values

kStatus_Success	Successfully complete the data transmission.
kStatus_I2C_Busy	Previous transmission still not finished.
kStatus_I2C_Timeout	Transfer error, wait signal timeout.
kStatus_I2C_Arbitration-	Transfer error, arbitration lost.
Lost	
kStataus_I2C_Nak	Transfer error, receive NAK during transfer.

## 15.2.7.23 void I2C\_MasterTransferCreateHandle ( I2C\_Type \* base, i2c\_master\_handle\_t \* handle, i2c\_master\_transfer\_callback\_t callback, void \* userData )

#### **Parameters**

base	I2C base pointer.
handle	pointer to i2c_master_handle_t structure to store the transfer state.
callback	pointer to user callback function.

MCUXpresso SDK API Reference Manual

userData	user parameter passed to the callback function.
----------	---

## 15.2.7.24 status\_t I2C\_MasterTransferNonBlocking ( I2C\_Type \* base, i2c\_master\_handle\_t \* handle, i2c\_master\_transfer\_t \* xfer )

#### Note

Calling the API returns immediately after transfer initiates. The user needs to call I2C\_MasterGet-TransferCount to poll the transfer status to check whether the transfer is finished. If the return status is not kStatus\_I2C\_Busy, the transfer is finished.

#### **Parameters**

base	I2C base pointer.
handle	pointer to i2c_master_handle_t structure which stores the transfer state.
xfer	pointer to i2c_master_transfer_t structure.

## Return values

kStatus_Success	Successfully start the data transmission.
kStatus_I2C_Busy	Previous transmission still not finished.
kStatus_I2C_Timeout	Transfer error, wait signal timeout.

## 15.2.7.25 status\_t I2C\_MasterTransferGetCount ( I2C\_Type \* base, i2c\_master\_handle\_t \* handle, size\_t \* count )

## Parameters

base	I2C base pointer.
handle	pointer to i2c_master_handle_t structure which stores the transfer state.
count	Number of bytes transferred so far by the non-blocking transaction.

## Return values

kStatus_InvalidArgument	count is Invalid.
kStatus_Success	Successfully return the count.

## 15.2.7.26 status\_t I2C\_MasterTransferAbort ( I2C\_Type \* base, i2c\_master\_handle\_t \* handle )

#### Note

This API can be called at any time when an interrupt non-blocking transfer initiates to abort the transfer early.

#### **Parameters**

base	I2C base pointer.
handle	pointer to i2c_master_handle_t structure which stores the transfer state

## Return values

kStatus_I2C_Timeout	Timeout during polling flag.
kStatus_Success	Successfully abort the transfer.

## 15.2.7.27 void I2C\_MasterTransferHandleIRQ ( I2C\_Type \* base, void \* i2cHandle )

## **Parameters**

base	I2C base pointer.
i2cHandle	pointer to i2c_master_handle_t structure.

## 15.2.7.28 void I2C\_SlaveTransferCreateHandle ( I2C\_Type \* base, i2c\_slave\_handle\_t \* handle, i2c\_slave\_transfer\_callback\_t callback, void \* userData )

## **Parameters**

base	I2C base pointer.

## MCUXpresso SDK API Reference Manual

handle	pointer to i2c_slave_handle_t structure to store the transfer state.
callback	pointer to user callback function.
userData	user parameter passed to the callback function.

## 15.2.7.29 status\_t I2C\_SlaveTransferNonBlocking ( I2C\_Type \* base, i2c\_slave\_handle\_t \* handle, uint32\_t eventMask )

Call this API after calling the I2C\_SlaveInit() and I2C\_SlaveTransferCreateHandle() to start processing transactions driven by an I2C master. The slave monitors the I2C bus and passes events to the callback that was passed into the call to I2C\_SlaveTransferCreateHandle(). The callback is always invoked from the interrupt context.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of i2c\_slave\_transfer\_event\_t enumerators for the events you wish to receive. The k-I2C\_SlaveTransmitEvent and kLPI2C\_SlaveReceiveEvent events are always enabled and do not need to be included in the mask. Alternatively, pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the kI2C\_SlaveAllEvents constant is provided as a convenient way to enable all events.

#### **Parameters**

base	The I2C peripheral base address.
handle	Pointer to i2c_slave_handle_t structure which stores the transfer state.
eventMask	Bit mask formed by OR'ing together i2c_slave_transfer_event_t enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and kI2C_SlaveAllEvents to enable all events.

#### Return values

kStatus_Success	Slave transfers were successfully started.
kStatus_I2C_Busy	Slave transfers have already been started on this handle.

## 15.2.7.30 void I2C\_SlaveTransferAbort ( I2C\_Type \* base, i2c\_slave\_handle\_t \* handle )

Note

This API can be called at any time to stop slave for handling the bus events.

MCUXpresso SDK API Reference Manual

## Parameters

base	I2C base pointer.
handle	pointer to i2c_slave_handle_t structure which stores the transfer state.

## 15.2.7.31 status\_t I2C\_SlaveTransferGetCount ( I2C\_Type \* base, i2c\_slave\_handle\_t \* handle, size\_t \* count )

## Parameters

base	I2C base pointer.
handle	pointer to i2c_slave_handle_t structure.
count	Number of bytes transferred so far by the non-blocking transaction.

## Return values

kStatus_InvalidArgument	count is Invalid.
kStatus_Success	Successfully return the count.

## 15.2.7.32 void I2C\_SlaveTransferHandleIRQ ( I2C\_Type \* base, void \* i2cHandle )

## **Parameters**

	base	I2C base pointer.
i2	2cHandle	pointer to i2c_slave_handle_t structure which stores the transfer state

## Chapter 16

## **PWM: Pulse Width Modulation Driver**

## **Overview**

The MCUXpresso SDK provides a peripheral driver for the Pulse Width Modulation (PWM) module of MCUXpresso SDK devices.

#### **PWM Driver**

## 16.2.1 Initialization and deinitialization

The function PWM\_Init() initializes the PWM with a specified configurations. The function PWM\_Get-DefaultConfig() gets the default configurations. The initialization function configures the PWM for the requested register update mode for registers with buffers.

The function PWM\_Deinit() disables the PWM counter and turns off the module clock.

## Typical use case

## 16.3.1 PWM output

Output PWM signal on PWM3 module with different dutycycles. Periodically update the PWM signal duty cycle. Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/pwm

## **Enumerations**

```
    enum pwm_clock_source_t {
        kPWM_PeripheralClock = 1U,
        kPWM_HighFrequencyClock,
        kPWM_LowFrequencyClock }
        PWM clock source select.
    enum pwm_fifo_water_mark_t {
        kPWM_FIFOWaterMark_1 = 0U,
        kPWM_FIFOWaterMark_2,
        kPWM_FIFOWaterMark_3,
        kPWM_FIFOWaterMark_4 }
        PWM FIFO water mark select.
    enum pwm_byte_data_swap_t {
        kPWM_ByteNoSwap = 0U,
        kPWM_ByteSwap }
        PWM byte data swap select.
```

## Typical use case

```
• enum pwm half word data swap t {
 kPWM_HalfWordNoSwap = 0U,
 kPWM HalfWordSwap }
    PWM half-word data swap select.
enum pwm_output_configuration_t {
 kPWM SetAtRolloverAndClearAtcomparison = 0U,
 kPWM_ClearAtRolloverAndSetAtcomparison,
 kPWM_NoConfigure }
    PWM Output Configuration.
enum pwm_sample_repeat_t {
 kPWM EachSampleOnce = 0u,
 kPWM_EachSampletwice,
 kPWM_EachSampleFourTimes,
 kPWM EachSampleEightTimes }
    PWM FIFO sample repeat It determines the number of times each sample from the FIFO is to be used.
enum pwm_interrupt_enable_t {
  kPWM_FIFOEmptyInterruptEnable = (1U << 0),
 kPWM_RolloverInterruptEnable = (1U << 1),
 kPWM_CompareInterruptEnable = (1U << 2)
    List of PWM interrupt options.
enum pwm_status_flags_t {
 kPWM_FIFOEmptyFlag = (1U << 3),
 kPWM RolloverFlag = (1U << 4),
 kPWM_CompareFlag = (1U << 5),
 kPWM_FIFOWriteErrorFlag }
    List of PWM status flags.
enum pwm_fifo_available_t {
 kPWM_NoDataInFIFOFlag = 0U,
 kPWM OneWordInFIFOFlag.
 kPWM_TwoWordsInFIFOFlag,
 kPWM ThreeWordsInFIFOFlag,
 kPWM FourWordsInFIFOFlag }
    List of PWM FIFO available.
```

## **Functions**

```
    static void PWM_SoftwareReset (PWM_Type *base)
        Sofrware reset.
    static void PWM_SetPeriodValue (PWM_Type *base, uint32_t value)
        Sets the PWM period value.
    static uint32_t PWM_GetPeriodValue (PWM_Type *base)
        Gets the PWM period value.
    static uint32_t PWM_GetCounterValue (PWM_Type *base)
        Gets the PWM counter value.
```

## **Driver version**

• #define FSL\_PWM\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0))

#### MCUXpresso SDK API Reference Manual

Version 2.0.0.

## Initialization and deinitialization

- status\_t PWM\_Init (PWM\_Type \*base, const pwm\_config\_t \*config)

  Ungates the PWM clock and configures the peripheral for basic operation.
- void PWM\_Deinit (PWM\_Type \*base)

Gate the PWM submodule clock.

• void PWM\_GetDefaultConfig (pwm\_config\_t \*config)

Fill in the PWM config struct with the default settings.

## PWM start and stop.

- static void PWM\_StartTimer (PWM\_Type \*base)
- Starts the PWM counter when the PWM is enabled.
- static void PWM\_StopTimer (PWM\_Type \*base)

  Stops the PWM counter when the pwm is disabled.

## **Interrupt Interface**

- static void PWM\_EnableInterrupts (PWM\_Type \*base, uint32\_t mask) Enables the selected PWM interrupts.
- static void PWM\_DisableInterrupts (PWM\_Type \*base, uint32\_t mask)

  Disables the selected PWM interrupts.
- static uint32\_t PWM\_GetEnabledInterrupts (PWM\_Type \*base) Gets the enabled PWM interrupts.

## Status Interface

- static uint32\_t PWM\_GetStatusFlags (PWM\_Type \*base) Gets the PWM status flags.
- static void PWM\_clearStatusFlags (PWM\_Type \*base, uint32\_t mask) Clears the PWM status flags.
- static uint32\_t PWM\_GetFIFOAvailable (PWM\_Type \*base)

  Gets the PWM FIFO available.

## Sample Interface

- static void PWM\_SetSampleValue (PWM\_Type \*base, uint32\_t value) Sets the PWM sample value.
- static uint32\_t PWM\_GetSampleValue (PWM\_Type \*base)

  Gets the PWM sample value.

## **Enumeration Type Documentation**

## 16.4.1 enum pwm\_clock\_source\_t

Enumerator

**kPWM\_PeripheralClock** The Peripheral clock is used as the clock.

#### MCUXpresso SDK API Reference Manual

## **Enumeration Type Documentation**

*kPWM\_HighFrequencyClock* High-frequency reference clock is used as the clock. *kPWM\_LowFrequencyClock* Low-frequency reference clock(32KHz) is used as the clock.

## 16.4.2 enum pwm\_fifo\_water\_mark\_t

Sets the data level at which the FIFO empty flag will be set

#### Enumerator

**kPWM\_FIFOWaterMark\_1** FIFO empty flag is set when there are more than or equal to 1 empty slots.

**kPWM\_FIFOWaterMark\_2** FIFO empty flag is set when there are more than or equal to 2 empty slots

**kPWM\_FIFOWaterMark\_3** FIFO empty flag is set when there are more than or equal to 3 empty slots.

**kPWM\_FIFOWaterMark\_4** FIFO empty flag is set when there are more than or equal to 4 empty slots.

## 16.4.3 enum pwm\_byte\_data\_swap\_t

It determines the byte ordering of the 16-bit data when it goes into the FIFO from the sample register.

#### Enumerator

kPWM\_ByteNoSwap byte ordering remains the same kPWM ByteSwap byte ordering is reversed

## 16.4.4 enum pwm\_half\_word\_data\_swap\_t

## Enumerator

**kPWM\_HalfWordNoSwap** Half word swapping does not take place. **kPWM\_HalfWordSwap** Half word from write data bus are swapped.

## 16.4.5 enum pwm\_output\_configuration\_t

#### Enumerator

**kPWM\_SetAtRolloverAndClearAtcomparison** Output pin is set at rollover and cleared at comparison.

## MCUXpresso SDK API Reference Manual

## **Enumeration Type Documentation**

**kPWM\_ClearAtRolloverAndSetAtcomparison** Output pin is cleared at rollover and set at comparison.

**kPWM\_NoConfigure** PWM output is disconnected.

## 16.4.6 enum pwm\_sample\_repeat\_t

## Enumerator

**kPWM\_EachSampleOnce** Use each sample once.

**kPWM\_EachSampletwice** Use each sample twice.

**kPWM\_EachSampleFourTimes** Use each sample four times.

**kPWM\_EachSampleEightTimes** Use each sample eight times.

## 16.4.7 enum pwm\_interrupt\_enable\_t

#### Enumerator

**kPWM\_FIFOEmptyInterruptEnable** This bit controls the generation of the FIFO Empty interrupt.

*kPWM\_RolloverInterruptEnable* This bit controls the generation of the Rollover interrupt. *kPWM\_CompareInterruptEnable* This bit controls the generation of the Compare interrupt.

## 16.4.8 enum pwm\_status\_flags\_t

## Enumerator

**kPWM\_FIFOEmptyFlag** This bit indicates the FIFO data level in comparison to the water level set by FWM field in the control register.

**kPWM\_RolloverFlag** This bit shows that a roll-over event has occurred.

**kPWM\_CompareFlag** This bit shows that a compare event has occurred.

**kPWM\_FIFOWriteErrorFlag** This bit shows that an attempt has been made to write FIFO when it is full.

## 16.4.9 enum pwm\_fifo\_available\_t

#### Enumerator

**kPWM\_NoDataInFIFOFlag** No data available.

**kPWM\_OneWordInFIFOFlag** 1 word of data in FIFO

kPWM\_TwoWordsInFIFOFlag 2 word of data in FIFO

kPWM\_ThreeWordsInFIFOFlag 3 word of data in FIFO

kPWM\_FourWordsInFIFOFlag 4 word of data in FIFO

#### MCUXpresso SDK API Reference Manual

## **Function Documentation**

## 16.5.1 status\_t PWM\_Init ( PWM\_Type \* base, const pwm\_config\_t \* config )

Note

This API should be called at the beginning of the application using the PWM driver.

## **Parameters**

base	PWM peripheral base address
config	Pointer to user's PWM config structure.

## Returns

kStatus\_Success means success; else failed.

## 16.5.2 void PWM\_Deinit ( PWM\_Type \* base )

#### **Parameters**

```
base PWM peripheral base address
```

## 16.5.3 void PWM\_GetDefaultConfig ( pwm\_config\_t \* config )

The default values are:

```
* config->enableStopMode = false;
* config->enableDozeMode = false;
* config->enableWaitMode = false;
* config->enableDozeMode = false;
* config->enableDozeMode = false;
* config->clockSource = kPWM_LowFrequencyClock;
* config->prescale = 0U;
* config->outputConfig = kPWM_SetAtRolloverAndClearAtcomparison;
* config->fifoWater = kPWM_FIFOWaterMark_2;
* config->sampleRepeat = kPWM_EachSampleOnce;
* config->byteSwap = kPWM_ByteNoSwap;
* config->halfWordSwap = kPWM_HalfWordNoSwap;
*
```

MCUXpresso SDK API Reference Manual

#### **Parameters**

config Pointer to user's PWM config structure.

## 16.5.4 static void PWM\_StartTimer( PWM\_Type \* base ) [inline], [static]

When the PWM is enabled, it begins a new period, the output pin is set to start a new period while the prescaler and counter are released and counting begins.

**Parameters** 

base	PWM peripheral base address
------	-----------------------------

## 16.5.5 static void PWM StopTimer ( PWM Type \* base ) [inline], [static]

**Parameters** 

base	PWM peripheral base address

## 

PWM is reset when this bit is set to 1. It is a self clearing bit. Setting this bit resets all the registers to their reset values except for the STOPEN, DOZEN, WAITEN, and DBGEN bits in this control register.

**Parameters** 



## 16.5.7 static void PWM\_EnableInterrupts ( PWM\_Type \* base, uint32\_t mask ) [inline], [static]

Parameters

MCUXpresso SDK API Reference Manual

base	PWM peripheral base address
mask	The interrupts to enable. This is a logical OR of members of the enumeration pwm
	interrupt_enable_t

## 16.5.8 static void PWM\_DisableInterrupts ( PWM\_Type \* base, uint32\_t mask ) [inline], [static]

## **Parameters**

base	PWM peripheral base address
	The interrupts to disable. This is a logical OR of members of the enumeration pwm_interrupt_enable_t

## 16.5.9 static uint32\_t PWM\_GetEnabledInterrupts ( PWM\_Type \* base ) [inline], [static]

## **Parameters**

base	PWM peripheral base address
------	-----------------------------

## Returns

The enabled interrupts. This is the logical OR of members of the enumeration pwm\_interrupt\_enable\_t

## 16.5.10 static uint32\_t PWM\_GetStatusFlags ( PWM\_Type \* base ) [inline], [static]

## **Parameters**

base	PWM peripheral base address
------	-----------------------------

## Returns

The status flags. This is the logical OR of members of the enumeration pwm\_status\_flags\_t

MCUXpresso SDK API Reference Manual

16.5.11 static void PWM\_clearStatusFlags ( PWM\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	PWM peripheral base address
mask	The status flags to clear. This is a logical OR of members of the enumeration pwmstatus_flags_t

## 16.5.12 static uint32\_t PWM\_GetFIFOAvailable ( PWM\_Type \* base ) [inline], [static]

#### Parameters

base	PWM peripheral base address
------	-----------------------------

#### Returns

The status flags. This is the logical OR of members of the enumeration pwm\_fifo\_available\_t

## 16.5.13 static void PWM\_SetSampleValue ( PWM\_Type \* base, uint32\_t value ) [inline], [static]

## Parameters

base	PWM peripheral base address
value	The sample value. This is the input to the 4x16 FIFO. The value in this register denotes the value of the sample being currently used.

## 16.5.14 static uint32\_t PWM\_GetSampleValue ( PWM\_Type \* base ) [inline], [static]

#### **Parameters**

base	PWM peripheral base address
------	-----------------------------

#### Returns

The sample value. It can be read only when the PWM is enable.

## MCUXpresso SDK API Reference Manual

16.5.15 static void PWM\_SetPeriodValue ( PWM\_Type \* base, uint32\_t value ) [inline], [static]

#### **Parameters**

base	PWM peripheral base address
value	The period value. The PWM period register (PWM_PWMPR) determines the period
	of the PWM output signal. Writing 0xFFFF to this register will achieve the same
	result as writing $0xFFFE$ . PWMO (Hz) = PCLK(Hz) / (period +2)

## 16.5.16 static uint32\_t PWM\_GetPeriodValue ( PWM\_Type \* base ) [inline], [static]

#### **Parameters**

base	PWM peripheral base address
	1 1

## Returns

The period value. The PWM period register (PWM\_PWMPR) determines the period of the PWM output signal.

## 16.5.17 static uint32\_t PWM\_GetCounterValue ( PWM\_Type \* base ) [inline], [static]

## Parameters

base	PWM peripheral base address

## Returns

The counter value. The current count value.

# **Chapter 17 UART: Universal Asynchronous Receiver/Transmitter Driver**

## **Overview**

## **Modules**

- UART Driver
- UART FreeRTOS Driver

## **UART Driver**

## **UART Driver**

## 17.2.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Universal Asynchronous Receiver/Transmitter (UART) module of MCUXpresso SDK devices.

The UART driver includes functional APIs and transactional APIs.

Functional APIs are used for UART initialization/configuration/operation for the purpose of optimization/customization. Using the functional API requires the knowledge of the UART peripheral and how to organize functional APIs to meet the application requirements. All functional APIs use the peripheral base address as the first parameter. UART functional operation groups provide the functional API set.

Transactional APIs can be used to enable the peripheral quickly and in the application if the code size and performance of transactional APIs can satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code. All transactional APIs use the uart\_handle\_t as the second parameter. Initialize the handle by calling the UART\_Transfer-CreateHandle() API.

Transactional APIs support asynchronous transfer, which means that the functions UART\_TransferSend-NonBlocking() and UART\_TransferReceiveNonBlocking() set up an interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the kStatus\_UART\_TxIdle and kStatus\_UART\_RxIdle.

Transactional receive APIs support the ring buffer. Prepare the memory for the ring buffer and pass in the start address and size while calling the UART\_TransferCreateHandle(). If passing NULL, the ring buffer feature is disabled. When the ring buffer is enabled, the received data is saved to the ring buffer in the background. The UART\_TransferReceiveNonBlocking() function first gets data from the ring buffer. If the ring buffer does not have enough data, the function first returns the data in the ring buffer and then saves the received data to user memory. When all data is received, the upper layer is informed through a callback with the kStatus\_UART\_RxIdle.

If the receive ring buffer is full, the upper layer is informed through a callback with the kStatus\_UART\_RxRingBufferOverrun. In the callback function, the upper layer reads data out from the ring buffer. If not, existing data is overwritten by the new data.

The ring buffer size is specified when creating the handle. Note that one byte is reserved for the ring buffer maintenance. When creating handle using the following code.

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/uart In this example, the buffer size is 32, but only 31 bytes are used for saving data.

## 17.2.2 Typical use case

## 17.2.2.1 UART Send/receive using a polling method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/uart

## 17.2.2.2 UART Send/receive using an interrupt method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/uart

## 17.2.2.3 UART Receive using the ringbuffer feature

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/uart

## 17.2.2.4 UART automatic baud rate detect feature

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/uart

## **Data Structures**

- struct uart\_config\_t
  - UART configuration structure. More...
- struct uart transfer t
  - UART transfer structure. More...
- struct uart\_handle\_t

UART handle structure. More...

## **Macros**

• #define UART\_RETRY\_TIMES 0U /\* Defining to zero means to keep waiting for the flag until it is assert/deassert. \*/

Retry times for waiting flag.

## **Typedefs**

• typedef void(\* uart\_transfer\_callback\_t )(UART\_Type \*base, uart\_handle\_t \*handle, status\_t status, void \*userData)

UART transfer callback function.

MCUXpresso SDK API Reference Manual

## **UART Driver**

## **Enumerations**

```
    enum {

 kStatus_UART_TxBusy = MAKE_STATUS(kStatusGroup_IUART, 0),
 kStatus UART RxBusy = MAKE STATUS(kStatusGroup IUART, 1),
 kStatus_UART_TxIdle = MAKE_STATUS(kStatusGroup_IUART, 2),
 kStatus_UART_RxIdle = MAKE_STATUS(kStatusGroup_IUART, 3),
 kStatus UART TxWatermarkTooLarge = MAKE STATUS(kStatusGroup IUART, 4),
 kStatus UART RxWatermarkTooLarge = MAKE STATUS(kStatusGroup IUART, 5),
 kStatus_UART_FlagCannotClearManually,
 kStatus_UART_Error = MAKE_STATUS(kStatusGroup_IUART, 7),
 kStatus_UART_RxRingBufferOverrun = MAKE_STATUS(kStatusGroup_IUART, 8),
 kStatus UART RxHardwareOverrun = MAKE STATUS(kStatusGroup IUART, 9),
 kStatus_UART_NoiseError = MAKE_STATUS(kStatusGroup_IUART, 10),
 kStatus UART FramingError = MAKE STATUS(kStatusGroup IUART, 11),
 kStatus UART ParityError = MAKE STATUS(kStatusGroup IUART, 12),
 kStatus_UART_BaudrateNotSupport,
 kStatus_UART_BreakDetect = MAKE_STATUS(kStatusGroup_IUART, 14),
 kStatus UART Timeout = MAKE STATUS(kStatusGroup IUART, 15) }
    Error codes for the UART driver.
enum uart_data_bits_t {
 kUART SevenDataBits = 0x0U,
 kUART_EightDataBits = 0x1U }
    UART data bits count.
enum uart_parity_mode_t {
 kUART ParityDisabled = 0x0U,
 kUART_ParityEven = 0x2U,
 kUART ParityOdd = 0x3U }
    UART parity mode.
enum uart_stop_bit_count_t {
 kUART OneStopBit = 0x0U,
 kUART_TwoStopBit = 0x1U }
    UART stop bit count.
enum uart_idle_condition_t {
 kUART_IdleFor4Frames = 0x0U,
 kUART_IdleFor8Frames = 0x1U,
 kUART IdleFor16Frames = 0x2U,
 kUART IdleFor32Frames = 0x3U }
    UART idle condition detect.
• enum _uart_interrupt_enable
    This structure contains the settings for all of the UART interrupt configurations.

    enum {
```

```
kUART_RxCharReadyFlag = 0x00000000FU.
kUART_RxErrorFlag = 0x00000000EU,
kUART RxOverrunErrorFlag = 0x0000000DU,
kUART_RxFrameErrorFlag = 0x0000000CU,
kUART RxBreakDetectFlag = 0x0000000BU,
kUART_RxParityErrorFlag = 0x0000000AU,
kUART_ParityErrorFlag = 0x0094000FU,
kUART_RtsStatusFlag = 0x0094000EU,
kUART TxReadyFlag = 0x0094000DU,
kUART_RtsDeltaFlag = 0x0094000CU,
kUART_EscapeFlag = 0x0094000BU,
kUART FrameErrorFlag = 0x0094000AU,
kUART_RxReadyFlag = 0x00940009U,
kUART\_AgingTimerFlag = 0x00940008U,
kUART_DtrDeltaFlag = 0x00940007U,
kUART RxDsFlag = 0x00940006U,
kUART tAirWakeFlag = 0x00940005U,
kUART_AwakeFlag = 0x00940004U,
kUART_Rs485SlaveAddrMatchFlag = 0x00940003U,
kUART AutoBaudFlag = 0x0098000FU,
kUART_TxEmptyFlag = 0x0098000EU,
kUART DtrFlag = 0x0098000DU,
kUART_IdleFlag = 0x0098000CU,
kUART AutoBaudCntStopFlag = 0x0098000BU,
kUART_RiDeltaFlag = 0x0098000AU,
kUART_RiFlag = 0x00980009U,
kUART_IrFlag = 0x00980008U,
kUART WakeFlag = 0x00980007U,
kUART_DcdDeltaFlag = 0x00980006U,
kUART_DcdFlag = 0x00980005U,
kUART_RtsFlag = 0x00980004U,
kUART_TxCompleteFlag = 0x00980003U,
kUART BreakDetectFlag = 0x00980002U,
kUART_RxOverrunFlag = 0x00980001U,
kUART RxDataReadyFlag = 0x00980000U }
  UART status flags.
```

## **Functions**

• uint32\_t UART\_GetInstance (UART\_Type \*base)

Get the UART instance from peripheral base address.

MCUXpresso SDK API Reference Manual

## **UART Driver**

## **Driver version**

• #define FSL\_UART\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 0))

UART driver version.

## **Software Reset**

• static void UART\_SoftwareReset (UART\_Type \*base)

Resets the UART using software.

#### Initialization and deinitialization

- status\_t UART\_Init (UART\_Type \*base, const uart\_config\_t \*config, uint32\_t srcClock\_Hz)

  Initializes an UART instance with the user configuration structure and the peripheral clock.
- void UART\_Deinit (UART\_Type \*base)

Deinitializes a UART instance.

- void UART\_GetDefaultConfig (uart\_config\_t \*config)
- status\_t UART\_SetBaudRate (UART\_Type \*base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz) Sets the UART instance baud rate.
- static void UART\_Enable (UART\_Type \*base)

This function is used to Enable the UART Module.

- static void UART\_SetIdleCondition (UART\_Type \*base, uart\_idle\_condition\_t condition)

  This function is used to configure the IDLE line condition.
- static void UART\_Disable (UART\_Type \*base)

This function is used to Disable the UART Module.

#### Status

- bool UART GetStatusFlag (UART Type \*base, uint32 t flag)
  - This function is used to get the current status of specific UART status flag(including interrupt flag).
- void UART\_ClearStatusFlag (UART\_Type \*base, uint32\_t flag)

This function is used to clear the current status of specific UART status flag.

## Interrupts

- void UART\_EnableInterrupts (UART\_Type \*base, uint32\_t mask)
  - Enables UART interrupts according to the provided mask.
- void UART\_DisableInterrupts (UART\_Type \*base, uint32\_t mask)
  - Disables the UART interrupts according to the provided mask.
- uint32\_t UART\_GetEnabledInterrupts (UART\_Type \*base)

Gets enabled UART interrupts.

## **Bus Operations**

• static void UART\_EnableTx (UART\_Type \*base, bool enable)

Enables or disables the UART transmitter.

• static void UART\_EnableRx (UART\_Type \*base, bool enable)

Enables or disables the UART receiver.

• static void UART\_WriteByte (UART\_Type \*base, uint8\_t data)

Writes to the transmitter register.

• static uint8\_t UART\_ReadByte (UART\_Type \*base)

Reads the receiver register.

• status\_t UART\_WriteBlocking (UART\_Type \*base, const uint8\_t \*data, size\_t length)

Writes to the TX register using a blocking method.

• status\_t UART\_ReadBlocking (UART\_Type \*base, uint8\_t \*data, size\_t length)

Read RX data register using a blocking method.

#### **Transactional**

• void UART\_TransferCreateHandle (UART\_Type \*base, uart\_handle\_t \*handle, uart\_transfer\_callback\_t callback, void \*userData)

Initializes the UART handle.

• void UART\_TransferStartRingBuffer (UART\_Type \*base, uart\_handle\_t \*handle, uint8\_t \*ring-Buffer, size\_t ringBufferSize)

Sets up the RX ring buffer.

• void UART\_TransferStopRingBuffer (UART\_Type \*base, uart\_handle\_t \*handle)

Aborts the background transfer and uninstalls the ring buffer.

• size\_t UART\_TransferGetRxRingBufferLength (uart\_handle\_t \*handle)

Get the length of received data in RX ring buffer.

• status\_t\_UART\_TransferSendNonBlocking (UART\_Type \*base, uart\_handle\_t \*handle, uart\_transfer\_t \*xfer)

*Transmits a buffer of data using the interrupt method.* 

• void UART\_TransferAbortSend (UART\_Type \*base, uart\_handle\_t \*handle)

Aborts the interrupt-driven data transmit.

• status\_t UART\_TransferGetSendCount (UART\_Type \*base, uart\_handle\_t \*handle, uint32\_t \*count)

Gets the number of bytes written to the UART TX register.

• status\_t UART\_TransferReceiveNonBlocking (UART\_Type \*base, uart\_handle\_t \*handle, uart\_transfer\_t \*xfer, size\_t \*receivedBytes)

Receives a buffer of data using an interrupt method.

• void UART\_TransferAbortReceive (UART\_Type \*base, uart\_handle\_t \*handle)

Aborts the interrupt-driven data receiving.

• status\_t UART\_TransferGetReceiveCount (UART\_Type \*base, uart\_handle\_t \*handle, uint32\_-t \*count)

Gets the number of bytes that have been received.

• void UART\_TransferHandleIRQ (UART\_Type \*base, uart\_handle\_t \*handle) *UART IRQ handle function*.

## **UART Driver**

## **DMA** control functions.

- static void UART\_EnableTxDMA (UART\_Type \*base, bool enable)

  Enables or disables the UART transmitter DMA request.
- static void UART\_EnableRxDMA (UART\_Type \*base, bool enable) Enables or disables the UART receiver DMA request.

## FIFO control functions.

- static void UART\_SetTxFifoWatermark (UART\_Type \*base, uint8\_t watermark)

  This function is used to set the watermark of UART Tx FIFO.
- static void UART\_SetRxRTSWatermark (UART\_Type \*base, uint8\_t watermark)

  This function is used to set the watermark of UART RTS deassertion.
- static void UART\_SetRxFifoWatermark (UART\_Type \*base, uint8\_t watermark)

  This function is used to set the watermark of UART Rx FIFO.

## Auto baud rate detection.

- static void UART\_EnableAutoBaudRate (UART\_Type \*base, bool enable)

  This function is used to set the enable condition of Automatic Baud Rate Detection feature.
- static bool UART\_IsAutoBaudRateComplete (UART\_Type \*base)

  This function is used to read if the automatic baud rate detection has finished.

#### 17.2.3 Data Structure Documentation

## 17.2.3.1 struct uart config t

#### **Data Fields**

- uint32\_t baudRate\_Bps
  - UART baud rate.
- uart\_parity\_mode\_t parityMode

Parity error check mode of this module.

- uart\_data\_bits\_t dataBitsCount
  - Data bits count, eight (default), seven.
- uart\_stop\_bit\_count\_t stopBitCount
  - Number of stop bits in one frame.
- uint8 t txFifoWatermark
  - TX FIFO watermark.
- uint8 t rxFifoWatermark
  - RX FIFO watermark.
- uint8\_t rxRTSWatermark
  - RX RTS watermark, RX FIFO data count being larger than this triggers RTS deassertion.
- bool enableAutoBaudRate
  - Enable automatic baud rate detection.
- bool enableTx

Enable TX.

• bool enableRx

Enable RX.

• bool enableRxRTS

RX RTS enable.

bool enableTxCTS

TX CTS enable.

### 17.2.3.1.0.11 Field Documentation

17.2.3.1.0.11.1 uint32\_t uart\_config\_t::baudRate\_Bps

17.2.3.1.0.11.2 uart\_parity\_mode\_t uart\_config\_t::parityMode

17.2.3.1.0.11.3 uart\_stop\_bit\_count\_t uart\_config\_t::stopBitCount

## 17.2.3.2 struct uart\_transfer\_t

## **Data Fields**

• uint8\_t \* data

The buffer of data to be transfer.

• size\_t dataSize

The byte count to be transfer.

## 17.2.3.2.0.12 Field Documentation

17.2.3.2.0.12.1 uint8 t\* uart transfer t::data

17.2.3.2.0.12.2 size\_t uart\_transfer\_t::dataSize

## 17.2.3.3 struct uart handle

Forward declaration of the handle typedef.

#### **Data Fields**

uint8\_t \*volatile txData

Address of remaining data to send.

• volatile size t txDataSize

Size of the remaining data to send.

size\_t txDataSizeAll

Size of the data to send out.

• uint8\_t \*volatile rxData

Address of remaining data to receive.

• volatile size\_t rxDataSize

Size of the remaining data to receive.

• size\_t rxDataSizeAll

Size of the data to receive.

• uint8\_t \* rxRingBuffer

MCUXpresso SDK API Reference Manual

Start address of the receiver ring buffer.
• size\_t rxRingBufferSize

Size of the ring buffer.

• volatile uint16\_t rxRingBufferHead

Index for the driver to store received data into ring buffer.

• volatile uint16\_t rxRingBufferTail

*Index for the user to get data from the ring buffer.* 

• uart\_transfer\_callback\_t callback

Callback function.

• void \* userData

UART callback function parameter.

• volatile uint8\_t txState

TX transfer state.

• volatile uint8\_t rxState

RX transfer state.

# 17.2.3.3.0.13 Field Documentation 17.2.3.3.0.13.1 uint8 t\* volatile uar

- 17.2.3.3.0.13.1 uint8\_t\* volatile uart\_handle\_t::txData
- 17.2.3.3.0.13.2 volatile size\_t uart\_handle\_t::txDataSize
- 17.2.3.3.0.13.3 size\_t uart\_handle\_t::txDataSizeAll
- 17.2.3.3.0.13.4 uint8\_t\* volatile uart\_handle\_t::rxData
- 17.2.3.3.0.13.5 volatile size t uart handle t::rxDataSize
- 17.2.3.3.0.13.6 size t uart handle t::rxDataSizeAll
- 17.2.3.3.0.13.7 uint8\_t\* uart\_handle\_t::rxRingBuffer
- 17.2.3.3.0.13.8 size\_t uart\_handle\_t::rxRingBufferSize
- 17.2.3.3.0.13.9 volatile uint16 t uart handle t::rxRingBufferHead
- 17.2.3.3.0.13.10 volatile uint16\_t uart\_handle\_t::rxRingBufferTail
- 17.2.3.3.0.13.11 uart\_transfer\_callback\_t uart\_handle\_t::callback\_
- 17.2.3.3.0.13.12 void\* uart\_handle\_t::userData
- 17.2.3.3.0.13.13 volatile uint8\_t uart\_handle\_t::txState

## 17.2.4 Macro Definition Documentation

- 17.2.4.1 #define FSL UART DRIVER VERSION (MAKE VERSION(2, 2, 0))
- 17.2.4.2 #define UART\_RETRY\_TIMES 0U /\* Defining to zero means to keep waiting for the flag until it is assert/deassert. \*/
- 17.2.5 Typedef Documentation
- 17.2.5.1 typedef void(\* uart\_transfer\_callback\_t)(UART\_Type \*base, uart\_handle\_t \*handle, status\_t status, void \*userData)
- 17.2.6 Enumeration Type Documentation

## 17.2.6.1 anonymous enum

## Enumerator

```
kStatus_UART_TxBusy Transmitter is busy.
kStatus_UART_RxBusy Receiver is busy.
```

kStatus\_UART\_TxIdle UART transmitter is idle.

kStatus\_UART\_RxIdle UART receiver is idle.

kStatus\_UART\_TxWatermarkTooLarge TX FIFO watermark too large.

kStatus\_UART\_RxWatermarkTooLarge RX FIFO watermark too large.

kStatus\_UART\_FlagCannotClearManually UART flag can't be manually cleared.

**kStatus\_UART\_Error** Error happens on UART.

kStatus\_UART\_RxRingBufferOverrun UART RX software ring buffer overrun.

kStatus\_UART\_RxHardwareOverrun UART RX receiver overrun.

kStatus UART NoiseError UART noise error.

**kStatus\_UART\_FramingError** UART framing error.

kStatus\_UART\_ParityError UART parity error.

kStatus UART BaudrateNotSupport Baudrate is not support in current clock source.

kStatus\_UART\_BreakDetect Receiver detect BREAK signal.

kStatus\_UART\_Timeout UART times out.

## 17.2.6.2 enum uart\_data\_bits\_t

#### Enumerator

kUART\_SevenDataBits Seven data bit.kUART\_EightDataBits Eight data bit.

## 17.2.6.3 enum uart\_parity\_mode\_t

#### Enumerator

**kUART\_ParityDisabled** Parity disabled.

kUART\_ParityEven Even error check is selected.

*kUART\_ParityOdd* Odd error check is selected.

## 17.2.6.4 enum uart\_stop\_bit\_count\_t

#### Enumerator

kUART\_OneStopBit One stop bit.kUART TwoStopBit Two stop bits.

## 17.2.6.5 enum uart idle condition t

#### Enumerator

**kUART\_IdleFor4Frames** Idle for more than 4 frames.

### MCUXpresso SDK API Reference Manual

kUART\_IdleFor8Frames Idle for more than 8 frames.

kUART IdleFor16Frames Idle for more than 16 frames.

kUART\_IdleFor32Frames Idle for more than 32 frames.

# 17.2.6.6 enum \_uart\_interrupt\_enable

## 17.2.6.7 anonymous enum

This provides constants for the UART status flags for use in the UART functions.

### Enumerator

kUART\_RxCharReadyFlag Rx Character Ready Flag.

kUART\_RxErrorFlag Rx Error Detect Flag.

kUART\_RxOverrunErrorFlag Rx Overrun Flag.

**kUART\_RxFrameErrorFlag** Rx Frame Error Flag.

kUART\_RxBreakDetectFlag Rx Break Detect Flag.

kUART\_RxParityErrorFlag Rx Parity Error Flag.

**kUART\_ParityErrorFlag** Parity Error Interrupt Flag.

kUART\_RtsStatusFlag RTS\_B Pin Status Flag.

kUART\_TxReadyFlag Transmitter Ready Interrupt/DMA Flag.

kUART\_RtsDeltaFlag RTS Delta Flag.

kUART EscapeFlag Escape Sequence Interrupt Flag.

**kUART\_FrameErrorFlag** Frame Error Interrupt Flag.

kUART RxReadyFlag Receiver Ready Interrupt/DMA Flag.

kUART\_AgingTimerFlag Aging Timer Interrupt Flag.

kUART DtrDeltaFlag DTR Delta Flag.

kUART\_RxDsFlag Receiver IDLE Interrupt Flag.

kUART\_tAirWakeFlag Asynchronous IR WAKE Interrupt Flag.

kUART AwakeFlag Asynchronous WAKE Interrupt Flag.

kUART Rs485SlaveAddrMatchFlag RS-485 Slave Address Detected Interrupt Flag.

kUART\_AutoBaudFlag Automatic Baud Rate Detect Complete Flag.

kUART\_TxEmptyFlag Transmit Buffer FIFO Empty.

kUART DtrFlag DTR edge triggered interrupt flag.

**kUART\_IdleFlag** Idle Condition Flag.

kUART\_AutoBaudCntStopFlag Auto-baud Counter Stopped Flag.

kUART\_RiDeltaFlag Ring Indicator Delta Flag.

kUART\_RiFlag Ring Indicator Input Flag.

kUART IrFlag Serial Infrared Interrupt Flag.

**kUART\_WakeFlag** Wake Flag.

kUART\_DcdDeltaFlag Data Carrier Detect Delta Flag.

kUART DcdFlag Data Carrier Detect Input Flag.

kUART\_RtsFlag RTS Edge Triggered Interrupt Flag.

kUART\_TxCompleteFlag Transmitter Complete Flag.

# MCUXpresso SDK API Reference Manual

```
kUART_BreakDetectFlag BREAK Condition Detected Flag.kUART_RxOverrunFlag Overrun Error Flag.kUART_RxDataReadyFlag Receive Data Ready Flag.
```

### 17.2.7 Function Documentation

## 17.2.7.1 uint32\_t UART\_GetInstance ( UART\_Type \* base )

**Parameters** 

base	UART peripheral base address.

### Returns

UART instance.

# 17.2.7.2 static void UART\_SoftwareReset ( UART\_Type \* base ) [inline], [static]

This function resets the transmit and receive state machines, all FIFOs and register USR1, USR2, UBIR, UBMR, UBRC, URXD, UTXD and UTS[6-3]

**Parameters** 

```
base UART peripheral base address.
```

# 17.2.7.3 status\_t UART\_Init ( UART\_Type \* base, const uart\_config\_t \* config, uint32\_t srcClock\_Hz )

This function configures the UART module with user-defined settings. Call the UART\_GetDefault-Config() function to configure the configuration structure and get the default configuration. The example below shows how to use this API to configure the UART.

```
* uart_config_t uartConfig;
* uartConfig.baudRate_Bps = 115200U;
* uartConfig.parityMode = kUART_ParityDisabled;
* uartConfig.dataBitsCount = kUART_EightDataBits;
* uartConfig.stopBitCount = kUART_OneStopBit;
* uartConfig.txFifoWatermark = 2;
* uartConfig.rxFifoWatermark = 1;
* uartConfig.enableAutoBaudrate = false;
* uartConfig.enableTx = true;
* uartConfig.enableRx = true;
* UART_Init(UART1, &uartConfig, 24000000U);
**
```

#### **Parameters**

base	UART peripheral base address.
config	Pointer to a user-defined configuration structure.
srcClock_Hz	UART clock source frequency in HZ.

#### Return values

kStatus_Success	UART initialize succeed
-----------------	-------------------------

# 17.2.7.4 void UART\_Deinit ( UART\_Type \* base )

This function waits for transmit to complete, disables TX and RX, and disables the UART clock.

#### **Parameters**

base	UART peripheral base address.
------	-------------------------------

# 17.2.7.5 void UART\_GetDefaultConfig ( uart\_config\_t \* config )

Gets the default configuration structure.

This function initializes the UART configuration structure to a default value. The default values are: uartConfig->baudRate\_Bps = 115200U; uartConfig->parityMode = kUART\_ParityDisabled; uartConfig->dataBitsCount = kUART\_EightDataBits; uartConfig->stopBitCount = kUART\_OneStopBit; uartConfig->txFifoWatermark = 2; uartConfig->rxFifoWatermark = 1; uartConfig->enableAutoBaudrate = flase; uartConfig->enableTx = false; uartConfig->enableRx = false;

### **Parameters**

config	Pointer to a configuration structure.
--------	---------------------------------------

# 17.2.7.6 status\_t UART\_SetBaudRate ( UART\_Type \* base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz )

This function configures the UART module baud rate. This function is used to update the UART module baud rate after the UART module is initialized by the UART\_Init.

```
* UART_SetBaudRate(UART1, 115200U, 20000000U);
```

### **Parameters**

base	UART peripheral base address.
baudRate_Bps	UART baudrate to be set.
srcClock_Hz	UART clock source frequency in Hz.

### Return values

kStatus_UART_Baudrate-	Baudrate is not support in the current clock source.
NotSupport	
kStatus_Success	Set baudrate succeeded.

# 17.2.7.7 static void UART\_Enable ( UART\_Type \* base ) [inline], [static]

## **Parameters**

base	UART base pointer.
------	--------------------

# 17.2.7.8 static void UART\_SetIdleCondition ( UART\_Type \* base, uart\_idle\_condition\_t condition ) [inline], [static]

## Parameters

base	UART base pointer.
condition	IDLE line detect condition of the enumerators in uart_idle_condition_t.

# 17.2.7.9 static void UART\_Disable ( UART\_Type \* base ) [inline], [static]

## **Parameters**

base	UART base pointer.
------	--------------------

# 17.2.7.10 bool UART\_GetStatusFlag ( UART\_Type \* base, uint32\_t flag )

The available status flag can be select from uart\_status\_flag\_t enumeration.

# MCUXpresso SDK API Reference Manual

## **Parameters**

base	UART base pointer.
flag	Status flag to check.

## Return values

current state of corresponding status flag.	
---	--

# 17.2.7.11 void UART\_ClearStatusFlag ( UART\_Type \* base, uint32\_t flag )

The available status flag can be select from uart\_status\_flag\_t enumeration.

### **Parameters**

base	base UART base pointer.	
flag Status flag to clear.		

# 17.2.7.12 void UART\_EnableInterrupts ( UART\_Type \* base, uint32\_t mask )

This function enables the UART interrupts according to the provided mask. The mask is a logical OR of enumeration members. See <u>\_uart\_interrupt\_enable</u>. For example, to enable TX empty interrupt and RX data ready interrupt, do the following.

```
* UART_EnableInterrupts(UART1,kUART_TxEmptyEnable | kUART_RxDataReadyEnable);
```

### **Parameters**

base	UART peripheral base address.
mask The interrupts to enable. Logical OR of _uart_interrupt_enable.	

# 17.2.7.13 void UART\_DisableInterrupts ( UART\_Type \* base, uint32\_t mask )

This function disables the UART interrupts according to the provided mask. The mask is a logical OR of enumeration members. See <u>\_uart\_interrupt\_enable</u>. For example, to disable TX empty interrupt and RX data ready interrupt do the following.

```
* UART_EnableInterrupts(UART1, kUART_TxEmptyEnable | kUART_RxDataReadyEnable);
```

MCUXpresso SDK API Reference Manual

#### **Parameters**

base	UART peripheral base address.	
mask	The interrupts to disable. Logical OR of _uart_interrupt_enable.	

# 17.2.7.14 uint32\_t UART\_GetEnabledInterrupts ( UART\_Type \* base )

This function gets the enabled UART interrupts. The enabled interrupts are returned as the logical OR value of the enumerators <u>\_uart\_interrupt\_enable</u>. To check a specific interrupt enable status, compare the return value with enumerators in <u>\_uart\_interrupt\_enable</u>. For example, to check whether the TX empty interrupt is enabled:

### **Parameters**

base	UART peripheral base address.
------	-------------------------------

### Returns

UART interrupt flags which are logical OR of the enumerators in <u>\_uart\_interrupt\_enable</u>.

# 17.2.7.15 static void UART\_EnableTx ( UART\_Type \* base, bool enable ) [inline], [static]

This function enables or disables the UART transmitter.

## Parameters

base	UART peripheral base address.
enable True to enable, false to disable.	

# 17.2.7.16 static void UART\_EnableRx ( UART\_Type \* base, bool enable ) [inline], [static]

This function enables or disables the UART receiver.

## MCUXpresso SDK API Reference Manual

#### **Parameters**

base	UART peripheral base address.
enable True to enable, false to disable.	

# 17.2.7.17 static void UART\_WriteByte ( UART\_Type \* base, uint8\_t data ) [inline], [static]

This function is used to write data to transmitter register. The upper layer must ensure that the TX register is empty or that the TX FIFO has room before calling this function.

## Parameters

base	UART peripheral base address.
data Data write to the TX register.	

# 17.2.7.18 static uint8\_t UART\_ReadByte ( UART\_Type \* base ) [inline], [static]

This function is used to read data from receiver register. The upper layer must ensure that the receiver register is full or that the RX FIFO has data before calling this function.

#### **Parameters**

base	UART peripheral base address.

## Returns

Data read from data register.

# 17.2.7.19 status\_t UART\_WriteBlocking ( UART\_Type \* base, const uint8\_t \* data, size\_t length )

This function polls the TX register, waits for the TX register to be empty or for the TX FIFO to have room and writes data to the TX buffer.

Parameters

MCUXpresso SDK API Reference Manual

base	UART peripheral base address.	
data	Start address of the data to write.	
length	Size of the data to write.	

### Return values

kStatus_UART_Timeout	Transmission timed out and was aborted.
kStatus_Success	Successfully wrote all data.

# 17.2.7.20 status\_t UART\_ReadBlocking ( UART\_Type \* base, uint8\_t \* data, size\_t length )

This function polls the RX register, waits for the RX register to be full or for RX FIFO to have data, and reads data from the TX register.

## **Parameters**

base	base UART peripheral base address.	
data	Start address of the buffer to store the received data.	
length	Size of the buffer.	

## Return values

kStatus_UART_Rx- HardwareOverrun	Receiver overrun occurred while receiving data.
kStatus_UART_Noise- Error	A noise error occurred while receiving data.
kStatus_UART_Framing- Error	A framing error occurred while receiving data.
kStatus_UART_Parity- Error	A parity error occurred while receiving data.
kStatus_UART_Timeout	Transmission timed out and was aborted.
kStatus_Success	Successfully received all data.

# 17.2.7.21 void UART\_TransferCreateHandle ( UART\_Type \* base, uart\_handle\_t \* handle, uart\_transfer\_callback\_t callback, void \* userData )

This function initializes the UART handle which can be used for other UART transactional APIs. Usually, for a specified UART instance, call this API once to get the initialized handle.

## **MCUXpresso SDK API Reference Manual**

#### **Parameters**

base	UART peripheral base address.
handle	UART handle pointer.
callback	The callback function.
userData	The parameter of the callback function.

# 17.2.7.22 void UART\_TransferStartRingBuffer ( UART\_Type \* base, uart\_handle\_t \* handle, uint8 t \* ringBuffer, size t ringBufferSize )

This function sets up the RX ring buffer to a specific UART handle.

When the RX ring buffer is used, data received are stored into the ring buffer even when the user doesn't call the UART\_TransferReceiveNonBlocking() API. If data is already received in the ring buffer, the user can get the received data from the ring buffer directly.

### Note

When using the RX ring buffer, one byte is reserved for internal use. In other words, if ring-BufferSize is 32, only 31 bytes are used for saving data.

### **Parameters**

base	UART peripheral base address.
handle	UART handle pointer.
ringBuffer	Start address of the ring buffer for background receiving. Pass NULL to disable the ring buffer.
ringBufferSize	Size of the ring buffer.

# 17.2.7.23 void UART\_TransferStopRingBuffer ( UART\_Type \* base, uart\_handle\_t \* handle )

This function aborts the background transfer and uninstalls the ring buffer.

Parameters

MCUXpresso SDK API Reference Manual

base	UART peripheral base address.
handle	UART handle pointer.

# 17.2.7.24 size t UART TransferGetRxRingBufferLength ( uart handle t \* handle )

### **Parameters**

handle	UART handle pointer.
--------	----------------------

#### Returns

Length of received data in RX ring buffer.

#### 17.2.7.25 status\_t UART\_TransferSendNonBlocking ( UART\_Type \* base, uart\_handle\_t \* handle, uart\_transfer\_t \* xfer )

This function sends data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data to be written to the TX register. When all data is written to the TX register in the ISR, the UART driver calls the callback function and passes the kStatus\_UART\_TxIdle as status parameter.

## Note

The kStatus\_UART\_TxIdle is passed to the upper layer when all data is written to the TX register. However, it does not ensure that all data is sent out. Before disabling the TX, check the kUART\_-TransmissionCompleteFlag to ensure that the TX is finished.

## **Parameters**

base	UART peripheral base address.	
handle	UART handle pointer.	
xfer	UART transfer structure. See uart_transfer_t.	

## Return values

243

kStatus_Success	Successfully start the data transmission.
kStatus_UART_TxBusy	Previous transmission still not finished; data not all written to TX register
	yet.
kStatus_InvalidArgument	Invalid argument.

# 17.2.7.26 void UART\_TransferAbortSend ( UART\_Type \* base, uart\_handle\_t \* handle )

This function aborts the interrupt-driven data sending. The user can get the remainBytes to find out how many bytes are not sent out.

### **Parameters**

base	UART peripheral base address.
handle	UART handle pointer.

# 17.2.7.27 status\_t UART\_TransferGetSendCount ( UART\_Type \* base, uart\_handle\_t \* handle, uint32 t \* count )

This function gets the number of bytes written to the UART TX register by using the interrupt method.

### **Parameters**

base	UART peripheral base address.	
handle	UART handle pointer.	
count	Send bytes count.	

## Return values

kStatus_NoTransferIn- Progress	No send in progress.
kStatus_InvalidArgument	The parameter is invalid.
kStatus_Success	Get successfully through the parameter count;

# 17.2.7.28 status\_t UART\_TransferReceiveNonBlocking ( UART\_Type \* base, uart\_handle\_t \* handle, uart\_transfer\_t \* xfer, size\_t \* receivedBytes )

This function receives data using an interrupt method. This is a non-blocking function, which returns without waiting for all data to be received. If the RX ring buffer is used and not empty, the data in the ring buffer is copied and the parameter receivedBytes shows how many bytes are copied from the ring

buffer. After copying, if the data in the ring buffer is not enough to read, the receive request is saved by the UART driver. When the new data arrives, the receive request is serviced first. When all data is received, the UART driver notifies the upper layer through a callback function and passes the status parameter k-Status\_UART\_RxIdle. For example, the upper layer needs 10 bytes but there are only 5 bytes in the ring buffer. The 5 bytes are copied to the xfer->data and this function returns with the parameter received—Bytes set to 5. For the left 5 bytes, newly arrived data is saved from the xfer->data[5]. When 5 bytes are received, the UART driver notifies the upper layer. If the RX ring buffer is not enabled, this function enables the RX and RX interrupt to receive data to the xfer->data. When all data is received, the upper layer is notified.

### **Parameters**

base	UART peripheral base address.
handle	UART handle pointer.
xfer	UART transfer structure, see uart_transfer_t.
receivedBytes	Bytes received from the ring buffer directly.

## Return values

kStatus_Success	Successfully queue the transfer into transmit queue.
kStatus_UART_RxBusy	Previous receive request is not finished.
kStatus_InvalidArgument	Invalid argument.

# 17.2.7.29 void UART\_TransferAbortReceive ( UART\_Type \* base, uart\_handle\_t \* handle )

This function aborts the interrupt-driven data receiving. The user can get the remainBytes to know how many bytes are not received yet.

#### **Parameters**

base	UART peripheral base address.
handle	UART handle pointer.

# 17.2.7.30 status\_t UART\_TransferGetReceiveCount ( UART\_Type \* base, uart\_handle\_t \* handle, uint32\_t \* count )

This function gets the number of bytes that have been received.

MCUXpresso SDK API Reference Manual

245

#### **Parameters**

base	UART peripheral base address.
handle	UART handle pointer.
count	Receive bytes count.

### Return values

kStatus_NoTransferIn-	No receive in progress.
Progress	
kStatus_InvalidArgument	Parameter is invalid.
kStatus_Success	Get successfully through the parameter count;

# 17.2.7.31 void UART\_TransferHandleIRQ ( UART\_Type \* base, uart\_handle\_t \* handle )

This function handles the UART transmit and receive IRQ request.

#### **Parameters**

base	UART peripheral base address.
handle	UART handle pointer.

# 17.2.7.32 static void UART\_EnableTxDMA ( UART\_Type \* base, bool enable ) [inline], [static]

This function enables or disables the transmit request when the transmitter has one or more slots available in the TxFIFO. The fill level in the TxFIFO that generates the DMA request is controlled by the TXTL bits.

#### **Parameters**

base	UART peripheral base address.
enable	True to enable, false to disable.

# 17.2.7.33 static void UART\_EnableRxDMA ( UART\_Type \* base, bool enable ) [inline], [static]

This function enables or disables the receive request when the receiver has data in the RxFIFO. The fill level in the RxFIFO at which a DMA request is generated is controlled by the RXTL bits.

NXP Semiconductors

# MCUXpresso SDK API Reference Manual

### **Parameters**

base	UART peripheral base address.
enable	True to enable, false to disable.

# 17.2.7.34 static void UART\_SetTxFifoWatermark ( UART\_Type \* base, uint8\_t watermark ) [inline], [static]

A maskable interrupt is generated whenever the data level in the TxFIFO falls below the Tx FIFO watermark.

#### **Parameters**

base	UART base pointer.
watermark	The Tx FIFO watermark.

# 17.2.7.35 static void UART\_SetRxRTSWatermark ( UART\_Type \* base, uint8\_t watermark ) [inline], [static]

The RTS signal deasserts whenever the data count in RxFIFO reaches the Rx RTS watermark.

## Parameters

base	UART base pointer.
watermark	The Rx RTS watermark.

# 17.2.7.36 static void UART\_SetRxFifoWatermark ( UART\_Type \* base, uint8\_t watermark ) [inline], [static]

A maskable interrupt is generated whenever the data level in the RxFIFO reaches the Rx FIFO watermark.

### **Parameters**

base	UART base pointer.
------	--------------------

watermark	The Rx FIFO watermark.
-----------	------------------------

# 17.2.7.37 static void UART\_EnableAutoBaudRate ( UART\_Type \* base, bool enable ) [inline], [static]

## **Parameters**

base	UART base pointer.
enable	Enable/Disable Automatic Baud Rate Detection feature.
	true: Enable Automatic Baud Rate Detection feature.
	false: Disable Automatic Baud Rate Detection feature.

# 17.2.7.38 static bool UART\_IsAutoBaudRateComplete ( UART\_Type \* base ) [inline], [static]

## Parameters

la a a a	IIADT has no interest
base	UART base pointer.
	<u> </u>

## Returns

- true: Automatic baud rate detection has finished.
  - false: Automatic baud rate detection has not finished.

## **UART FreeRTOS Driver**

## **UART FreeRTOS Driver**

# 17.3.1 Overview

## **Data Structures**

• struct uart\_rtos\_config\_t

UART configuration structure. More...

# **Driver version**

• #define FSL\_UART\_FREERTOS\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 1)) UART FreeRTOS driver version 2.1.1.

# **UART RTOS Operation**

• int UART\_RTOS\_Init (uart\_rtos\_handle\_t \*handle, uart\_handle\_t \*t\_handle, const uart\_rtos\_config\_t \*cfg)

*Initializes a UART instance for operation in RTOS.* 

• int UART\_RTOS\_Deinit (uart\_rtos\_handle\_t \*handle)

Deinitializes a UART instance for operation.

# **UART transactional Operation**

- int UART\_RTOS\_Send (uart\_rtos\_handle\_t \*handle, uint8\_t \*buffer, uint32\_t length) Sends data in the background.
- int UART\_RTOS\_Receive (uart\_rtos\_handle\_t \*handle, uint8\_t \*buffer, uint32\_t length, size\_t \*received)

Receives data.

### 17.3.2 Data Structure Documentation

# 17.3.2.1 struct uart\_rtos\_config\_t

## **Data Fields**

• UART\_Type \* base

UART base address.

• uint32 t srcclk

UART source clock in Hz.

• uint32 t baudrate

Desired communication speed.

• uart\_parity\_mode\_t parity

Parity setting.

## MCUXpresso SDK API Reference Manual

249

• uart\_stop\_bit\_count\_t stopbits

Number of stop bits to use.

• uint8\_t \* buffer

Buffer for background reception.

• uint32\_t buffer\_size

Size of buffer for background reception.

## 17.3.3 Macro Definition Documentation

# 17.3.3.1 #define FSL\_UART\_FREERTOS\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 1))

## 17.3.4 Function Documentation

# 17.3.4.1 int UART\_RTOS\_Init ( uart\_rtos\_handle\_t \* handle, uart\_handle\_t \* t\_handle, const uart\_rtos\_config\_t \* cfg )

### **Parameters**

handle	The RTOS UART handle, the pointer to an allocated space for RTOS context.
t_handle	The pointer to the allocated space to store the transactional layer internal state.
cfg	The pointer to the parameters required to configure the UART after initialization.

### Returns

0 succeed; otherwise fail.

## 17.3.4.2 int UART\_RTOS\_Deinit ( uart\_rtos\_handle\_t \* handle )

This function deinitializes the UART module, sets all register values to reset value, and frees the resources.

### **Parameters**

handle	The RTOS UART handle.
--------	-----------------------

# 17.3.4.3 int UART\_RTOS\_Send ( uart\_rtos\_handle\_t \* handle, uint8\_t \* buffer, uint32\_t length )

This function sends data. It is a synchronous API. If the hardware buffer is full, the task is in the blocked state.

MCUXpresso SDK API Reference Manual

# **UART FreeRTOS Driver**

## **Parameters**

handle	The RTOS UART handle.
buffer	The pointer to the buffer to send.
length	The number of bytes to send.

# 17.3.4.4 int UART\_RTOS\_Receive ( uart\_rtos\_handle\_t \* handle, uint8\_t \* buffer, uint32\_t length, size\_t \* received )

This function receives data from UART. It is a synchronous API. If data is immediately available, it is returned immediately and the number of bytes received.

## **Parameters**

handle	The RTOS UART handle.
buffer	The pointer to the buffer to write received data.
length	The number of bytes to receive.
received	The pointer to a variable of size_t where the number of received data is filled.

# Chapter 18 MU: Messaging Unit

## **Overview**

The MCUXpresso SDK provides a driver for the MU module of MCUXpresso SDK devices.

# **Function description**

The MU driver provides these functions:

- Functions to initialize the MU module.
- Functions to send and receive messages.
- Functions for MU flags for both MU sides.
- Functions for status flags and interrupts.
- Other miscellaneous functions.

### 18.2.1 MU initialization

The function MU\_Init() initializes the MU module and enables the MU clock. It should be called before any other MU functions.

The function MU\_Deinit() deinitializes the MU module and disables the MU clock. No MU functions can be called after this function.

# 18.2.2 MU message

The MU message must be sent when the transmit register is empty. The MU driver provides blocking API and non-blocking API to send message.

The MU\_SendMsgNonBlocking() function writes a message to the MU transmit register without checking the transmit register status. The upper layer should check that the transmit register is empty before calling this function. This function can be used in the ISR for better performance.

The MU\_SendMsg() function is a blocking function. It waits until the transmit register is empty and sends the message.

Correspondingly, there are blocking and non-blocking APIs for receiving a message. The MU\_ReadMsg-NonBlocking() function is a non-blocking API. The MU\_ReadMsg() function is the blocking API.

# **Function description**

# 18.2.3 MU flags

The MU driver provides 3-bit general purpose flags. When the flags are set on one side, they are reflected on the other side.

The MU flags must be set when the previous flags have been updated to the other side. The MU driver provides a non-blocking function and a blocking function. The blocking function MU\_SetFlags() waits until previous flags have been updated to the other side and then sets flags. The non-blocking function sets the flags directly. Ensure that the kMU\_FlagsUpdatingFlag is not pending before calling this function.

The function MU\_GetFlags() gets the MU flags on the current side.

# 18.2.4 Status and interrupt

The function MU\_GetStatusFlags() returns all MU status flags. Use the \_mu\_status\_flags to check for specific flags, for example, to check RX0 and RX1 register full, use the following code:

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/mu The receive full flags are cleared automatically after messages are read out. The transmit empty flags are cleared automatically after new messages are written to the transmit register. The general purpose interrupt flags must be cleared manually using the function MU\_ClearStatusFlags().

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/mu To enable or disable a specific interrupt, use MU\_EnableInterrupts() and MU\_DisableInterrupts() functions. The interrupts to enable or disable should be passed in as a bit mask of the \_mu\_interrupt\_enable.

The MU\_TriggerInterrupts() function triggers general purpose interrupts and NMI to the other core. The interrupts to trigger are passed in as a bit mask of the \_mu\_interrupt\_trigger. If previously triggered interrupts have not been processed by the other side, this function returns an error.

## 18.2.5 MU misc functions

The MU\_BootCoreB() and MU\_HoldCoreBReset() functions should only be used from A side. They are used to boot the core B or to hold core B in reset.

The MU\_ResetBothSides() function resets MU at both A and B sides. However, only the A side can call this function.

If a core enters stop mode, the platform clock of this core is disabled by default. The function MU\_Set-ClockOnOtherCoreEnable() forces the other core's platform clock to remain enabled even after that core has entered a stop mode. In this case, the other core's platform clock keeps running until the current core enters stop mode too.

Function MU\_GetOtherCorePowerMode() gets the power mode of the other core.

## **Enumerations**

```
enum _mu_status_flags {
 kMU Tx0EmptyFlag = (1U \ll (MU SR TEn SHIFT + 3U)),
 kMU Tx1EmptyFlag = (1U << (MU SR TEn SHIFT + 2U)),
 kMU_Tx2EmptyFlag = (1U << (MU_SR_TEn_SHIFT + 1U)),
 kMU Tx3EmptyFlag = (1U \ll (MU SR TEn SHIFT + 0U)),
 kMU_Rx0FullFlag = (1U << (MU_SR_RFn_SHIFT + 3U)),
 kMU_Rx1FullFlag = (1U << (MU_SR_RFn_SHIFT + 2U)),
 kMU_Rx2FullFlag = (1U \ll (MU_SR_RFn_SHIFT + 1U)),
 kMU_Rx3FullFlag = (1U << (MU_SR_RFn_SHIFT + 0U)),
 kMU GenIntOFlag = (1U << (MU SR GIPn SHIFT + 3U)),
 kMU_GenInt1Flag = (1U << (MU_SR_GIPn_SHIFT + 2U)),
 kMU_GenInt2Flag = (1U << (MU_SR_GIPn_SHIFT + 1U)),
 kMU GenInt3Flag = (1U << (MU SR GIPn SHIFT + 0U)),
 kMU_EventPendingFlag = MU_SR_EP_MASK,
 kMU_FlagsUpdatingFlag = MU_SR_FUP_MASK,
 kMU_OtherSideInResetFlag = MU_SR_RS_MASK }
    MU status flags.
enum _mu_interrupt_enable {
 kMU Tx0EmptyInterruptEnable = (1U << (MU CR TIEn SHIFT + 3U)),
 kMU_Tx1EmptyInterruptEnable = (1U << (MU_CR_TIEn_SHIFT + 2U)),
 kMU_Tx2EmptyInterruptEnable = (1U << (MU_CR_TIEn_SHIFT + 1U)),
 kMU Tx3EmptyInterruptEnable = (1U << (MU CR TIEn SHIFT + 0U)),
 kMU_Rx0FullInterruptEnable = (1U << (MU_CR_RIEn_SHIFT + 3U)),
 kMU_Rx1FullInterruptEnable = (1U << (MU_CR_RIEn_SHIFT + 2U)),
 kMU Rx2FullInterruptEnable = (1U << (MU CR RIEn SHIFT + 1U)),
 kMU Rx3FullInterruptEnable = (1U << (MU CR RIEn SHIFT + 0U)),
 kMU_GenInt0InterruptEnable = (int)(1U << (MU_CR_GIEn_SHIFT + 3U)),
 kMU_GenInt1InterruptEnable = (1U << (MU_CR_GIEn_SHIFT + 2U)),
 kMU GenInt2InterruptEnable = (1U << (MU CR GIEn SHIFT + 1U)),
 kMU GenInt3InterruptEnable = (1U << (MU CR GIEn SHIFT + 0U)) }
    MU interrupt source to enable.
enum _mu_interrupt_trigger {
 kMU_GenIntOInterruptTrigger = (1U << (MU_CR_GIRn_SHIFT + 3U)),
 kMU GenInt1InterruptTrigger = (1U << (MU CR GIRn SHIFT + 2U)),
 kMU_GenInt2InterruptTrigger = (1U << (MU_CR_GIRn_SHIFT + 1U)),
 kMU GenInt3InterruptTrigger = (1U << (MU CR GIRn SHIFT + 0U)) }
    MU interrupt that could be triggered to the other core.
```

## **Driver version**

• #define FSL\_MU\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 6))

MU driver version.

MCUXpresso SDK API Reference Manual

## **Macro Definition Documentation**

## MU initialization.

• void MU\_Init (MU\_Type \*base)

Initializes the MU module.

• void MU\_Deinit (MU\_Type \*base)

De-initializes the MU module.

# **MU Message**

- static void MU\_SendMsgNonBlocking (MU\_Type \*base, uint32\_t regIndex, uint32\_t msg) Writes a message to the TX register.
- void MU\_SendMsg (MU\_Type \*base, uint32\_t regIndex, uint32\_t msg)

  Blocks to send a message.
- static uint32\_t MU\_ReceiveMsgNonBlocking (MU\_Type \*base, uint32\_t regIndex)

Reads a message from the RX register.

• uint32\_t MU\_ReceiveMsg (MU\_Type \*base, uint32\_t regIndex)

Blocks to receive a message.

# **MU Flags**

- static void MU\_SetFlagsNonBlocking (MU\_Type \*base, uint32\_t flags)
  - Sets the 3-bit MU flags reflect on the other MU side.

• void MU\_SetFlags (MU\_Type \*base, uint32\_t flags)

Blocks setting the 3-bit MU flags reflect on the other MU side.

• static uint32\_t MU\_GetFlags (MU\_Type \*base)

Gets the current value of the 3-bit MU flags set by the other side.

# Status and Interrupt.

• static uint32\_t MU\_GetStatusFlags (MU\_Type \*base)

Gets the MU status flags.

• static uint32\_t MU\_GetInterruptsPending (MU\_Type \*base)

Gets the MU IRQ pending status.

static void MU\_ClearStatusFlags (MU\_Type \*base, uint32\_t mask)

Clears the specific MU status flags.

• static void MU\_EnableInterrupts (MU\_Type \*base, uint32\_t mask)

Enables the specific MU interrupts.

• static void MU\_DisableInterrupts (MU\_Type \*base, uint32\_t mask)

Disables the specific MU interrupts.

• status\_t MU\_TriggerInterrupts (MU\_Type \*base, uint32\_t mask)

*Triggers interrupts to the other core.* 

# **MU** misc functions

• static void MU\_MaskHardwareReset (MU\_Type \*base, bool mask)

Mask hardware reset by the other core.

## **Macro Definition Documentation**

18.3.1 #define FSL MU DRIVER VERSION (MAKE VERSION(2, 0, 6))

# **Enumeration Type Documentation**

# 18.4.1 enum \_mu\_status\_flags

### Enumerator

```
kMU_Tx1EmptyFlag TX1 empty.
kMU_Tx2EmptyFlag TX2 empty.
kMU_Tx3EmptyFlag TX3 empty.
kMU_Rx0FullFlag RX0 full.
kMU_Rx1FullFlag RX1 full.
kMU_Rx2FullFlag RX2 full.
kMU_Rx3FullFlag RX3 full.
kMU_GenInt0Flag General purpose interrupt 0 pending.
kMU_GenInt1Flag General purpose interrupt 0 pending.
kMU_GenInt2Flag General purpose interrupt 0 pending.
kMU_GenInt3Flag General purpose interrupt 0 pending.
kMU_EventPendingFlag MU event pending.
kMU_FlagsUpdatingFlag MU flags update is on-going.
kMU_OtherSideInResetFlag The other side is in reset.
```

# 18.4.2 enum mu interrupt enable

#### Enumerator

```
kMU_Tx1EmptyInterruptEnable TX1 empty.
kMU_Tx2EmptyInterruptEnable TX2 empty.
kMU_Tx3EmptyInterruptEnable TX3 empty.
kMU_Tx3EmptyInterruptEnable TX3 empty.
kMU_Rx0FullInterruptEnable RX0 full.
kMU_Rx1FullInterruptEnable RX1 full.
kMU_Rx2FullInterruptEnable RX2 full.
kMU_Rx3FullInterruptEnable RX3 full.
kMU_GenInt0InterruptEnable General purpose interrupt 0.
kMU_GenInt1InterruptEnable General purpose interrupt 1.
kMU_GenInt3InterruptEnable General purpose interrupt 2.
kMU_GenInt3InterruptEnable General purpose interrupt 3.
```

# 18.4.3 enum \_mu\_interrupt\_trigger

### Enumerator

*kMU\_GenInt0InterruptTrigger* General purpose interrupt 0.

## MCUXpresso SDK API Reference Manual

## **Function Documentation**

```
kMU_GenInt1InterruptTriggerkMU_GenInt2InterruptTriggerGeneral purpose interrupt 2.kMU_GenInt3InterruptTriggerGeneral purpose interrupt 3.
```

## **Function Documentation**

# 18.5.1 void MU\_Init ( MU\_Type \* base )

This function enables the MU clock only.

**Parameters** 

base	MU peripheral base address.
------	-----------------------------

# 18.5.2 void MU\_Deinit ( MU\_Type \* base )

This function disables the MU clock only.

**Parameters** 

```
base MU peripheral base address.
```

# 18.5.3 static void MU\_SendMsgNonBlocking ( MU\_Type \* base, uint32\_t regIndex, uint32\_t msg ) [inline], [static]

This function writes a message to the specific TX register. It does not check whether the TX register is empty or not. The upper layer should make sure the TX register is empty before calling this function. This function can be used in ISR for better performance.

### **Parameters**

base	MU peripheral base address.
------	-----------------------------

MCUXpresso SDK API Reference Manual

regIndex	TX register index.
msg	Message to send.

# 18.5.4 void MU\_SendMsg ( MU\_Type \* base, uint32\_t regIndex, uint32\_t msg )

This function waits until the TX register is empty and sends the message.

## **Parameters**

base	MU peripheral base address.
regIndex	TX register index.
msg	Message to send.

# 18.5.5 static uint32\_t MU\_ReceiveMsgNonBlocking ( MU\_Type \* base, uint32\_t regIndex ) [inline], [static]

This function reads a message from the specific RX register. It does not check whether the RX register is full or not. The upper layer should make sure the RX register is full before calling this function. This function can be used in ISR for better performance.

```
* uint32_t msg;
* while (!(kMU_Rx0FullFlag & MU_GetStatusFlags(base)))
* {
* } Wait for the RX0 register full.
*
* msg = MU_ReceiveMsgNonBlocking(base, 0U); Read message from RX0 register.
*
```

#### **Parameters**

base	MU peripheral base address.
regIndex	TX register index.

### Returns

The received message.

# 18.5.6 uint32\_t MU\_ReceiveMsg ( MU\_Type \* base, uint32\_t regIndex )

This function waits until the RX register is full and receives the message.

**MCUXpresso SDK API Reference Manual** 

## **Function Documentation**

#### **Parameters**

base	MU peripheral base address.
regIndex	RX register index.

#### Returns

The received message.

# 18.5.7 static void MU\_SetFlagsNonBlocking ( MU\_Type \* base, uint32\_t flags ) [inline], [static]

This function sets the 3-bit MU flags directly. Every time the 3-bit MU flags are changed, the status flag kMU\_FlagsUpdatingFlag asserts indicating the 3-bit MU flags are updating to the other side. After the 3-bit MU flags are updated, the status flag kMU\_FlagsUpdatingFlag is cleared by hardware. During the flags updating period, the flags cannot be changed. The upper layer should make sure the status flag kMU\_FlagsUpdatingFlag is cleared before calling this function.

```
* while (kMU_FlagsUpdatingFlag & MU_GetStatusFlags(base))
* {
* } Wait for previous MU flags updating.
*
* MU_SetFlagsNonBlocking(base, 0U); Set the mU flags.
*
```

## **Parameters**

base	MU peripheral base address.
flags	The 3-bit MU flags to set.

# 18.5.8 void MU\_SetFlags ( MU\_Type \* base, uint32\_t flags )

This function blocks setting the 3-bit MU flags. Every time the 3-bit MU flags are changed, the status flag kMU\_FlagsUpdatingFlag asserts indicating the 3-bit MU flags are updating to the other side. After the 3-bit MU flags are updated, the status flag kMU\_FlagsUpdatingFlag is cleared by hardware. During the flags updating period, the flags cannot be changed. This function waits for the MU status flag kMU\_FlagsUpdatingFlag cleared and sets the 3-bit MU flags.

#### **Parameters**

base	MU peripheral base address.
flags	The 3-bit MU flags to set.

# 18.5.9 static uint32\_t MU\_GetFlags ( MU\_Type \* base ) [inline], [static]

This function gets the current 3-bit MU flags on the current side.

### **Parameters**

base MU peripheral base address.
----------------------------------

### Returns

flags Current value of the 3-bit flags.

# 18.5.10 static uint32\_t MU\_GetStatusFlags ( MU\_Type \* base ) [inline], [static]

This function returns the bit mask of the MU status flags. See \_mu\_status\_flags.

### **Parameters**

base	MU peripheral base address.
------	-----------------------------

### Returns

Bit mask of the MU status flags, see \_mu\_status\_flags.

MCUXpresso SDK API Reference Manual

# **Function Documentation**

# 18.5.11 static uint32\_t MU\_GetInterruptsPending ( MU\_Type \* base ) [inline], [static]

This function returns the bit mask of the pending MU IRQs.

#### **Parameters**

base	MU peripheral base address.
------	-----------------------------

### Returns

Bit mask of the MU IRQs pending.

# 18.5.12 static void MU\_ClearStatusFlags ( MU\_Type \* base, uint32\_t mask ) [inline], [static]

This function clears the specific MU status flags. The flags to clear should be passed in as bit mask. See \_mu\_status\_flags.

#### **Parameters**

base	MU peripheral base address.
mask	Bit mask of the MU status flags. See _mu_status_flags. The following flags are cleared by hardware, this function could not clear them.  • kMU_Tx0EmptyFlag  • kMU_Tx1EmptyFlag  • kMU_Tx2EmptyFlag  • kMU_Tx3EmptyFlag  • kMU_Rx0FullFlag  • kMU_Rx1FullFlag  • kMU_Rx2FullFlag  • kMU_Rx3FullFlag  • kMU_EventPendingFlag  • kMU_FlagsUpdatingFlag  • kMU_FlagsUpdatingFlag  • kMU_OtherSideInResetFlag

# 18.5.13 static void MU\_EnableInterrupts ( MU\_Type \* base, uint32\_t mask ) [inline], [static]

This function enables the specific MU interrupts. The interrupts to enable should be passed in as bit mask. See \_mu\_interrupt\_enable.

**MCUXpresso SDK API Reference Manual** 

## **Function Documentation**

#### **Parameters**

base	MU peripheral base address.	
mask	Bit mask of the MU interrupts. See _mu_interrupt_enable.	

# 18.5.14 static void MU\_DisableInterrupts ( MU\_Type \* base, uint32\_t mask ) [inline], [static]

This function disables the specific MU interrupts. The interrupts to disable should be passed in as bit mask. See \_mu\_interrupt\_enable.

#### **Parameters**

base	MU peripheral base address.
mask	Bit mask of the MU interrupts. See _mu_interrupt_enable.

# 18.5.15 status\_t MU\_TriggerInterrupts ( MU\_Type \* base, uint32\_t mask )

This function triggers the specific interrupts to the other core. The interrupts to trigger are passed in as bit mask. See \_mu\_interrupt\_trigger. The MU should not trigger an interrupt to the other core when the previous interrupt has not been processed by the other core. This function checks whether the previous interrupts have been processed. If not, it returns an error.

## **Parameters**

base	MU peripheral base address.
mask	Bit mask of the interrupts to trigger. See _mu_interrupt_trigger.

## Return values

kStatus_Success	Interrupts have been triggered successfully.
kStatus_Fail	Previous interrupts have not been accepted.

# 18.5.16 static void MU\_MaskHardwareReset ( MU\_Type \* base, bool mask ) [inline], [static]

The other core could call MU\_HardwareResetOtherCore() to reset current core. To mask the reset, call this function and pass in true.

## **Parameters**

base	MU peripheral base address.
mask	Pass true to mask the hardware reset, pass false to unmask it.

**Function Documentation** 

**Chapter 19 PDM: Microphone Interface** 

# **Overview**

# **Modules**

• PDM Driver

### **PDM Driver**

### 19.2.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Microphone Interface (PDM) module of MC-UXpresso SDK devices.

PDM driver includes functional APIs and transactional APIs.

Functional APIs target low-level APIs. Functional APIs can be used for PDM initialization, configuration, and operation for the optimization and customization purpose. Using the functional API requires the knowledge of the PDM peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. PDM functional operation groups provide the functional API set.

Transactional APIs target high-level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional API implementation and write a custom code. Initialize the handle by calling the PDM\_TransferCreateHandle() API.

Transactional APIs support asynchronous transfer. This means that the functions PDM\_TransferReceive-NonBlocking() set up the interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with kStatus\_PDM\_Idle status.

# 19.2.2 Typical use case

### 19.2.2.1 PDM receive using an interrupt method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/pdm\_interrupt

## 19.2.2.2 PDM receive using a SDMA method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/pdm/pdm\_sdma\_transfer

### 19.2.2.3 PDM receive using a EDMA method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/pdm/pdm\_edma\_transfer Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOAR-D>/driver\_examples/pdm/pdm\_sai\_edma Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/pdm/pdm\_sai\_multi\_channel\_edma

## 19.2.2.4 PDM receive using a transactional method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/pdm/pdm\_interrupt\_transfer

#### **Data Structures**

```
    struct pdm_channel_config_t
        PDM channel configurations. More...
    struct pdm_config_t
        PDM user configuration structure. More...
    struct pdm_hwvad_config_t
        PDM voice activity detector user configuration structure. More...
    struct pdm_hwvad_noise_filter_t
        PDM voice activity detector noise filter user configuration structure. More...
    struct pdm_hwvad_zero_cross_detector_t
        PDM voice activity detector zero cross detector configuration structure. More...
    struct pdm_transfer_t
        PDM SDMA transfer structure. More...
    struct pdm_handle_t
        PDM handle structure. More...
```

#### **Macros**

• #define PDM\_XFER\_QUEUE\_SIZE (4U) PDM XFER QUEUE SIZE.

# **Typedefs**

• typedef void(\* pdm\_transfer\_callback\_t )(PDM\_Type \*base, pdm\_handle\_t \*handle, status\_t status, void \*userData)

\*\*PDM transfer callback prototype.

### **Enumerations**

```
    enum {
        kStatus_PDM_Busy = MAKE_STATUS(kStatusGroup_PDM, 0),
        kStatus_PDM_CLK_LOW = MAKE_STATUS(kStatusGroup_PDM, 1),
        kStatus_PDM_FIFO_ERROR = MAKE_STATUS(kStatusGroup_PDM, 2),
        kStatus_PDM_QueueFull = MAKE_STATUS(kStatusGroup_PDM, 3),
        kStatus_PDM_Idle = MAKE_STATUS(kStatusGroup_PDM, 4),
        kStatus_PDM_Output_ERROR = MAKE_STATUS(kStatusGroup_PDM, 5),
        kStatus_PDM_ChannelConfig_Failed = MAKE_STATUS(kStatusGroup_PDM, 6) }
        PDM return status.
```

MCUXpresso SDK API Reference Manual

```
• enum pdm interrupt enable {
 kPDM_ErrorInterruptEnable = PDM_CTRL_1_ERREN_MASK,
 kPDM FIFOInterruptEnable = PDM_CTRL_1_DISEL(2U) }
    The PDM interrupt enable flag.
enum _pdm_internal_status {
 kPDM StatusDfBusyFlag = (int)PDM STAT BSY FIL MASK,
 kPDM_StatusFIRFilterReady = PDM_STAT_FIR_RDY_MASK,
 kPDM_StatusFrequencyLow = PDM_STAT_LOWFREQF_MASK,
 kPDM StatusCh0FifoDataAvaliable = PDM STAT CH0F MASK,
 kPDM StatusCh1FifoDataAvaliable = PDM STAT CH1F MASK,
 kPDM_StatusCh2FifoDataAvaliable = PDM_STAT_CH2F_MASK,
 kPDM_StatusCh3FifoDataAvaliable = PDM_STAT_CH3F_MASK,
 kPDM StatusCh4FifoDataAvaliable = PDM STAT CH4F MASK,
 kPDM StatusCh5FifoDataAvaliable = PDM STAT CH5F MASK,
 kPDM StatusCh6FifoDataAvaliable = PDM STAT CH6F MASK,
 kPDM_StatusCh7FifoDataAvaliable = PDM_STAT_CH7F_MASK }
    The PDM status.
enum _pdm_channel_enable_mask {
 kPDM_EnableChannel0 = PDM_STAT_CH0F_MASK,
 kPDM_EnableChannel1 = PDM_STAT_CH1F_MASK,
 kPDM EnableChannel2 = PDM STAT CH2F MASK,
 kPDM EnableChannel3 = PDM STAT CH3F MASK,
 kPDM_EnableChannel4 = PDM_STAT_CH4F_MASK,
 kPDM EnableChannel5 = PDM STAT CH5F MASK,
 kPDM_EnableChannel6 = PDM_STAT_CH6F_MASK,
 kPDM EnableChannel7 = PDM STAT CH7F MASK }
    PDM channel enable mask.
enum _pdm_fifo_status {
 kPDM_FifoStatusUnderflowCh0 = PDM_FIFO_STAT_FIFOUND0_MASK,
 kPDM FifoStatusUnderflowCh1 = PDM FIFO STAT FIFOUND1 MASK,
 kPDM_FifoStatusUnderflowCh2 = PDM_FIFO_STAT_FIFOUND2_MASK,
 kPDM_FifoStatusUnderflowCh3 = PDM_FIFO_STAT_FIFOUND3_MASK,
 kPDM_FifoStatusUnderflowCh4 = PDM_FIFO_STAT_FIFOUND4_MASK,
 kPDM FifoStatusUnderflowCh5 = PDM FIFO STAT FIFOUND5 MASK,
 kPDM FifoStatusUnderflowCh6 = PDM FIFO STAT FIFOUND6 MASK,
 kPDM_FifoStatusUnderflowCh7 = PDM_FIFO_STAT_FIFOUND6_MASK,
 kPDM FifoStatusOverflowCh0 = PDM FIFO STAT FIFOOVF0 MASK,
 kPDM FifoStatusOverflowCh1 = PDM FIFO STAT FIFOOVF1 MASK,
 kPDM_FifoStatusOverflowCh2 = PDM_FIFO_STAT_FIFOOVF2_MASK,
 kPDM FifoStatusOverflowCh3 = PDM_FIFO_STAT_FIFOOVF3_MASK,
 kPDM FifoStatusOverflowCh4 = PDM FIFO STAT FIFOOVF4 MASK,
 kPDM FifoStatusOverflowCh5 = PDM FIFO STAT FIFOOVF5 MASK,
 kPDM_FifoStatusOverflowCh6 = PDM_FIFO_STAT_FIFOOVF6_MASK,
 kPDM_FifoStatusOverflowCh7 = PDM_FIFO_STAT_FIFOOVF7_MASK }
    The PDM fifo status.
enum _pdm_range_status {
```

MCUXpresso SDK API Reference Manual

269

```
kPDM RangeStatusUnderFlowCh0 = PDM RANGE STAT RANGEUNFO MASK.
 kPDM_RangeStatusUnderFlowCh1 = PDM_RANGE_STAT_RANGEUNF1_MASK,
 kPDM RangeStatusUnderFlowCh2 = PDM RANGE STAT RANGEUNF2 MASK,
 kPDM_RangeStatusUnderFlowCh3 = PDM_RANGE_STAT_RANGEUNF3_MASK,
 kPDM RangeStatusUnderFlowCh4 = PDM RANGE STAT RANGEUNF4 MASK,
 kPDM RangeStatusUnderFlowCh5 = PDM RANGE STAT RANGEUNF5 MASK,
 kPDM_RangeStatusUnderFlowCh6 = PDM_RANGE_STAT_RANGEUNF6_MASK,
 kPDM_RangeStatusUnderFlowCh7 = PDM_RANGE_STAT_RANGEUNF7_MASK,
 kPDM RangeStatusOverFlowCh0 = PDM RANGE STAT RANGEOVF0 MASK,
 kPDM_RangeStatusOverFlowCh1 = PDM_RANGE_STAT_RANGEOVF1_MASK,
 kPDM_RangeStatusOverFlowCh2 = PDM_RANGE_STAT_RANGEOVF2_MASK,
 kPDM RangeStatusOverFlowCh3 = PDM RANGE STAT RANGEOVF3 MASK,
 kPDM_RangeStatusOverFlowCh4 = PDM_RANGE_STAT_RANGEOVF4_MASK,
 kPDM RangeStatusOverFlowCh5 = PDM RANGE STAT RANGEOVF5 MASK,
 kPDM_RangeStatusOverFlowCh6 = PDM_RANGE_STAT_RANGEOVF6_MASK,
 kPDM RangeStatusOverFlowCh7 = PDM RANGE STAT RANGEOVF7 MASK }
    The PDM output status.
enum pdm_dc_remover_t {
 kPDM DcRemoverCutOff21Hz = 0U,
 kPDM DcRemoverCutOff83Hz = 1U,
 kPDM DcRemoverCutOff152Hz = 2U,
 kPDM_DcRemoverBypass = 3U }
    PDM DC remover configurations.
enum pdm_df_quality_mode_t {
 kPDM_QualityModeMedium = 0U,
 kPDM QualityModeHigh = 1U,
 kPDM_QualityModeLow = 7U,
 kPDM_QualityModeVeryLow0 = 6U,
 kPDM QualityModeVeryLow1 = 5U,
 kPDM_QualityModeVeryLow2 = 4U }
    PDM decimation filter quality mode.
enum _pdm_qulaity_mode_k_factor {
 kPDM_QualityModeHighKFactor = 1U,
 kPDM QualityModeMediumKFactor = 2U,
 kPDM QualityModeLowKFactor = 4U,
 kPDM_QualityModeVeryLow2KFactor = 8U }
    PDM quality mode K factor.
enum pdm_df_output_gain_t {
```

```
kPDM DfOutputGain0 = 0U,
 kPDM_DfOutputGain1 = 1U,
 kPDM DfOutputGain2 = 2U,
 kPDM_DfOutputGain3 = 3U,
 kPDM DfOutputGain4 = 4U,
 kPDM DfOutputGain5 = 5U,
 kPDM_DfOutputGain6 = 6U,
 kPDM_DfOutputGain7 = 7U,
 kPDM DfOutputGain8 = 8U,
 kPDM_DfOutputGain9 = 9U,
 kPDM_DfOutputGain10 = 0xAU,
 kPDM DfOutputGain11 = 0xBU,
 kPDM DfOutputGain12 = 0xCU,
 kPDM DfOutputGain13 = 0xDU,
 kPDM_DfOutputGain14 = 0xEU,
 kPDM DfOutputGain15 = 0xFU }
    PDM decimation filter output gain.
enum _pdm_data_width {
 kPDM_DataWwidth24 = 3U,
 kPDM_DataWwidth32 = 4U
    PDM data width.
enum _pdm_hwvad_interrupt_enable {
 kPDM_HwvadErrorInterruptEnable = PDM_VAD0_CTRL_1_VADERIE_MASK,
 kPDM HwvadInterruptEnable = PDM VAD0 CTRL 1 VADIE MASK }
    PDM voice activity detector interrupt type.
enum _pdm_hwvad_int_status {
 kPDM HwvadStatusInputSaturation = PDM VAD0 STAT VADINSATF MASK,
 kPDM_HwvadStatusVoiceDetectFlag = PDM_VAD0_STAT_VADIF_MASK }
    The PDM hwvad interrupt status flag.
enum pdm_hwvad_hpf_config_t {
 kPDM_HwvadHpfBypassed = 0x0U,
 kPDM_HwvadHpfCutOffFreq1750Hz = 0x1U,
 kPDM_HwvadHpfCutOffFreq215Hz = 0x2U,
 kPDM HwvadHpfCutOffFreq102Hz = 0x3U }
    High pass filter configure cut-off frequency.
enum pdm_hwvad_filter_status_t {
 kPDM_HwvadInternalFilterNormalOperation = 0U,
 kPDM HwvadInternalFilterInitial = PDM_VAD0_CTRL_1_VADST10_MASK }
    HWVAD internal filter status.
enum pdm_hwvad_zcd_result_t {
 kPDM_HwvadResultOREnergyBasedDetection,
 kPDM_HwvadResultANDEnergyBasedDetection }
    PDM voice activity detector zero cross detector result.
```

#### **Driver version**

• #define FSL\_PDM\_DRIVER\_VERSION (MAKE\_VERSION(2, 5, 0)) *Version 2.5.0.* 

#### Initialization and deinitialization

• void PDM\_Init (PDM\_Type \*base, const pdm\_config\_t \*config)

*Initializes the PDM peripheral.* 

• void PDM\_Deinit (PDM\_Type \*base)

De-initializes the PDM peripheral.

• static void PDM\_Reset (PDM\_Type \*base)

Resets the PDM module.

• static void PDM\_Enable (PDM\_Type \*base, bool enable)

Enables/disables PDM interface.

• static void PDM\_EnableDoze (PDM\_Type \*base, bool enable)

Enables/disables DOZE.

• static void PDM\_EnableDebugMode (PDM\_Type \*base, bool enable)

Enables/disables debug mode for PDM.

• static void PDM\_EnableInDebugMode (PDM\_Type \*base, bool enable)

Enables/disables PDM interface in debug mode.

• static void PDM\_EnterLowLeakageMode (PDM\_Type \*base, bool enable)

Enables/disables PDM interface disable/Low Leakage mode.

- static void PDM\_EnableChannel (PDM\_Type \*base, uint8\_t channel, bool enable)
- Enables/disables the PDM channel.

   void PDM\_SetChannelConfig (PDM\_Type \*base, uint32\_t channel, const pdm\_channel config t

PDM one channel configurations.

• status\_t PDM\_SetSampleRateConfig (PDM\_Type \*base, uint32\_t sourceClock\_HZ, uint32\_t sampleRate\_HZ)

PDM set sample rate.

\*config)

• status\_t PDM\_SetSampleRate (PDM\_Type \*base, uint32\_t enableChannelMask, pdm\_df\_quality\_mode\_t qualityMode, uint8\_t osr, uint32\_t clkDiv)

PDM set sample rate.

• uint32\_t PDM\_GetInstance (PDM\_Type \*base)

Get the instance number for PDM.

#### **Status**

• static uint32\_t PDM\_GetStatus (PDM\_Type \*base)

Gets the PDM internal status flag.

• static uint32\_t PDM\_GetFifoStatus (PDM\_Type \*base)

Gets the PDM FIFO status flag.

• static uint32\_t PDM\_GetRangeStatus (PDM\_Type \*base)

Gets the PDM Range status flag.

• static void PDM ClearStatus (PDM Type \*base, uint32 t mask)

Clears the PDM Tx status.

• static void PDM\_ClearFIFOStatus (PDM\_Type \*base, uint32\_t mask)

MCUXpresso SDK API Reference Manual

Clears the PDM Tx status.

• static void PDM\_ClearRangeStatus (PDM\_Type \*base, uint32\_t mask) Clears the PDM range status.

### Interrupts

• void PDM\_EnableInterrupts (PDM\_Type \*base, uint32\_t mask)

Enables the PDM interrupt requests.

• static void PDM\_DisableInterrupts (PDM\_Type \*base, uint32\_t mask)

Disables the PDM interrupt requests.

### **DMA Control**

• static void PDM\_EnableDMA (PDM\_Type \*base, bool enable)

Enables/disables the PDM DMA requests.

• static uint32\_t PDM\_GetDataRegisterAddress (PDM\_Type \*base, uint32\_t channel)

Gets the PDM data register address.

## **Bus Operations**

• void PDM\_ReadFifo (PDM\_Type \*base, uint32\_t startChannel, uint32\_t channelNums, void \*buffer, size\_t size, uint32\_t dataWidth)

PDM read fifo.

• static uint32\_t PDM\_ReadData (PDM\_Type \*base, uint32\_t channel)

Reads data from the PDM FIFO.

# **Voice Activity Detector**

• void PDM\_SetHwvadConfig (PDM\_Type \*base, const pdm\_hwvad\_config\_t \*config)

Configure voice activity detector.

• static void PDM\_ForceHwvadOutputDisable (PDM\_Type \*base, bool enable)

PDM hwvad force output disable.

static void PDM\_ResetHwvad (PDM\_Type \*base)

PDM hwvad reset.

• static void PDM EnableHwvad (PDM Type \*base, bool enable)

Enable/Disable Voice activity detector.

• static void PDM\_EnableHwvadInterrupts (PDM\_Type \*base, uint32\_t mask)

*Enables the PDM Voice Detector interrupt requests.* 

static void PDM\_DisableHwvadInterrupts (PDM\_Type \*base, uint32\_t mask)

Disables the PDM Voice Detector interrupt requests.

• static void PDM\_ClearHwvadInterruptStatusFlags (PDM\_Type \*base, uint32\_t mask)

Clears the PDM voice activity detector status flags.

• static uint32\_t PDM\_GetHwvadInterruptStatusFlags (PDM\_Type \*base)

Clears the PDM voice activity detector status flags.

• static uint32 t PDM GetHwvadInitialFlag (PDM Type \*base)

Get the PDM voice activity detector initial flags.

#### MCUXpresso SDK API Reference Manual

273

• static uint32 t PDM GetHwvadVoiceDetectedFlag (PDM Type \*base)

*Get the PDM voice activity detector voice detected flags.* 

• static void PDM\_EnableHwvadSignalFilter (PDM\_Type \*base, bool enable)

Enables/disables voice activity detector signal filter.

• void PDM\_SetHwvadSignalFilterConfig (PDM\_Type \*base, bool enableMaxBlock, uint32\_t signalGain)

Configure voice activity detector signal filter.

• void PDM\_SetHwvadNoiseFilterConfig (PDM\_Type \*base, const pdm\_hwvad\_noise\_filter\_t \*config)

Configure voice activity detector noise filter.

• static void PDM\_EnableHwvadZeroCrossDetector (PDM\_Type \*base, bool enable)

Enables/disables voice activity detector zero cross detector.

void PDM\_SetHwvadZeroCrossDetectorConfig (PDM\_Type \*base, const pdm\_hwvad\_zero\_cross\_detector\_t \*config)

Configure voice activity detector zero cross detector.

• static uint16\_t PDM\_GetNoiseData (PDM\_Type \*base)

Reads noise data.

• static void PDM\_SetHwvadInternalFilterStatus (PDM\_Type \*base, pdm\_hwvad\_filter\_status\_t status)

 $set\ hwvad\ internal\ filter\ status\ .$ 

void PDM\_SetHwvadInEnvelopeBasedMode (PDM\_Type \*base, const pdm\_hwvad\_config\_t \*hwvadConfig, const pdm\_hwvad\_noise\_filter\_t \*noiseConfig, const pdm\_hwvad\_zero\_cross\_detector\_t \*zcdConfig, uint32\_t signalGain)

set HWVAD in envelope based mode.

void PDM\_SetHwvadInEnergyBasedMode (PDM\_Type \*base, const pdm\_hwvad\_config\_t \*hwvadConfig, const pdm\_hwvad\_noise\_filter\_t \*noiseConfig, const pdm\_hwvad\_zero\_cross\_detector\_t \*zcdConfig, uint32\_t signalGain)

brief set HWVAD in energy based mode.

#### **Transactional**

• void PDM\_TransferCreateHandle (PDM\_Type \*base, pdm\_handle\_t \*handle, pdm\_transfer\_callback t callback, void \*userData)

Initializes the PDM handle.

• status\_t PDM\_TransferSetChannelConfig (PDM\_Type \*base, pdm\_handle\_t \*handle, uint32\_t channel, const pdm\_channel\_config\_t \*config, uint32\_t format)

PDM set channel transfer config.

status\_t PDM\_TransferReceiveNonBlocking (PDM\_Type \*base, pdm\_handle\_t \*handle, pdm\_transfer\_t \*xfer)

Performs an interrupt non-blocking receive transfer on PDM.

• void PDM\_TransferAbortReceive (PDM\_Type \*base, pdm\_handle\_t \*handle)

Aborts the current IRQ receive.

• void PDM\_TransferHandleIRQ (PDM\_Type \*base, pdm\_handle\_t \*handle)

Tx interrupt handler.

### 19.2.3 Data Structure Documentation

# 19.2.3.1 struct pdm\_channel\_config\_t

#### **Data Fields**

- pdm\_dc\_remover\_t cutOffFreq DC remover cut off frequency.
- pdm\_df\_output\_gain\_t gain Decimation Filter Output Gain.

### 19.2.3.2 struct pdm\_config\_t

#### **Data Fields**

bool enableDoze

This module will enter disable/low leakage mode if DOZEN is active with ipg\_doze is asserted.

• uint8\_t fifoWatermark

Watermark value for FIFO.

• pdm\_df\_quality\_mode\_t qualityMode

Quality mode.

• uint8\_t cicOverSampleRate

CIC filter over sampling rate.

# 19.2.3.3 struct pdm\_hwvad\_config\_t

# **Data Fields**

• uint8 t channel

Which channel uses voice activity detector.

• uint8 t initializeTime

Number of frames or samples to initialize voice activity detector.

• uint8\_t cicOverSampleRate

CIC filter over sampling rate.

• uint8\_t inputGain

Voice activity detector input gain.

• uint32 t frameTime

Voice activity frame time.

• pdm\_hwvad\_hpf\_config\_t cutOffFreq

High pass filter cut off frequency.

• bool enableFrameEnergy

If frame energy enabled, true means enable.

• bool enablePreFilter

If pre-filter enabled.

#### 19.2.3.3.0.14 Field Documentation

#### 19.2.3.3.0.14.1 uint8\_t pdm\_hwvad\_config\_t::initializeTime

### 19.2.3.4 struct pdm hwvad noise filter t

#### **Data Fields**

bool enableAutoNoiseFilter

If noise fileter automatically activated, true means enable.

bool enableNoiseMin

If Noise minimum block enabled, true means enabled.

• bool enableNoiseDecimation

If enable noise input decimation.

• bool enableNoiseDetectOR

Enables a OR logic in the output of minimum noise estimator block.

• uint32\_t noiseFilterAdjustment

The adjustment value of the noise filter.

• uint32 t noiseGain

Gain value for the noise energy or envelope estimated.

### 19.2.3.5 struct pdm\_hwvad\_zero\_cross\_detector\_t

#### **Data Fields**

• bool enableAutoThreshold

If ZCD auto-threshold enabled, true means enabled.

pdm\_hwvad\_zcd\_result\_t zcdAnd

Is ZCD result is AND'ed with energy-based detection, false means OR'ed.

• uint32\_t threshold

The adjustment value of the noise filter.

• uint32\_t adjustmentThreshold

Gain value for the noise energy or envelope estimated.

#### 19.2.3.5.0.15 Field Documentation

19.2.3.5.0.15.1 bool pdm hwvad zero cross detector t::enableAutoThreshold

#### 19.2.3.6 struct pdm\_transfer\_t

### **Data Fields**

• volatile uint8\_t \* data

Data start address to transfer.

• volatile size\_t dataSize

Total Transfer bytes size.

NXP Semiconductors 275

# MCUXpresso SDK API Reference Manual

19.2.3.6.0.16 Field Documentation

19.2.3.6.0.16.1 volatile uint8\_t\* pdm\_transfer\_t::data

19.2.3.6.0.16.2 volatile size t pdm transfer t::dataSize

19.2.3.7 struct pdm\_handle

PDM handle.

#### **Data Fields**

• uint32\_t state

Transfer status.

pdm\_transfer\_callback\_t callback

Callback function called at transfer event.

void \* userData

Callback parameter passed to callback function.

• pdm\_transfer\_t pdmQueue [PDM\_XFER\_QUEUE\_SIZE]

Transfer queue storing queued transfer.

• size\_t transferSize [PDM\_XFER\_QUEUE\_SIZE]

Data bytes need to transfer.

• volatile uint8\_t queueUser

*Index for user to queue transfer.* 

• volatile uint8\_t queueDriver

Index for driver to get the transfer data and size.

• uint32\_t format

data format

uint8\_t watermark

Watermark value.

uint8\_t startChannel

end channel

• uint8 t channelNums

Enabled channel number.

# 19.2.4 Enumeration Type Documentation

#### 19.2.4.1 anonymous enum

#### Enumerator

kStatus\_PDM\_Busy PDM is busy.

kStatus\_PDM\_CLK\_LOW PDM clock frequency low.

**kStatus PDM FIFO ERROR** PDM FIFO underrun or overflow.

**kStatus\_PDM\_QueueFull** PDM FIFO underrun or overflow.

kStatus\_PDM\_Idle PDM is idle.

kStatus\_PDM\_Output\_ERROR PDM is output error.

kStatus\_PDM\_ChannelConfig\_Failed PDM channel config failed.

#### MCUXpresso SDK API Reference Manual

### 19.2.4.2 enum \_pdm\_interrupt\_enable

#### Enumerator

*kPDM\_ErrorInterruptEnable* PDM channel error interrupt enable. *kPDM\_FIFOInterruptEnable* PDM channel FIFO interrupt.

# 19.2.4.3 enum \_pdm\_internal\_status

#### Enumerator

kPDM\_StatusFIRFilterReady FIR filter data is ready.
kPDM\_StatusFrequencyLow Mic app clock frequency not high enough.
kPDM\_StatusCh0FifoDataAvaliable channel 0 fifo data reached watermark level
kPDM\_StatusCh1FifoDataAvaliable channel 1 fifo data reached watermark level
kPDM\_StatusCh2FifoDataAvaliable channel 2 fifo data reached watermark level
kPDM\_StatusCh3FifoDataAvaliable channel 3 fifo data reached watermark level
kPDM\_StatusCh4FifoDataAvaliable channel 4 fifo data reached watermark level
kPDM\_StatusCh5FifoDataAvaliable channel 5 fifo data reached watermark level
kPDM\_StatusCh6FifoDataAvaliable channel 6 fifo data reached watermark level
kPDM\_StatusCh6FifoDataAvaliable channel 7 fifo data reached watermark level

# 19.2.4.4 enum \_pdm\_channel\_enable\_mask

#### Enumerator

kPDM\_EnableChannel0 channgel 0 enable mask
 kPDM\_EnableChannel1 channgel 1 enable mask
 kPDM\_EnableChannel3 channgel 2 enable mask
 kPDM\_EnableChannel4 channel4 channgel 4 enable mask
 kPDM\_EnableChannel5 channgel 5 enable mask
 kPDM\_EnableChannel6 channel6 channgel 7 enable mask

### 19.2.4.5 enum \_pdm\_fifo\_status

#### Enumerator

kPDM\_FifoStatusUnderflowCh0channel0 fifo status underflowkPDM\_FifoStatusUnderflowCh1channel1 fifo status underflowchannel2 fifo status underflow

# MCUXpresso SDK API Reference Manual

**kPDM** FifoStatusUnderflowCh3 channel3 fifo status underflow channel4 fifo status underflow kPDM\_FifoStatusUnderflowCh4 kPDM\_FifoStatusUnderflowCh5 channel5 fifo status underflow kPDM\_FifoStatusUnderflowCh6 channel6 fifo status underflow kPDM FifoStatusUnderflowCh7 channel7 fifo status underflow kPDM FifoStatusOverflowCh0 channel0 fifo status overflow kPDM\_FifoStatusOverflowCh1 channel1 fifo status overflow kPDM\_FifoStatusOverflowCh2 channel2 fifo status overflow kPDM FifoStatusOverflowCh3 channel3 fifo status overflow kPDM\_FifoStatusOverflowCh4 channel4 fifo status overflow kPDM\_FifoStatusOverflowCh5 channel5 fifo status overflow kPDM FifoStatusOverflowCh6 channel6 fifo status overflow kPDM FifoStatusOverflowCh7 channel7 fifo status overflow

## 19.2.4.6 enum \_pdm\_range\_status

#### Enumerator

kPDM\_RangeStatusUnderFlowCh0 channel0 range status underflow channel1 range status underflow kPDM RangeStatusUnderFlowCh1 kPDM RangeStatusUnderFlowCh2 channel2 range status underflow kPDM\_RangeStatusUnderFlowCh3 channel3 range status underflow kPDM\_RangeStatusUnderFlowCh4 channel4 range status underflow channel5 range status underflow kPDM RangeStatusUnderFlowCh5 channel6 range status underflow kPDM\_RangeStatusUnderFlowCh6 channel7 range status underflow kPDM RangeStatusUnderFlowCh7 kPDM\_RangeStatusOverFlowCh0 channel0 range status overflow kPDM RangeStatusOverFlowCh1 channel1 range status overflow kPDM RangeStatusOverFlowCh2 channel2 range status overflow kPDM\_RangeStatusOverFlowCh3 channel3 range status overflow channel4 range status overflow kPDM\_RangeStatusOverFlowCh4 kPDM RangeStatusOverFlowCh5 channel5 range status overflow  $kPDM\_RangeStatusOverFlowCh6$ channel6 range status overflow kPDM\_RangeStatusOverFlowCh7 channel7 range status overflow

### 19.2.4.7 enum pdm\_dc\_remover\_t

#### Enumerator

kPDM\_DcRemoverCutOff21Hz DC remover cut off 21HZ.
 kPDM\_DcRemoverCutOff83Hz DC remover cut off 83HZ.
 kPDM\_DcRemoverCutOff152Hz DC remover cut off 152HZ.
 kPDM\_DcRemoverBypass DC remover bypass.

# 19.2.4.8 enum pdm\_df\_quality\_mode\_t

#### Enumerator

```
    kPDM_QualityModeMedium quality mode memdium
    kPDM_QualityModeHigh quality mode low
    kPDM_QualityModeVeryLow0 quality mode very low0
    kPDM_QualityModeVeryLow1 quality mode very low1
    kPDM_QualityModeVeryLow2 quality mode very low2
```

## 19.2.4.9 enum \_pdm\_qulaity\_mode\_k\_factor

#### Enumerator

```
kPDM_QualityModeHighKFactor high quality mode K factor = 1 / 2
kPDM_QualityModeMediumKFactor medium/very low0 quality mode K factor = 2 / 2
kPDM_QualityModeLowKFactor low/very low1 quality mode K factor = 4 / 2
kPDM_QualityModeVeryLow2KFactor very low2 quality mode K factor = 8 / 2
```

# 19.2.4.10 enum pdm\_df\_output\_gain\_t

#### Enumerator

```
kPDM DfOutputGain0 Decimation filter output gain 0.
kPDM_DfOutputGain1 Decimation filter output gain 1.
kPDM_DfOutputGain2 Decimation filter output gain 2.
kPDM DfOutputGain3 Decimation filter output gain 3.
kPDM_DfOutputGain4 Decimation filter output gain 4.
kPDM DfOutputGain5 Decimation filter output gain 5.
kPDM DfOutputGain6 Decimation filter output gain 6.
kPDM_DfOutputGain7 Decimation filter output gain 7.
kPDM DfOutputGain8 Decimation filter output gain 8.
kPDM_DfOutputGain9 Decimation filter output gain 9.
kPDM_DfOutputGain10 Decimation filter output gain 10.
kPDM_DfOutputGain11 Decimation filter output gain 11.
kPDM DfOutputGain12 Decimation filter output gain 12.
kPDM DfOutputGain13 Decimation filter output gain 13.
kPDM DfOutputGain14 Decimation filter output gain 14.
kPDM DfOutputGain15 Decimation filter output gain 15.
```

## 19.2.4.11 enum \_pdm\_data\_width

#### Enumerator

kPDM\_DataWwidth24PDM data width 24bit.kPDM DataWwidth32PDM data width 32bit.

### 19.2.4.12 enum \_pdm\_hwvad\_interrupt\_enable

#### Enumerator

*kPDM\_HwvadErrorInterruptEnable* PDM channel HWVAD error interrupt enable. *kPDM\_HwvadInterruptEnable* PDM channel HWVAD interrupt.

### 19.2.4.13 enum \_pdm\_hwvad\_int\_status

#### Enumerator

*kPDM\_HwvadStatusInputSaturation* HWVAD saturation condition. *kPDM\_HwvadStatusVoiceDetectFlag* HWVAD voice detect interrupt triggered.

# 19.2.4.14 enum pdm\_hwvad\_hpf\_config\_t

#### Enumerator

kPDM\_HwvadHpfBypassed High-pass filter bypass.
 kPDM\_HwvadHpfCutOffFreq1750Hz High-pass filter cut off frequency 1750HZ.
 kPDM\_HwvadHpfCutOffFreq215Hz High-pass filter cut off frequency 215HZ.
 kPDM\_HwvadHpfCutOffFreq102Hz High-pass filter cut off frequency 102HZ.

#### 19.2.4.15 enum pdm\_hwvad\_filter\_status\_t

#### Enumerator

**kPDM\_HwvadInternalFilterNormalOperation** internal filter ready for normal operation **kPDM\_HwvadInternalFilterInitial** interla filter are initial

### 19.2.4.16 enum pdm\_hwvad\_zcd\_result\_t

#### Enumerator

**kPDM\_HwvadResultOREnergyBasedDetection** zero cross detector result will be OR with energy based detection

#### **MCUXpresso SDK API Reference Manual**

281

**kPDM\_HwvadResultANDEnergyBasedDetection** zero cross detector result will be AND with energy based detection

#### 19.2.5 Function Documentation

### 19.2.5.1 void PDM\_Init ( PDM\_Type \* base, const pdm\_config\_t \* config\_)

Ungates the PDM clock, resets the module, and configures PDM with a configuration structure. The configuration structure can be custom filled or set with default values by PDM\_GetDefaultConfig().

#### Note

This API should be called at the beginning of the application to use the PDM driver. Otherwise, accessing the PDM module can cause a hard fault because the clock is not enabled.

#### **Parameters**

base	PDM base pointer
config	PDM configuration structure.

# 19.2.5.2 void PDM\_Deinit ( PDM\_Type \* base )

This API gates the PDM clock. The PDM module can't operate unless PDM\_Init is called to enable the clock.

#### **Parameters**

base	PDM base pointer

### 19.2.5.3 static void PDM\_Reset ( PDM\_Type \* base ) [inline], [static]

#### **Parameters**

base	PDM base pointer

# 19.2.5.4 static void PDM\_Enable ( PDM\_Type \* base, bool enable ) [inline], [static]

#### **Parameters**

base	PDM base pointer
enable	True means PDM interface is enabled, false means PDM interface is disabled.

# 19.2.5.5 static void PDM\_EnableDoze ( PDM\_Type \* base, bool enable ) [inline], [static]

#### **Parameters**

base	PDM base pointer
enable	True means the module will enter Disable/Low Leakage mode when ipg_doze is asserted, false means the module will not enter Disable/Low Leakage mode when ipg_doze is asserted.

# 19.2.5.6 static void PDM\_EnableDebugMode ( PDM\_Type \* base, bool enable ) [inline], [static]

The PDM interface cannot enter debug mode once in Disable/Low Leakage or Low Power mode.

#### **Parameters**

base	PDM base pointer
enable	True means PDM interface enter debug mode, false means PDM interface in normal
	mode.

# 19.2.5.7 static void PDM\_EnableInDebugMode ( PDM\_Type \* base, bool enable ) [inline], [static]

#### **Parameters**

base	PDM base pointer
enable	True means PDM interface is enabled debug mode, false means PDM interface is
	disabled after after completing the current frame in debug mode.

# 19.2.5.8 static void PDM\_EnterLowLeakageMode ( PDM\_Type \* base, bool enable ) [inline], [static]

### **MCUXpresso SDK API Reference Manual**

#### **Parameters**

base	PDM base pointer
enable	True means PDM interface is in disable/low leakage mode, False means PDM interface is in normal mode.

# 19.2.5.9 static void PDM\_EnableChannel ( PDM\_Type \* base, uint8\_t channel, bool enable ) [inline], [static]

#### **Parameters**

base	PDM base pointer
channel	PDM channel number need to enable or disable.
enable	True means enable PDM channel, false means disable.

# 19.2.5.10 void PDM\_SetChannelConfig ( PDM\_Type \* base, uint32\_t channel, const pdm\_channel\_config\_t \* config )

#### **Parameters**

base	PDM base pointer
config	PDM channel configurations.
channel	channel number. after completing the current frame in debug mode.

# 19.2.5.11 status\_t PDM\_SetSampleRateConfig ( PDM\_Type \* base, uint32\_t sourceClock\_HZ, uint32\_t sampleRate\_HZ )

#### Note

This function is depend on the configuration of the PDM and PDM channel, so the correct call sequence is

```
* PDM_Init(base, pdmConfig)
* PDM_SetChannelConfig(base, channel, &channelConfig)
* PDM_SetSampleRateConfig(base, source, sampleRate)
```

#### **Parameters**

base	PDM base pointer
sourceClock HZ	PDM source clock frequency.
sampleRate_H-	PDM sample rate.

# 19.2.5.12 status\_t PDM\_SetSampleRate ( PDM\_Type \* base, uint32\_t enableChannelMask, pdm\_df\_quality\_mode\_t qualityMode, uint8\_t osr, uint32\_t clkDiv )

**Deprecated** Do not use this function. It has been superceded by PDM\_SetSampleRateConfig

#### Parameters

base	PDM base pointer
enable- ChannelMask	PDM channel enable mask.
qualityMode	quality mode.
osr	cic oversample rate
clkDiv	clock divider

# 19.2.5.13 uint32\_t PDM\_GetInstance ( PDM\_Type \* base )

#### Parameters

base	PDM base pointer.

### 19.2.5.14 static uint32\_t PDM\_GetStatus ( PDM\_Type \* base ) [inline], [static]

Use the Status Mask in \_pdm\_internal\_status to get the status value needed

Parameters

base	PDM base pointer
------	------------------

Returns

PDM status flag value.

# 19.2.5.15 static uint32\_t PDM\_GetFifoStatus ( PDM\_Type \* base ) [inline], [static]

Use the Status Mask in \_pdm\_fifo\_status to get the status value needed

Parameters

base	PDM base pointer
------	------------------

Returns

FIFO status.

# 19.2.5.16 static uint32\_t PDM\_GetRangeStatus ( PDM\_Type \* base ) [inline], [static]

Use the Status Mask in \_pdm\_range\_status to get the status value needed

**Parameters** 

base	PDM base pointer
------	------------------

Returns

output status.

# 19.2.5.17 static void PDM\_ClearStatus ( PDM\_Type \* base, uint32\_t mask ) [inline], [static]

Parameters

MCUXpresso SDK API Reference Manual

base	PDM base pointer
mask	State mask. It can be a combination of the status between kPDM_StatusFrequency-
	Low and kPDM_StatusCh7FifoDataAvaliable.

# 19.2.5.18 static void PDM\_ClearFIFOStatus ( PDM\_Type \* base, uint32\_t mask ) [inline], [static]

#### Parameters

base	PDM base pointer
mask	State mask.It can be a combination of the status in _pdm_fifo_status.

# 19.2.5.19 static void PDM\_ClearRangeStatus ( PDM\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	PDM base pointer
mask	State mask. It can be a combination of the status in _pdm_range_status.

# 19.2.5.20 void PDM\_EnableInterrupts ( PDM\_Type \* base, uint32\_t mask )

#### **Parameters**

base	PDM base pointer
mask	<ul> <li>interrupt source The parameter can be a combination of the following sources if defined.</li> <li>kPDM_ErrorInterruptEnable</li> <li>kPDM_FIFOInterruptEnable</li> </ul>

# 19.2.5.21 static void PDM\_DisableInterrupts ( PDM\_Type \* base, uint32\_t mask ) [inline], [static]

# MCUXpresso SDK API Reference Manual

#### **Parameters**

base	PDM base pointer
mask	
	fined.
	kPDM_ErrorInterruptEnable
	kPDM_FIFOInterruptEnable

# 19.2.5.22 static void PDM\_EnableDMA ( PDM\_Type \* base, bool enable ) [inline], [static]

#### **Parameters**

base	PDM base pointer
enable	True means enable DMA, false means disable DMA.

# 19.2.5.23 static uint32\_t PDM\_GetDataRegisterAddress ( PDM\_Type \* base, uint32\_t channel ) [inline], [static]

This API is used to provide a transfer address for the PDM DMA transfer configuration.

#### **Parameters**

base	PDM base pointer.
channel	Which data channel used.

### Returns

data register address.

# 19.2.5.24 void PDM\_ReadFifo ( PDM\_Type \* base, uint32\_t startChannel, uint32\_t channelNums, void \* buffer, size\_t size, uint32\_t dataWidth )

Note

: This function support 16 bit only for IP version that only supports 16bit.

#### **Parameters**

base	PDM base pointer.
startChannel	start channel number.
channelNums	total enabled channelnums.
buffer	received buffer address.
size	number of samples to read.
dataWidth	sample width.

# 19.2.5.25 static uint32\_t PDM\_ReadData ( PDM\_Type \* base, uint32\_t channel ) [inline], [static]

#### **Parameters**

base	PDM base pointer.
channel	Data channel used.

#### Returns

Data in PDM FIFO.

# 19.2.5.26 void PDM\_SetHwvadConfig ( PDM\_Type \* base, const pdm\_hwvad\_config\_t \* config )

#### **Parameters**

base	PDM base pointer
config	Voice activity detector configure structure pointer.

# 19.2.5.27 static void PDM\_ForceHwvadOutputDisable ( PDM\_Type \* base, bool enable ) [inline], [static]

Parameters

289

base	PDM base pointer
enable	true is output force disable, false is output not force.

## 19.2.5.28 static void PDM\_ResetHwvad ( PDM\_Type \* base ) [inline], [static]

It will reset VADNDATA register and will clean all internal buffers, should be called when the PDM isn't running.

#### Parameters

base	PDM base pointer
------	------------------

# 19.2.5.29 static void PDM\_EnableHwvad ( PDM\_Type \* base, bool enable ) [inline], [static]

Should be called when the PDM isn't running.

#### **Parameters**

base	PDM base pointer.
enable	True means enable voice activity detector, false means disable.

# 19.2.5.30 static void PDM\_EnableHwvadInterrupts ( PDM\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	PDM base pointer
mask	<ul> <li>interrupt source The parameter can be a combination of the following sources if defined.</li> <li>kPDM_HWVADErrorInterruptEnable</li> <li>kPDM_HWVADInterruptEnable</li> </ul>

# 19.2.5.31 static void PDM\_DisableHwvadInterrupts ( PDM\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	PDM base pointer
mask	<ul> <li>interrupt source The parameter can be a combination of the following sources if defined.</li> <li>kPDM_HWVADErrorInterruptEnable</li> <li>kPDM_HWVADInterruptEnable</li> </ul>

# 19.2.5.32 static void PDM\_ClearHwvadInterruptStatusFlags ( PDM\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	PDM base pointer
mask	State mask,reference _pdm_hwvad_int_status.

# 19.2.5.33 static uint32\_t PDM\_GetHwvadInterruptStatusFlags ( PDM\_Type \* base ) [inline], [static]

#### **Parameters**

base	PDM base pointer
------	------------------

#### Returns

status, reference \_pdm\_hwvad\_int\_status

# 19.2.5.34 static uint32\_t PDM\_GetHwvadInitialFlag ( PDM\_Type \* base ) [inline], [static]

#### **Parameters**

base	PDM base pointer
------	------------------

#### Returns

initial flag.

### MCUXpresso SDK API Reference Manual

# 19.2.5.35 static uint32\_t PDM\_GetHwvadVoiceDetectedFlag ( PDM\_Type \* base ) [inline], [static]

NOte: this flag is auto cleared when voice gone.

MCUXpresso SDK API Reference Manual

### **Parameters**

base	TEDIVIDASE DOMICE
------	-------------------

#### Returns

voice detected flag.

# 19.2.5.36 static void PDM\_EnableHwvadSignalFilter ( PDM\_Type \* base, bool enable ) [inline], [static]

#### **Parameters**

base	PDM base pointer
enable	True means enable signal filter, false means disable.

# 19.2.5.37 void PDM\_SetHwvadSignalFilterConfig ( PDM\_Type \* base, bool enableMaxBlock, uint32\_t signalGain )

#### **Parameters**

base	PDM base pointer
enableMax- Block	If signal maximum block enabled.
signalGain	Gain value for the signal energy.

# 19.2.5.38 void PDM\_SetHwvadNoiseFilterConfig ( PDM\_Type \* base, const pdm\_hwvad\_noise\_filter\_t \* config )

#### Parameters

base	PDM base pointer
config	Voice activity detector noise filter configure structure pointer.

# 19.2.5.39 static void PDM\_EnableHwvadZeroCrossDetector ( PDM\_Type \* base, bool enable ) [inline], [static]

### **MCUXpresso SDK API Reference Manual**

#### **Parameters**

base	PDM base pointer
enable	True means enable zero cross detector, false means disable.

# 19.2.5.40 void PDM\_SetHwvadZeroCrossDetectorConfig ( PDM\_Type \* base, const pdm\_hwvad\_zero\_cross\_detector\_t \* config )

#### **Parameters**

base	PDM base pointer
config	Voice activity detector zero cross detector configure structure pointer.

# 19.2.5.41 static uint16\_t PDM\_GetNoiseData ( PDM\_Type \* base ) [inline], [static]

#### **Parameters**

	PD3.61
base	PDM base pointer.
	12 11 cust pointer.

### Returns

Data in PDM noise data register.

# 19.2.5.42 static void PDM\_SetHwvadInternalFilterStatus ( PDM\_Type \* base, pdm\_hwvad\_filter\_status\_t status ) [inline], [static]

Note: filter initial status should be asserted for two more cycles, then set it to normal operation.

#### **Parameters**

base	PDM base pointer.
status	internal filter status.

# 19.2.5.43 void PDM\_SetHwvadInEnvelopeBasedMode ( PDM\_Type \* base, const pdm\_hwvad\_config\_t \* hwvadConfig, const pdm\_hwvad\_noise\_filter\_t \* noiseConfig, const pdm\_hwvad\_zero\_cross\_detector\_t \* zcdConfig, uint32\_t signalGain )

Recommand configurations,

# MCUXpresso SDK API Reference Manual

#### **Parameters**

base	PDM base pointer.	
hwvadConfig	nternal filter status.	
noiseConfig	Voice activity detector noise filter configure structure pointer.	
zcdConfig	Voice activity detector zero cross detector configure structure pointer.	
signalGain	signal gain value.	

# 19.2.5.44 void PDM\_SetHwvadInEnergyBasedMode ( PDM\_Type \* base, const pdm\_hwvad\_config\_t \* hwvadConfig, const pdm\_hwvad\_noise\_filter\_t \* noiseConfig, const pdm\_hwvad\_zero\_cross\_detector\_t \* zcdConfig, uint32\_t signalGain )

Recommand configurations, code static const pdm\_hwvad\_config\_t hwvadConfig = { .channel = 0, .initializeTime = 10U, .cicOverSampleRate = 0U, .inputGain = 0U, .frameTime = 10U, .cutOffFreq = kPDM\_HwvadHpfBypassed, .enableFrameEnergy = true, .enablePreFilter = true, };

static const pdm\_hwvad\_noise\_filter\_t noiseFilterConfig = { .enableAutoNoiseFilter = true, .enableNoise-Min = false, .enableNoiseDecimation = false, .noiseFilterAdjustment = 0U, .noiseGain = 7U, .enable-NoiseDetectOR = false, }; code param base PDM base pointer. param hwvadConfig internal filter status. param noiseConfig Voice activity detector noise filter configure structure pointer. param zcdConfig Voice activity detector zero cross detector configure structure pointer . param signalGain signal gain value, signal gain value should be properly according to application.

294

# 19.2.5.45 void PDM\_TransferCreateHandle ( PDM\_Type \* base, pdm\_handle\_t \* handle, pdm\_transfer\_callback\_t callback, void \* userData )

This function initializes the handle for the PDM transactional APIs. Call this function once to get the handle initialized.

MCUXpresso SDK API Reference Manual

#### **Parameters**

base	PDM base pointer.	
handle	PDM handle pointer.	
callback	Pointer to the user callback function.	
userData	User parameter passed to the callback function.	

# 19.2.5.46 status\_t PDM\_TransferSetChannelConfig ( PDM\_Type \* base, pdm\_handle\_t \* handle, uint32\_t channel, const pdm\_channel\_config\_t \* config, uint32\_t format )

#### **Parameters**

base	PDM base pointer.	
handle	PDM handle pointer.	
channel	PDM channel.	
config	config channel config.	
format	data format, support data width configurations,_pdm_data_width.	

#### Return values

kStatus_PDM_Channel-	or kStatus_Success.
Config_Failed	

# 19.2.5.47 status\_t PDM\_TransferReceiveNonBlocking ( PDM\_Type \* base, pdm\_handle\_t \* handle, pdm\_transfer\_t \* xfer )

### Note

This API returns immediately after the transfer initiates. Call the PDM\_RxGetTransferStatusIR-Q to poll the transfer status and check whether the transfer is finished. If the return status is not kStatus\_PDM\_Busy, the transfer is finished.

# Parameters

**MCUXpresso SDK API Reference Manual** 

base	PDM base pointer	
handle	Pointer to the pdm_handle_t structure which stores the transfer state.	
xfer	Pointer to the pdm_transfer_t structure.	

### Return values

kStatus_Success	Successfully started the data receive.
kStatus_PDM_Busy	Previous receive still not finished.

# 19.2.5.48 void PDM\_TransferAbortReceive ( PDM\_Type \* base, pdm\_handle\_t \* handle )

Note

This API can be called when an interrupt non-blocking transfer initiates to abort the transfer early.

#### **Parameters**

base	PDM base pointer
handle	Pointer to the pdm_handle_t structure which stores the transfer state.

# 19.2.5.49 void PDM\_TransferHandleIRQ ( PDM\_Type \* base, pdm\_handle\_t \* handle )

#### **Parameters**

base	PDM base pointer.
handle	Pointer to the pdm_handle_t structure.

# Chapter 20 RDC: Resource Domain Controller

### **Overview**

The MCUXpresso SDK provides a driver for the RDC module of MCUXpresso SDK devices.

The Resource Domain Controller (RDC) provides robust support for the isolation of destination memory mapped locations such as peripherals and memory to a single core, a bus master, or set of cores and bus masters.

The RDC driver should be used together with the RDC\_SEMA42 driver.

### **Data Structures**

```
    struct rdc_hardware_config_t
        RDC hardware configuration. More...
    struct rdc_domain_assignment_t
        Master domain assignment. More...
    struct rdc_periph_access_config_t
        Peripheral domain access permission configuration. More...
    struct rdc_mem_access_config_t
        Memory region domain access control configuration. More...
    struct rdc_mem_status_t
        Memory region access violation status. More...
```

### **Enumerations**

```
    enum _rdc_interrupts { kRDC_RestoreCompleteInterrupt = RDC_INTCTRL_RCI_EN_MASK } RDC interrupts.
    enum _rdc_flags { kRDC_PowerDownDomainOn = RDC_STAT_PDS_MASK } RDC status.
    enum _rdc_access_policy { kRDC_NoAccess = 0, kRDC_WriteOnly = 1, kRDC_ReadOnly = 2, kRDC_ReadWrite = 3 } Access permission policy.
```

### **Functions**

```
    void RDC_Init (RDC_Type *base)

            Initializes the RDC module.

    void RDC_Deinit (RDC_Type *base)

            De-initializes the RDC module.

    void RDC_GetHardwareConfig (RDC_Type *base, rdc_hardware_config_t *config)

            Gets the RDC hardware configuration.
```

#### MCUXpresso SDK API Reference Manual

#### **Data Structure Documentation**

- static void RDC\_EnableInterrupts (RDC\_Type \*base, uint32\_t mask) Enable interrupts.
- static void RDC\_DisableInterrupts (RDC\_Type \*base, uint32\_t mask)

Disable interrupts.

• static uint32\_t RDC\_GetInterruptStatus (RDC\_Type \*base)

Get the interrupt pending status.

• static void RDC\_ClearInterruptStatus (RDC\_Type \*base, uint32\_t mask)

Clear interrupt pending status.

• static uint32\_t RDC\_GetStatus (RDC\_Type \*base)

Get RDC status.

• static void RDC\_ClearStatus (RDC\_Type \*base, uint32\_t mask)

Clear RDC status.

• void RDC\_SetMasterDomainAssignment (RDC\_Type \*base, rdc\_master\_t master, const rdc\_domain\_assignment\_t \*domainAssignment)

Set master domain assignment.

- void RDC\_GetDefaultMasterDomainAssignment (rdc\_domain\_assignment\_t \*domainAssignment)

  Get default master domain assignment.
- static void RDC\_LockMasterDomainAssignment (RDC\_Type \*base, rdc\_master\_t master)

  Lock master domain assignment.
- void RDC\_SetPeriphAccessConfig (RDC\_Type \*base, const rdc\_periph\_access\_config\_t \*config)

  Set peripheral access policy.
- void RDC\_GetDefaultPeriphAccessConfig (rdc\_periph\_access\_config\_t \*config)

  Get default peripheral access policy.
- static void RDC\_LockPeriphAccessConfig (RDC\_Type \*base, rdc\_periph\_t periph)

Lock peripheral access policy configuration.

- void RDC\_SetMemAccessConfig (RDC\_Type \*base, const rdc\_mem\_access\_config\_t \*config) Set memory region access policy.
- void RDC\_GetDefaultMemAccessConfig (rdc\_mem\_access\_config\_t \*config)

Get default memory region access policy.

• static void RDC\_LockMemAccessConfig (RDC\_Type \*base, rdc\_mem\_t mem)

Lock memory access policy configuration.

- static void RDC\_SetMemAccess Valid (RDC\_Type \*base, rdc\_mem\_t mem, bool valid) Enable or disable memory access policy configuration.
- void RDC\_GetMemViolationStatus (RDC\_Type \*base, rdc\_mem\_t mem, rdc\_mem\_status\_t \*status)

*Get the memory region violation status.* 

• static void RDC\_ClearMemViolationFlag (RDC\_Type \*base, rdc\_mem\_t mem)

Clear the memory region violation flag.

• static uint8\_t RDC\_GetCurrentMasterDomainId (RDC\_Type \*base)

Gets the domain ID of the current bus master.

#### **Data Structure Documentation**

### 20.2.1 struct rdc\_hardware\_config\_t

#### **Data Fields**

• uint32 t domainNumber: 4

Number of domains.

• uint32 t masterNumber: 8

```
Number of bus masters.

• uint32_t periphNumber: 8

Number of peripherals.

• uint32_t memNumber: 8

Number of memory regions.
```

#### 20.2.1.0.0.17 Field Documentation

```
20.2.1.0.0.17.1 uint32_t rdc_hardware_config_t::domainNumber 20.2.1.0.0.17.2 uint32_t rdc_hardware_config_t::masterNumber 20.2.1.0.0.17.3 uint32_t rdc_hardware_config_t::periphNumber 20.2.1.0.0.17.4 uint32_t rdc_hardware_config_t::memNumber 20.2.2 struct rdc_domain_assignment_t
```

**Data Fields** 

Lock the domain assignment.

#### 20.2.2.0.0.18 Field Documentation

```
20.2.2.0.0.18.1 uint32_t rdc_domain_assignment_t::domainId
20.2.2.0.0.18.2 uint32_t rdc_domain_assignment_t::_pad0__
20.2.2.0.0.18.3 uint32_t rdc_domain_assignment_t::lock
```

# **Data Fields**

```
• rdc_periph_t periph 
Peripheral name.
```

bool lock

Lock the permission until reset.

20.2.3 struct rdc periph access config t

bool enableSema

Enable semaphore or not, when enabled, master should call RDC\_SEMA42\_Lock to lock the semaphore gate accordingly before access the peripheral.

• uint16\_t policy Access policy.

# MCUXpresso SDK API Reference Manual

## **Data Structure Documentation**

## 20.2.3.0.0.19 Field Documentation

```
20.2.3.0.0.19.1 rdc_periph_t rdc_periph_access_config_t::periph
```

20.2.3.0.0.19.2 bool rdc\_periph\_access\_config\_t::lock

20.2.3.0.0.19.3 bool rdc\_periph\_access\_config\_t::enableSema

20.2.3.0.0.19.4 uint16\_t rdc\_periph\_access\_config\_t::policy

# 20.2.4 struct rdc\_mem\_access\_config\_t

Note that when setting the baseAddress and endAddress, should be aligned to the region resolution, see rdc\_mem\_t definitions.

# **Data Fields**

rdc\_mem\_t mem

Memory region descriptor name.

bool lock

Lock the configuration.

uint64\_t baseAddress

Start address of the memory region.

• uint64\_t endAddress

End address of the memory region.

• uint16\_t policy

Access policy.

#### 20.2.4.0.0.20 Field Documentation

```
20.2.4.0.0.20.1 rdc_mem_t rdc_mem_access_config_t::mem
```

20.2.4.0.0.20.2 bool rdc mem access config t::lock

20.2.4.0.0.20.3 uint64\_t rdc\_mem\_access\_config\_t::baseAddress

20.2.4.0.0.20.4 uint64 t rdc mem access config t::endAddress

20.2.4.0.0.20.5 uint16\_t rdc\_mem\_access\_config\_t::policy

20.2.5 struct rdc mem status t

#### **Data Fields**

bool has Violation

Violating happens or not.

• uint8\_t domainID

Violating Domain ID.

• uint64 t address Violating Address.

## 20.2.5.0.0.21 Field Documentation

20.2.5.0.0.21.1 bool rdc\_mem\_status\_t::hasViolation

20.2.5.0.0.21.2 uint8\_t rdc\_mem\_status\_t::domainID

20.2.5.0.0.21.3 uint64\_t rdc\_mem\_status\_t::address

# **Enumeration Type Documentation**

20.3.1 enum rdc\_interrupts

## Enumerator

kRDC\_RestoreCompleteInterrupt Interrupt generated when the RDC has completed restoring state to a recently re-powered memory regions.

# 20.3.2 enum \_rdc\_flags

#### Enumerator

**kRDC\_PowerDownDomainOn** Power down domain is ON.

# 20.3.3 enum rdc\_access\_policy

#### Enumerator

**kRDC\_NoAccess** Could not read or write.

kRDC WriteOnly Write only.

kRDC\_ReadOnly Read only.

kRDC ReadWrite Read and write.

# **Function Documentation**

# 20.4.1 void RDC Init ( RDC Type \* base )

This function enables the RDC clock.

## **Function Documentation**

#### **Parameters**

base	RDC peripheral base address.
------	------------------------------

# 20.4.2 void RDC\_Deinit ( RDC\_Type \* base )

This function disables the RDC clock.

## Parameters

base	RDC peripheral base address.
------	------------------------------

# 20.4.3 void RDC\_GetHardwareConfig ( RDC\_Type \* base, rdc\_hardware\_config\_t \* config )

This function gets the RDC hardware configurations, including number of bus masters, number of domains, number of memory regions and number of peripherals.

#### **Parameters**

base	RDC peripheral base address.
config	Pointer to the structure to get the configuration.

# 20.4.4 static void RDC\_EnableInterrupts ( RDC\_Type \* base, uint32\_t mask ) [inline], [static]

# Parameters

base	RDC peripheral base address.
mask	Interrupts to enable, it is OR'ed value of enum _rdc_interrupts.

# 20.4.5 static void RDC\_DisableInterrupts ( RDC\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	RDC peripheral base address.
mask	Interrupts to disable, it is OR'ed value of enum _rdc_interrupts.

# 20.4.6 static uint32\_t RDC\_GetInterruptStatus ( RDC\_Type \* base ) [inline], [static]

## **Parameters**

bas	RDC peripheral base address.
-----	------------------------------

## Returns

Interrupts pending status, it is OR'ed value of enum <u>rdc\_interrupts</u>.

# 20.4.7 static void RDC\_ClearInterruptStatus ( RDC\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	RDC peripheral base address.
mask	Status to clear, it is OR'ed value of enum _rdc_interrupts.

# 

#### **Parameters**

base	RDC peripheral base address.
------	------------------------------

# Returns

mask RDC status, it is OR'ed value of enum \_rdc\_flags.

# 20.4.9 static void RDC\_ClearStatus ( RDC\_Type \* base, uint32\_t mask ) [inline], [static]

MCUXpresso SDK API Reference Manual

## **Function Documentation**

#### **Parameters**

base	RDC peripheral base address.
mask	RDC status to clear, it is OR'ed value of enum _rdc_flags.

# 20.4.10 void RDC\_SetMasterDomainAssignment ( RDC\_Type \* base, rdc\_master\_t master, const rdc\_domain\_assignment\_t \* domainAssignment )

### **Parameters**

base	RDC peripheral base address.
master	Which master to set.
domain- Assignment	Pointer to the assignment.

# 20.4.11 void RDC\_GetDefaultMasterDomainAssignment ( $rdc\_domain\_assignment$ - t\*domainAssignment )

The default configuration is:

```
assignment->domainId = OU;
assignment->lock = OU;
```

## **Parameters**

domain-	Pointer to the assignment.
Assignment	

# 20.4.12 static void RDC\_LockMasterDomainAssignment ( RDC\_Type \* base, rdc\_master\_t master ) [inline], [static]

Once locked, it could not be unlocked until next reset.

Parameters

base	RDC peripheral base address.
master	Which master to lock.

# 20.4.13 void RDC\_SetPeriphAccessConfig ( RDC\_Type \* base, const rdc\_periph\_access\_config\_t \* config\_)

## **Parameters**

base	RDC peripheral base address.
config	Pointer to the policy configuration.

# 20.4.14 void RDC\_GetDefaultPeriphAccessConfig ( rdc\_periph\_access\_config\_t \* config )

The default configuration is:

### **Parameters**

config	Pointer to the policy configuration.
--------	--------------------------------------

# 

Once locked, it could not be unlocked until reset.

# **Parameters**

base	RDC peripheral base address.

## **Function Documentation**

periph	Which peripheral to lock.
--------	---------------------------

# 20.4.16 void RDC\_SetMemAccessConfig ( RDC\_Type \* base, const rdc\_mem\_access\_config\_t \* config\_)

Note that when setting the baseAddress and endAddress in config, should be aligned to the region resolution, see rdc mem t definitions.

#### **Parameters**

base	RDC peripheral base address.
config	Pointer to the policy configuration.

# 20.4.17 void RDC\_GetDefaultMemAccessConfig ( rdc\_mem\_access\_config\_t \* config )

The default configuration is:

#### **Parameters**

config	Pointer to the policy configuration.

# 20.4.18 static void RDC\_LockMemAccessConfig ( RDC\_Type \* base, rdc\_mem\_t mem ) [inline], [static]

Once locked, it could not be unlocked until reset. After locked, you can only call RDC\_SetMemAccess-Valid to enable the configuration, but can not disable it or change other settings.

#### **Parameters**

base	RDC peripheral base address.
mem	Which memory region to lock.

# 20.4.19 static void RDC\_SetMemAccessValid ( RDC\_Type \* base, rdc\_mem\_t mem, bool valid ) [inline], [static]

# Parameters

base	RDC peripheral base address.
mem	Which memory region to operate.
valid	Pass in true to valid, false to invalid.

# 20.4.20 void RDC\_GetMemViolationStatus ( RDC\_Type \* base, rdc\_mem\_t mem, rdc\_mem\_status\_t \* status )

The first access violation is captured. Subsequent violations are ignored until the status register is cleared. Contents are cleared upon reading the register. Clearing of contents occurs only when the status is read by the memory region's associated domain ID(s).

#### **Parameters**

base	RDC peripheral base address.
mem	Which memory region to get.
status	The returned status.

# 20.4.21 static void RDC\_ClearMemViolationFlag ( RDC\_Type \* base, rdc\_mem\_t mem ) [inline], [static]

# **Function Documentation**

base	RDC peripheral base address.
mem	Which memory region to clear.

# 20.4.22 static uint8\_t RDC\_GetCurrentMasterDomainId ( RDC\_Type \* base ) [inline], [static]

This function returns the domain ID of the current bus master.

Parameters

base	RDC peripheral base address.
------	------------------------------

# Returns

Domain ID of current bus master.

# Chapter 21 RDC SEMA42: Hardware Semaphores Driver

# **Overview**

The MCUXpresso SDK provides a driver for the RDC\_SEMA42 module of MCUXpresso SDK devices.

The RDC\_SEMA42 driver should be used together with RDC driver.

Before using the RDC\_SEMA42, call the RDC\_SEMA42\_Init() function to initialize the module. Note that this function only enables the clock but does not reset the gates because the module might be used by other processors at the same time. To reset the gates, call either the RDC\_SEMA42\_ResetGate() or RDC\_SEMA42\_ResetAllGates() functions. The function RDC\_SEMA42\_Deinit() deinitializes the RD-C\_SEMA42.

The RDC\_SEMA42 provides two functions to lock the RDC\_SEMA42 gate. The function RDC\_SEMA42\_TryLock() tries to lock the gate. If the gate has been locked by another processor, this function returns an error immediately. The function RDC\_SEMA42\_Lock() is a blocking method, which waits until the gate is free and locks it.

The RDC\_SEMA42\_Unlock() unlocks the RDC\_SEMA42 gate. The gate can only be unlocked by the processor which locked it. If the gate is not locked by the current processor, this function takes no effect. The function RDC\_SEMA42\_GetGateStatus() returns a status whether the gate is unlocked and which processor locks the gate. The function RDC\_SEMA42\_GetLockDomainID() returns the ID of the domain which has locked the gate.

The RDC\_SEMA42 gate can be reset to unlock forcefully. The function RDC\_SEMA42\_ResetGate() resets a specific gate. The function RDC\_SEMA42\_ResetAllGates() resets all gates.

#### **Macros**

- #define RDC SEMA42 GATE NUM RESET ALL (64U)
  - The number to reset all RDC\_SEMA42 gates.
- #define RDC\_SEMA42\_GATEn(base, n) (((volatile uint8\_t \*)(&((base)->GATE0)))[(n)]) RDC SEMA42 gate n register address.
- #define RDC\_SEMA42\_GATE\_COUNT (64U)

RDC\_SEMA42 gate count.

# **Functions**

- void RDC\_SEMA42\_Init (RDC\_SEMAPHORE\_Type \*base)
  - *Initializes the RDC\_SEMA42 module.*
- void RDC\_SEMA42\_Deinit (RDC\_SEMAPHORE\_Type \*base)
  - De-initializes the RDC SEMA42 module.
- status\_t RDC\_SEMA42\_TryLock (RDC\_SEMAPHORE\_Type \*base, uint8\_t gateNum, uint8\_t masterIndex, uint8\_t domainId)

*Tries to lock the RDC\_SEMA42 gate.* 

## **Function Documentation**

- void RDC\_SEMA42\_Lock (RDC\_SEMAPHORE\_Type \*base, uint8\_t gateNum, uint8\_t master-Index, uint8\_t domainId)
  - Locks the RDC\_SEMA42 gate.
- static void RDC\_SEMA42\_Unlock (RDC\_SEMAPHORE\_Type \*base, uint8\_t gateNum) *Unlocks the RDC\_SEMA42 gate*.
- static int32\_t RDC\_SEMA42\_GetLockMasterIndex (RDC\_SEMAPHORE\_Type \*base, uint8\_t gateNum)
  - Gets which master has currently locked the gate.
- int32\_t RDC\_SEMA42\_GetLockDomainID (RDC\_SEMAPHORE\_Type \*base, uint8\_t gateNum) Gets which domain has currently locked the gate.
- status\_t RDC\_SEMA42\_ResetGate (RDC\_SEMAPHORE\_Type \*base, uint8\_t gateNum)

  Resets the RDC\_SEMA42 gate to an unlocked status.
- static status\_t RDC\_SEMA42\_ResetAllGates (RDC\_SEMAPHORE\_Type \*base)

  Resets all RDC\_SEMA42 gates to an unlocked status.

## **Driver version**

• #define FSL\_RDC\_SEMA42\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 3)) RDC\_SEMA42 driver version.

## **Macro Definition Documentation**

- 21.2.1 #define RDC SEMA42 GATE NUM RESET ALL (64U)
- 21.2.2 #define RDC\_SEMA42\_GATEn( base, n) (((volatile uint8\_t \*)(&((base)->GATE0)))[(n)])
- 21.2.3 #define RDC\_SEMA42\_GATE\_COUNT (64U)

# **Function Documentation**

21.3.1 void RDC\_SEMA42\_Init ( RDC\_SEMAPHORE\_Type \* base )

This function initializes the RDC\_SEMA42 module. It only enables the clock but does not reset the gates because the module might be used by other processors at the same time. To reset the gates, call either RDC\_SEMA42\_ResetGate or RDC\_SEMA42\_ResetAllGates function.

#### **Parameters**

base RDC\_SEMA42 peripheral base address.

# 21.3.2 void RDC\_SEMA42\_Deinit ( RDC\_SEMAPHORE\_Type \* base )

This function de-initializes the RDC\_SEMA42 module. It only disables the clock.

#### **Parameters**

base	RDC_SEMA42 peripheral base address.
------	-------------------------------------

# 21.3.3 status\_t RDC\_SEMA42\_TryLock ( RDC\_SEMAPHORE\_Type \* base, uint8\_t gateNum, uint8\_t masterIndex, uint8\_t domainId )

This function tries to lock the specific RDC\_SEMA42 gate. If the gate has been locked by another processor, this function returns an error code.

## **Parameters**

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number to lock.
masterIndex	Current processor master index.
domainId	Current processor domain ID.

#### Return values

kStatus_Success	Lock the sema42 gate successfully.
kStatus_Failed	Sema42 gate has been locked by another processor.

# 21.3.4 void RDC\_SEMA42\_Lock ( RDC\_SEMAPHORE\_Type \* base, uint8\_t gateNum, uint8\_t masterIndex, uint8\_t domainId )

This function locks the specific RDC\_SEMA42 gate. If the gate has been locked by other processors, this function waits until it is unlocked and then lock it.

## **Parameters**

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number to lock.
masterIndex	Current processor master index.
domainId	Current processor domain ID.

## **Function Documentation**

# 21.3.5 static void RDC\_SEMA42\_Unlock ( RDC\_SEMAPHORE\_Type \* base, uint8\_t gateNum ) [inline], [static]

This function unlocks the specific RDC\_SEMA42 gate. It only writes unlock value to the RDC\_SEMA42 gate register. However, it does not check whether the RDC\_SEMA42 gate is locked by the current processor or not. As a result, if the RDC\_SEMA42 gate is not locked by the current processor, this function has no effect.

#### **Parameters**

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number to unlock.

# 21.3.6 static int32\_t RDC\_SEMA42\_GetLockMasterIndex ( RDC\_SEMAPHORE\_Type \* base, uint8\_t gateNum ) [inline], [static]

#### **Parameters**

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number.

### Returns

Return -1 if the gate is not locked by any master, otherwise return the master index.

# 21.3.7 int32\_t RDC\_SEMA42\_GetLockDomainID ( RDC\_SEMAPHORE\_Type \* base, uint8\_t gateNum )

# **Parameters**

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number.

### Returns

Return -1 if the gate is not locked by any domain, otherwise return the domain ID.

# 21.3.8 status\_t RDC\_SEMA42\_ResetGate ( RDC\_SEMAPHORE\_Type \* base, uint8 t gateNum )

This function resets a RDC\_SEMA42 gate to an unlocked status.

# **Function Documentation**

# **Parameters**

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number.

# Return values

kStatus_Success	RDC_SEMA42 gate is reset successfully.
kStatus_Failed	Some other reset process is ongoing.

# 21.3.9 static status\_t RDC\_SEMA42\_ResetAllGates ( RDC\_SEMAPHORE\_Type \* base ) [inline], [static]

This function resets all RDC\_SEMA42 gate to an unlocked status.

## Parameters

base	RDC_SEMA42 peripheral base address.
------	-------------------------------------

# Return values

kStatus_Success	RDC_SEMA42 is reset successfully.
kStatus_RDC_SEMA42 Reseting	Some other reset process is ongoing.

# Chapter 22 SAI: Serial Audio Interface

# **Overview**

The MCUXpresso SDK provides a peripheral driver for the Serial Audio Interface (SAI) module of MC-UXpresso SDK devices.

SAI driver includes functional APIs and transactional APIs.

Functional APIs target low-level APIs. Functional APIs can be used for SAI initialization, configuration and operation, and for optimization and customization purposes. Using the functional API requires the knowledge of the SAI peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. SAI functional operation groups provide the functional API set.

Transactional APIs target high-level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional API implementation and write a custom code. All transactional APIs use the sai\_handle\_t as the first parameter. Initialize the handle by calling the SAI\_TransferTxCreateHandle() or SAI\_TransferRxCreateHandle() API.

Transactional APIs support asynchronous transfer. This means that the functions SAI\_TransferSendNon-Blocking() and SAI\_TransferReceiveNonBlocking() set up the interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the kStatus\_SAI\_TxIdle and kStatus\_SAI\_RxIdle status.

# **Typical configurations**

# Bit width configuration

SAI driver support 8/16/24/32bits stereo/mono raw audio data transfer. SAI EDMA driver support 8/16/32bits stereo/mono raw audio data transfer, since the EDMA doesn't support 24bit data width, so application should pre-convert the 24bit data to 32bit. SAI DMA driver support 8/16/32bits stereo/mono raw audio data transfer, since the EDMA doesn't support 24bit data width, so application should pre-convert the 24bit data to 32bit. SAI SDMA driver support 8/16/24/32bits stereo/mono raw audio data transfer.

# Frame configuration

SAI driver support I2S, DSP, Left justified, Right justified, TDM mode. Application can call the api directly: SAI\_GetClassicI2SConfig SAI\_GetLeftJustifiedConfig SAI\_GetRightJustifiedConfig SAI\_GetTDMConfig SAI\_GetDSPConfig

# Typical use case

# Typical use case

# 22.3.1 SAI Send/receive using an interrupt method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/sai

# 22.3.2 SAI Send/receive using a DMA method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/sai

# **Modules**

• SAI Driver

# 22.4.1 Overview

# **Data Structures**

```
struct sai_config_t
     SAI user configuration structure. More...
struct sai_transfer_format_t
     sai transfer format More...
• struct sai_master_clock_t
     master clock configurations More...
• struct sai_fifo_t
     sai fifo configurations More...

    struct sai bit clock t

     sai bit clock configurations More...
• struct sai_frame_sync_t
     sai frame sync configurations More...

    struct sai serial data t

     sai serial data configurations More...
struct sai_transceiver_t
     sai transceiver configurations More...
• struct sai_transfer_t
     SAI transfer structure. More...
• struct sai handle t
     SAI handle structure. More...
```

## **Macros**

- #define SAI\_XFER\_QUEUE\_SIZE (4U)
  - SAI transfer queue size, user can refine it according to use case.
- #define FSL\_SAI\_HAS\_FIFO\_EXTEND\_FEATURE 1 sai fifo feature

# **Typedefs**

• typedef void(\* sai\_transfer\_callback\_t )(I2S\_Type \*base, sai\_handle\_t \*handle, status\_t status, void \*userData)

SAI transfer callback prototype.

## **Enumerations**

```
enum {
  kStatus_SAI_TxBusy = MAKE_STATUS(kStatusGroup_SAI, 0),
 kStatus_SAI_RxBusy = MAKE_STATUS(kStatusGroup_SAI, 1),
 kStatus_SAI_TxError = MAKE_STATUS(kStatusGroup_SAI, 2),
 kStatus_SAI_RxError = MAKE_STATUS(kStatusGroup_SAI, 3),
 kStatus SAI QueueFull = MAKE STATUS(kStatusGroup SAI, 4),
 kStatus SAI TxIdle = MAKE STATUS(kStatusGroup SAI, 5),
 kStatus_SAI_RxIdle = MAKE_STATUS(kStatusGroup_SAI, 6) }
    _sai_status_t, SAI return status.

    enum {

 kSAI_ChannelOMask = 1 << 0U,
 kSAI Channel1Mask = 1 << 1U,
 kSAI_Channel2Mask = 1 << 2U,
 kSAI Channel3Mask = 1 << 3U,
 kSAI Channel4Mask = 1 << 4U,
 kSAI_Channel5Mask = 1 << 5U,
 kSAI Channel6Mask = 1 << 6U,
 kSAI Channel7Mask = 1 << 7U }
    sai channel mask, sai channel mask value, actual channel numbers is depend soc specific
enum sai_protocol_t {
 kSAI_BusLeftJustified = 0x0U,
 kSAI BusRightJustified,
 kSAI BusI2S,
 kSAI_BusPCMA,
 kSAI_BusPCMB }
    Define the SAI bus type.
enum sai_master_slave_t {
 kSAI_Master = 0x0U,
 kSAI Slave = 0x1U,
 kSAI_Bclk_Master_FrameSync_Slave = 0x2U,
 kSAI Bclk Slave FrameSync Master = 0x3U }
    Master or slave mode.
enum sai_mono_stereo_t {
 kSAI_Stereo = 0x0U,
 kSAI_MonoRight,
 kSAI MonoLeft }
    Mono or stereo audio format.
enum sai_data_order_t {
 kSAI_DataLSB = 0x0U,
 kSAI DataMSB }
    SAI data order, MSB or LSB.
enum sai_clock_polarity_t {
```

```
kSAI PolarityActiveHigh = 0x0U,
 kSAI_PolarityActiveLow = 0x1U,
 kSAI_SampleOnFallingEdge = 0x0U,
 kSAI_SampleOnRisingEdge = 0x1U }
    SAI clock polarity, active high or low.
enum sai_sync_mode_t {
 kSAI_ModeAsync = 0x0U,
 kSAI_ModeSync }
    Synchronous or asynchronous mode.
enum sai_bclk_source_t {
 kSAI BclkSourceBusclk = 0x0U,
 kSAI_BclkSourceMclkOption1 = 0x1U,
 kSAI_BclkSourceMclkOption2 = 0x2U,
 kSAI_BclkSourceMclkOption3 = 0x3U,
 kSAI BclkSourceMclkDiv = 0x1U,
 kSAI BclkSourceOtherSai0 = 0x2U,
 kSAI_BclkSourceOtherSai1 = 0x3U }
    Bit clock source.

    enum {

 kSAI_WordStartInterruptEnable,
 kSAI_SyncErrorInterruptEnable = I2S_TCSR_SEIE_MASK,
 kSAI FIFOWarningInterruptEnable = I2S TCSR FWIE MASK,
 kSAI_FIFOErrorInterruptEnable = I2S_TCSR_FEIE_MASK,
 kSAI_FIFORequestInterruptEnable = I2S_TCSR_FRIE_MASK }
    _sai_interrupt_enable_t, The SAI interrupt enable flag
 kSAI_FIFOWarningDMAEnable = I2S_TCSR_FWDE_MASK,
 kSAI FIFORequestDMAEnable = I2S TCSR FRDE MASK }
    _sai_dma_enable_t, The DMA request sources

    enum {

 kSAI_WordStartFlag = I2S_TCSR_WSF_MASK,
 kSAI_SyncErrorFlag = I2S_TCSR_SEF_MASK,
 kSAI_FIFOErrorFlag = I2S_TCSR_FEF_MASK,
 kSAI_FIFORequestFlag = I2S_TCSR_FRF_MASK,
 kSAI_FIFOWarningFlag = I2S_TCSR_FWF_MASK }
    sai flags, The SAI status flag
enum sai_reset_type_t {
 kSAI_ResetTypeSoftware = I2S_TCSR_SR_MASK,
 kSAI_ResetTypeFIFO = I2S_TCSR_FR_MASK,
 kSAI_ResetAll = I2S_TCSR_SR_MASK | I2S_TCSR_FR_MASK }
    The reset type.
enum sai_fifo_packing_t {
 kSAI_FifoPackingDisabled = 0x0U,
 kSAI FifoPacking8bit = 0x2U,
 kSAI_FifoPacking16bit = 0x3U }
    The SAI packing mode The mode includes 8 bit and 16 bit packing.
enum sai_sample_rate_t {
```

MCUXpresso SDK API Reference Manual

```
kSAI SampleRate8KHz = 8000U,
 kSAI_SampleRate11025Hz = 11025U,
 kSAI SampleRate12KHz = 12000U,
 kSAI_SampleRate16KHz = 16000U,
 kSAI_SampleRate22050Hz = 22050U,
 kSAI SampleRate24KHz = 24000U,
 kSAI_SampleRate32KHz = 32000U,
 kSAI_SampleRate44100Hz = 44100U,
 kSAI SampleRate48KHz = 48000U,
 kSAI_SampleRate96KHz = 96000U,
 kSAI_SampleRate192KHz = 192000U,
 kSAI SampleRate384KHz = 384000U }
    Audio sample rate.
enum sai_word_width_t {
 kSAI WordWidth8bits = 8U,
 kSAI_WordWidth16bits = 16U,
 kSAI WordWidth24bits = 24U,
 kSAI WordWidth32bits = 32U }
    Audio word width.
enum sai_data_pin_state_t {
 kSAI DataPinStateTriState,
 kSAI_DataPinStateOutputZero = 1U }
    sai data pin state definition
enum sai_transceiver_type_t {
 kSAI_Transmitter = 0U,
 kSAI Receiver = 1U }
    sai transceiver type
enum sai_frame_sync_len_t {
 kSAI_FrameSyncLenOneBitClk = 0U,
 kSAI_FrameSyncLenPerWordWidth = 1U }
    sai frame sync len
```

## **Driver version**

• #define FSL\_SAI\_DRIVER\_VERSION (MAKE\_VERSION(2, 3, 2)) *Version 2.3.2.* 

# Initialization and deinitialization

```
    void SAI_TxInit (I2S_Type *base, const sai_config_t *config)
        Initializes the SAI Tx peripheral.
    void SAI_RxInit (I2S_Type *base, const sai_config_t *config)
        Initializes the SAI Rx peripheral.
    void SAI_TxGetDefaultConfig (sai_config_t *config)
        Sets the SAI Tx configuration structure to default values.
```

• void SAI\_RxGetDefaultConfig (sai\_config\_t \*config)

Sets the SAI Rx configuration structure to default values.

• void SAI\_Init (I2S\_Type \*base)

Initializes the SAI peripheral.

• void SAI\_Deinit (I2S\_Type \*base)

De-initializes the SAI peripheral.

• void SAI\_TxReset (I2S\_Type \*base)

Resets the SAI Tx.

• void SAI\_RxReset (I2S\_Type \*base)

Resets the SAI Rx.

• void SAI\_TxEnable (I2S\_Type \*base, bool enable)

Enables/disables the SAI Tx.

• void SAI RxEnable (I2S Type \*base, bool enable)

Enables/disables the SAI Rx.

- static void SAI\_TxSetBitClockDirection (I2S\_Type \*base, sai\_master\_slave\_t masterSlave) Set Rx bit clock direction.
- static void SAI\_RxSetBitClockDirection (I2S\_Type \*base, sai\_master\_slave\_t masterSlave) Set Rx bit clock direction.
- static void SAI\_RxSetFrameSyncDirection (I2S\_Type \*base, sai\_master\_slave\_t masterSlave) Set Rx frame sync direction.
- static void SAI\_TxSetFrameSyncDirection (I2S\_Type \*base, sai\_master\_slave\_t masterSlave) Set Tx frame sync direction.
- void SAÏ\_TxSetBitClockRate (I2S\_Type \*base, uint32\_t sourceClockHz, uint32\_t sampleRate, uint32\_t bitWidth, uint32\_t channelNumbers)

Transmitter bit clock rate configurations.

• void SAI\_RxSetBitClockRate (I2S\_Type \*base, uint32\_t sourceClockHz, uint32\_t sampleRate, uint32\_t bitWidth, uint32\_t channelNumbers)

Receiver bit clock rate configurations.

void SAI\_TxSetBitclockConfig (I2S\_Type \*base, sai\_master\_slave\_t masterSlave, sai\_bit\_clock\_t \*config)

Transmitter Bit clock configurations.

• void SAI\_RxSetBitclockConfig (I2S\_Type \*base, sai\_master\_slave\_t masterSlave, sai\_bit\_clock\_t \*config)

Receiver Bit clock configurations.

• void SAI\_SetMasterClockConfig (I2S\_Type \*base, sai\_master\_clock\_t \*config)

*Master clock configurations.* 

• void SAI\_TxSetFifoConfig (I2S\_Type \*base, sai\_fifo\_t \*config)

SAI transmitter fifo configurations.

• void SAI\_RxSetFifoConfig (I2S\_Type \*base, sai\_fifo\_t \*config)

SAI receiver fifo configurations.

void SAI\_TxSetFrameSyncConfig (I2S\_Type \*base, sai\_master\_slave\_t masterSlave, sai\_frame\_-sync t \*config)

SAI transmitter Frame sync configurations.

void SAI\_RxSetFrameSyncConfig (I2S\_Type \*base, sai\_master\_slave\_t masterSlave, sai\_frame\_-sync\_t \*config)

SAI receiver Frame sync configurations.

- void SAI\_TxSetSerialDataConfig (I2S\_Type \*base, sai\_serial\_data\_t \*config)
  - SAI transmitter Serial data configurations.
- void SAI\_RxSetSerialDataConfig (I2S\_Type \*base, sai\_serial\_data\_t \*config)

SAI receiver Serial data configurations.

#### MCUXpresso SDK API Reference Manual

- void SAI\_TxSetConfig (I2S\_Type \*base, sai\_transceiver\_t \*config)

  SAI transmitter configurations.
- void SAI\_RxSetConfig (I2S\_Type \*base, sai\_transceiver\_t \*config)
- SAI receiver configurations.
   void SAI\_GetClassicI2SConfig (sai\_transceiver\_t \*config, sai\_word\_width\_t bitWidth, sai\_mono\_stereo t mode, uint32 t saiChannelMask)

Get classic I2S mode configurations.

• void SAI\_GetLeftJustifiedConfig (sai\_transceiver\_t \*config, sai\_word\_width\_t bitWidth, sai\_mono\_stereo\_t mode, uint32\_t saiChannelMask)

Get left justified mode configurations.

• void SAI\_GetRightJustifiedConfig (sai\_transceiver\_t \*config, sai\_word\_width\_t bitWidth, sai\_mono\_stereo\_t mode, uint32\_t saiChannelMask)

Get right justified mode configurations.

- void SAÏ\_GetTDMConfig (sai\_transceiver\_t \*config, sai\_frame\_sync\_len\_t frameSyncWidth, sai\_word\_width\_t bitWidth, uint32\_t dataWordNum, uint32\_t saiChannelMask)
   Get TDM mode configurations.
- void SAI\_GetDSPConfig (sai\_transceiver\_t \*config, sai\_frame\_sync\_len\_t frameSyncWidth, sai\_word\_width\_t bitWidth, sai\_mono\_stereo\_t mode, uint32\_t saiChannelMask)
   Get DSP mode configurations.

#### **Status**

• static uint32\_t SAI\_TxGetStatusFlag (I2S\_Type \*base)

*Gets the SAI Tx status flag state.* 

• static void SAI\_TxClearStatusFlags (I2S\_Type \*base, uint32\_t mask)

Clears the SAI Tx status flag state.

• static uint32\_t SAI\_RxGetStatusFlag (I2S\_Type \*base)

Gets the SAI Tx status flag state.

- static void SAI\_RxClearStatusFlags (I2S\_Type \*base, uint32\_t mask) Clears the SAI Rx status flag state.
- void SAI\_TxSoftwareReset (I2S\_Type \*base, sai\_reset\_type\_t type)

  Do software reset or FIFO reset.
- void SAI\_RxSoftwareReset (I2S\_Type \*base, sai\_reset\_type\_t type)

  Do software reset or FIFO reset.
- void SAI\_TxSetChannelFIFOMask (I2S\_Type \*base, uint8\_t mask)

  Set the Tx channel FIFO enable mask.
- void SAI\_RxSetChannelFIFOMask (I2S\_Type \*base, uint8\_t mask) Set the Rx channel FIFO enable mask.
- void SAI\_TxSetDataOrder (I2S\_Type \*base, sai\_data\_order\_t order)

  Set the Tx data order.
- void SAI\_RxSetDataOrder (I2S\_Type \*base, sai\_data\_order\_t order)

  Set the Rx data order.
- void SAI\_TxSetBitClockPolarity (I2S\_Type \*base, sai\_clock\_polarity\_t polarity) Set the Tx data order.
- void SAI\_RxSetBitClockPolarity (I2S\_Type \*base, sai\_clock\_polarity\_t polarity)

  Set the Rx data order.
- void SAI\_TxSetFrameSyncPolarity (I2S\_Type \*base, sai\_clock\_polarity\_t polarity)

  Set the Tx data order.
- void SAI\_RxSetFrameSyncPolarity (I2S\_Type \*base, sai\_clock\_polarity\_t polarity)

Set the Rx data order.

- void SAI\_TxSetFIFOPacking (I2S\_Type \*base, sai\_fifo\_packing\_t pack) Set Tx FIFO packing feature.
- void SAI\_RxSetFIFOPacking (I2S\_Type \*base, sai\_fifo\_packing\_t pack)

  Set Rx FIFO packing feature.
- static void SAI\_TxSetFIFOErrorContinue (I2S\_Type \*base, bool isEnabled)

  Set Tx FIFO error continue.
- static void SAI\_RxSetFIFOErrorContinue (I2S\_Type \*base, bool isEnabled) Set Rx FIFO error continue.

# Interrupts

- static void SAI\_TxEnableInterrupts (I2S\_Type \*base, uint32\_t mask) Enables the SAI Tx interrupt requests.
- static void SAI\_RxEnableInterrupts (I2S\_Type \*base, uint32\_t mask) Enables the SAI Rx interrupt requests.
- static void SAI\_TxDisableInterrupts (I2S\_Type \*base, uint32\_t mask)

  Disables the SAI Tx interrupt requests.
- static void SAI\_RxDisableInterrupts (I2S\_Type \*base, uint32\_t mask)

  Disables the SAI Rx interrupt requests.

# **DMA Control**

- static void SAI\_TxEnableDMA (I2S\_Type \*base, uint32\_t mask, bool enable) Enables/disables the SAI Tx DMA requests.
- static void SAI\_RxEnableDMA (I2S\_Type \*base, uint32\_t mask, bool enable) Enables/disables the SAI Rx DMA requests.
- static uint32\_t SAI\_TxGetDataRegisterAddress (I2S\_Type \*base, uint32\_t channel)

  Gets the SAI Tx data register address.
- static uint32\_t SAI\_RxGetDataRegisterAddress (I2S\_Type \*base, uint32\_t channel) Gets the SAI Rx data register address.

# **Bus Operations**

- void SAI\_TxSetFormat (I2S\_Type \*base, sai\_transfer\_format\_t \*format, uint32\_t mclkSource-ClockHz, uint32\_t bclkSourceClockHz)
  - Configures the SAI Tx audio format.
- void SAI\_RxSetFormat (I2S\_Type \*base, sai\_transfer\_format\_t \*format, uint32\_t mclkSource-ClockHz, uint32\_t bclkSourceClockHz)
  - Configures the SAI Rx audio format.
- void <u>SAI\_WriteBlocking</u> (I2S\_Type \*base, uint32\_t channel, uint32\_t bitWidth, uint8\_t \*buffer, uint32\_t size)
  - Sends data using a blocking method.
- void SAI\_WriteMultiChannelBlocking (I2S\_Type \*base, uint32\_t channel, uint32\_t channelMask, uint32\_t bitWidth, uint8\_t \*buffer, uint32\_t size)
- Sends data to multi channel using a blocking method.

   static void SAI WriteData (I2S Type \*base, uint32 t channel, uint32 t data)

MCUXpresso SDK API Reference Manual

Writes data into SAI FIFO.

• void SAI\_ReadBlocking (I2S\_Type \*base, uint32\_t channel, uint32\_t bitWidth, uint8\_t \*buffer, uint32\_t size)

Receives data using a blocking method.

• void SAI\_ReadMultiChannelBlocking (I2S\_Type \*base, uint32\_t channel, uint32\_t channelMask, uint32\_t bitWidth, uint8\_t \*buffer, uint32\_t size)

Receives multi channel data using a blocking method.

• static uint32\_t SAI\_ReadData (I2S\_Type \*base, uint32\_t channel) Reads data from the SAI FIFO.

## **Transactional**

• void SAI\_TransferTxCreateHandle (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_callback\_t callback, void \*userData)

*Initializes the SAI Tx handle.* 

• void SAI\_TransferRxCreateHandle (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_callback\_t callback, void \*userData)

*Initializes the SAI Rx handle.* 

- void SAI\_TransferTxSetConfig (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transceiver\_t \*config) SAI transmitter transfer configurations.
- void SAI\_TransferRxSetConfig (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transceiver\_t \*config) SAI receiver transfer configurations.
- status\_t SAI\_TransferTxSetFormat (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_format\_t \*format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz)

Configures the SAI Tx audio format.

- status\_t SAI\_TransferRxSetFormat (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_format\_t \*format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz)

  Configures the SAI Rx audio format.
- status\_t SAI\_TransferSendNonBlocking (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_- t \*xfer)

Performs an interrupt non-blocking send transfer on SAI.

• status\_t SAI\_TransferReceiveNonBlocking (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_t \*xfer)

Performs an interrupt non-blocking receive transfer on SAI.

- status\_t SAI\_TransferGetSendCount (I2S\_Type \*base, sai\_handle\_t \*handle, size\_t \*count)

  Gets a set byte count.
- status\_t SAI\_TransferGetReceiveCount (I2S\_Type \*base, sai\_handle\_t \*handle, size\_t \*count)

  Gets a received byte count.
- void SAI\_TransferAbortSend (I2S\_Type \*base, sai\_handle\_t \*handle)

Aborts the current send.

• void SAI\_TransferAbortReceive (I2S\_Type \*base, sai\_handle\_t \*handle)

Aborts the current IRQ receive.

- void SAI\_TransferTerminateSend (I2S\_Type \*base, sai\_handle\_t \*handle)

  Terminate all SAI send.
- void SAI\_TransferTerminateReceive (I2S\_Type \*base, sai\_handle\_t \*handle)

  Terminate all SAI receive.
- void SAI\_TransferTxHandleIRQ (I2S\_Type \*base, sai\_handle\_t \*handle)

  Tx interrupt handler.
- void SAI\_TransferRxHandleIRQ (I2S\_Type \*base, sai\_handle\_t \*handle)

Tx interrupt handler.

## 22.4.2 Data Structure Documentation

# 22.4.2.1 struct sai\_config\_t

#### **Data Fields**

• sai\_protocol\_t protocol

Audio bus protocol in SAI.

• sai\_sync\_mode\_t syncMode

SAI sync mode, control Tx/Rx clock sync.

• bool mclkOutputEnable

Master clock output enable, true means master clock divider enabled.

• sai\_bclk\_source\_t bclkSource

Bit Clock source.

• sai\_master\_slave\_t masterSlave

Master or slave.

# 22.4.2.2 struct sai transfer format t

#### **Data Fields**

• uint32\_t sampleRate\_Hz

Sample rate of audio data.

• uint32\_t bitWidth

Data length of audio data, usually 8/16/24/32 bits.

• sai\_mono\_stereo\_t stereo

Mono or stereo.

uint8\_t watermark

Watermark value.

• uint8 t channel

Transfer start channel.

uint8\_t channelMask

enabled channel mask value, reference \_sai\_channel\_mask

• uint8\_t endChannel

end channel number

• uint8 t channelNums

Total enabled channel numbers.

• sai\_protocol\_t protocol

Which audio protocol used.

bool isFrameSyncCompact

True means Frame sync length is configurable according to bitWidth, false means frame sync length is 64 times of bit clock.

#### 22.4.2.2.0.22 Field Documentation

# 22.4.2.2.0.22.1 bool sai\_transfer\_format\_t::isFrameSyncCompact

# 22.4.2.3 struct sai\_master\_clock\_t

# **Data Fields**

bool mclkOutputEnable

master clock output enable

• uint32\_t mclkHz

target mclk frequency

• uint32\_t mclkSourceClkHz

mclk source frequency

# 22.4.2.4 struct sai\_fifo\_t

#### **Data Fields**

bool fifoContinueOneError

fifo continues when error occur

• sai\_fifo\_packing\_t fifoPacking

fifo packing mode

• uint8\_t fifoWatermark

fifo watermark

# 22.4.2.5 struct sai\_bit\_clock\_t

# **Data Fields**

• bool bclkSrcSwap

bit clock source swap

bool bclkInputDelay

bit clock actually used by the transmitter is delayed by the pad output delay, this has effect of decreasing the data input setup time, but increasing the data output valid time.

• sai\_clock\_polarity\_t bclkPolarity

bit clock polarity

• sai\_bclk\_source\_t bclkSource

bit Clock source

#### 22.4.2.5.0.23 Field Documentation

# 22.4.2.5.0.23.1 bool sai\_bit\_clock\_t::bclkInputDelay

## 22.4.2.6 struct sai frame sync t

# **Data Fields**

• uint8\_t frameSyncWidth

## MCUXpresso SDK API Reference Manual

frame sync width in number of bit clocks

bool frameSyncEarly

TRUE is frame sync assert one bit before the first bit of frame FALSE is frame sync assert with the first bit of the frame.

sai\_clock\_polarity\_t frameSyncPolarity

frame sync polarity

# 22.4.2.7 struct sai serial data t

#### **Data Fields**

• sai\_data\_pin\_state\_t dataMode

sai data pin state when slots masked or channel disabled

sai\_data\_order\_t dataOrder

configure whether the LSB or MSB is transmitted first

uint8\_t dataWord0Length

configure the number of bits in the first word in each frame

• uint8\_t dataWordNLength

configure the number of bits in the each word in each frame, except the first word

• uint8\_t dataWordLength

used to record the data length for dma transfer

uint8\_t dataFirstBitShifted

Configure the bit index for the first bit transmitted for each word in the frame.

• uint8 t dataWordNum

configure the number of words in each frame

uint32\_t dataMaskedWord

configure whether the transmit word is masked

# 22.4.2.8 struct sai transceiver t

#### **Data Fields**

sai serial data t serialData

serial data configurations

• sai\_frame\_sync\_t frameSync

ws configurations

sai bit clock t bitClock

bit clock configurations

sai\_fifo\_t fifo

fifo configurations

• sai\_master\_slave\_t masterSlave

transceiver is master or slave

• sai\_sync\_mode\_t syncMode

transceiver sync mode

• uint8\_t startChannel

Transfer start channel.

• uint8 t channelMask

enabled channel mask value, reference \_sai\_channel\_mask

• uint8\_t endChannel

#### MCUXpresso SDK API Reference Manual

end channel number

• uint8\_t channelNums

Total enabled channel numbers.

# 22.4.2.9 struct sai\_transfer\_t

## **Data Fields**

• uint8\_t \* data

Data start address to transfer.

• size\_t dataSize

Transfer size.

#### 22.4.2.9.0.24 Field Documentation

22.4.2.9.0.24.1 uint8\_t\* sai\_transfer\_t::data

22.4.2.9.0.24.2 size\_t sai\_transfer\_t::dataSize

# 22.4.2.10 struct sai\_handle

## **Data Fields**

• I2S\_Type \* base

base address

• uint32\_t state

Transfer status.

sai\_transfer\_callback\_t callback

Callback function called at transfer event.

void \* userĎata

Callback parameter passed to callback function.

• uint8\_t bitWidth

Bit width for transfer, 8/16/24/32 bits.

• uint8 t channel

Transfer start channel.

uint8\_t channelMask

enabled channel mask value, refernece \_sai\_channel\_mask

• uint8 t endChannel

end channel number

• uint8\_t channelNums

Total enabled channel numbers.

• sai\_transfer\_t saiQueue [SAI\_XFER\_QUEUE\_SIZE]

Transfer queue storing queued transfer.

• size\_t transferSize [SAI\_XFER\_QUEUE\_SIZE]

Data bytes need to transfer.

• volatile uint8\_t queueUser

*Index for user to queue transfer.* 

• volatile uint8\_t queueDriver

*Index for driver to get the transfer data and size.* 

• uint8 t watermark

# MCUXpresso SDK API Reference Manual

331

Watermark value.

## 22.4.3 Macro Definition Documentation

# 22.4.3.1 #define SAI\_XFER\_QUEUE\_SIZE (4U)

# 22.4.4 Enumeration Type Documentation

# 22.4.4.1 anonymous enum

#### Enumerator

```
kStatus_SAI_TxBusy SAI Tx is busy.
kStatus_SAI_RxBusy SAI Rx is busy.
kStatus_SAI_TxError SAI Tx FIFO error.
kStatus_SAI_RxError SAI Rx FIFO error.
kStatus_SAI_QueueFull SAI transfer queue is full.
kStatus_SAI_TxIdle SAI Tx is idle.
kStatus_SAI_RxIdle SAI Rx is idle.
```

# 22.4.4.2 anonymous enum

# Enumerator

```
    kSAI_Channel0Mask
    kSAI_Channel1Mask
    kSAI_Channel2Mask
    kSAI_Channel3Mask
    kSAI_Channel4Mask
    kSAI_Channel5Mask
    kSAI_Channel6Mask
    kSAI_Channel6Mask
    channel 5 mask value
    channel 6 mask value
    channel 7 mask value
```

# 22.4.4.3 enum sai\_protocol\_t

#### Enumerator

```
kSAI_BusLeftJustified Uses left justified format.
kSAI_BusRightJustified Uses right justified format.
kSAI_BusI2S Uses I2S format.
kSAI_BusPCMA Uses I2S PCM A format.
kSAI_BusPCMB Uses I2S PCM B format.
```

NXP Semiconductors

# 22.4.4.4 enum sai master slave t

#### Enumerator

**kSAI\_Master** Master mode include bclk and frame sync.

**kSAI\_Slave** Slave mode include bclk and frame sync.

kSAI\_Bclk\_Master\_FrameSync\_Slave bclk in master mode, frame sync in slave mode

kSAI\_Bclk\_Slave\_FrameSync\_Master bclk in slave mode, frame sync in master mode

# 22.4.4.5 enum sai\_mono\_stereo\_t

#### Enumerator

**kSAI\_Stereo** Stereo sound.

**kSAI\_MonoRight** Only Right channel have sound.

**kSAI\_MonoLeft** Only left channel have sound.

# 22.4.4.6 enum sai\_data\_order\_t

#### Enumerator

kSAI DataLSB LSB bit transferred first.

kSAI DataMSB MSB bit transferred first.

# 22.4.4.7 enum sai\_clock\_polarity\_t

#### Enumerator

**kSAI** PolarityActiveHigh Drive outputs on rising edge.

kSAI\_PolarityActiveLow Drive outputs on falling edge.

kSAI\_SampleOnFallingEdge Sample inputs on falling edge.

kSAI\_SampleOnRisingEdge Sample inputs on rising edge.

# 22.4.4.8 enum sai\_sync\_mode\_t

## Enumerator

**kSAI\_ModeAsync** Asynchronous mode.

**kSAI\_ModeSync** Synchronous mode (with receiver or transmit)

# 22.4.4.9 enum sai bclk source t

#### Enumerator

**kSAI\_BclkSourceBusclk** Bit clock using bus clock.

kSAI\_BclkSourceMclkOption1 Bit clock MCLK option 1.

kSAI\_BclkSourceMclkOption2 Bit clock MCLK option2.

kSAI\_BclkSourceMclkOption3 Bit clock MCLK option3.

kSAI\_BclkSourceMclkDiv Bit clock using master clock divider.

kSAI\_BclkSourceOtherSai0 Bit clock from other SAI device.

kSAI\_BclkSourceOtherSai1 Bit clock from other SAI device.

# 22.4.4.10 anonymous enum

# Enumerator

**kSAI\_WordStartInterruptEnable** Word start flag, means the first word in a frame detected.

kSAI\_SyncErrorInterruptEnable Sync error flag, means the sync error is detected.

kSAI\_FIFOWarningInterruptEnable FIFO warning flag, means the FIFO is empty.

kSAI\_FIFOErrorInterruptEnable FIFO error flag.

kSAI FIFORequestInterruptEnable FIFO request, means reached watermark.

# 22.4.4.11 anonymous enum

#### Enumerator

**kSAI\_FIFOWarningDMAEnable** FIFO warning caused by the DMA request. **kSAI\_FIFORequestDMAEnable** FIFO request caused by the DMA request.

## 22.4.4.12 anonymous enum

#### Enumerator

**kSAI\_WordStartFlag** Word start flag, means the first word in a frame detected.

**kSAI\_SyncErrorFlag** Sync error flag, means the sync error is detected.

kSAI\_FIFOErrorFlag FIFO error flag.

**kSAI\_FIFORequestFlag** FIFO request flag.

kSAI FIFOWarningFlag FIFO warning flag.

# 22.4.4.13 enum sai\_reset\_type\_t

#### Enumerator

**kSAI\_ResetTypeSoftware** Software reset, reset the logic state.

kSAI\_ResetTypeFIFO FIFO reset, reset the FIFO read and write pointer.

#### MCUXpresso SDK API Reference Manual

kSAI\_ResetAll All reset.

# 22.4.4.14 enum sai\_fifo\_packing\_t

#### Enumerator

kSAI\_FifoPackingDisabled Packing disabled.kSAI\_FifoPacking8bit 8 bit packing enabledkSAI\_FifoPacking16bit 16bit packing enabled

# 22.4.4.15 enum sai\_sample\_rate\_t

#### Enumerator

kSAI\_SampleRate11025Hz Sample rate 11025 Hz.
kSAI\_SampleRate12KHz Sample rate 12000 Hz.
kSAI\_SampleRate16KHz Sample rate 16000 Hz.
kSAI\_SampleRate2050Hz Sample rate 22050 Hz.
kSAI\_SampleRate24KHz Sample rate 24000 Hz.
kSAI\_SampleRate32KHz Sample rate 32000 Hz.
kSAI\_SampleRate44100Hz Sample rate 44100 Hz.
kSAI\_SampleRate48KHz Sample rate 48000 Hz.
kSAI\_SampleRate96KHz Sample rate 96000 Hz.
kSAI\_SampleRate192KHz Sample rate 192000 Hz.

**kSAI\_SampleRate384KHz** Sample rate 384000 Hz.

# 22.4.4.16 enum sai\_word\_width\_t

### Enumerator

kSAI\_WordWidth8bits Audio data width 8 bits.
kSAI\_WordWidth16bits Audio data width 16 bits.
kSAI\_WordWidth24bits Audio data width 24 bits.
kSAI WordWidth32bits Audio data width 32 bits.

# 22.4.4.17 enum sai\_data\_pin\_state\_t

#### Enumerator

- kSAI\_DataPinStateTriState transmit data pins are tri-stated when slots are masked or channels are disabled
- **kSAI\_DataPinStateOutputZero** transmit data pins are never tri-stated and will output zero when slots are masked or channel disabled

#### MCUXpresso SDK API Reference Manual

335

# 22.4.4.18 enum sai\_transceiver\_type\_t

#### Enumerator

**kSAI\_Transmitter** sai transmitter **kSAI Receiver** sai receiver

# 22.4.4.19 enum sai\_frame\_sync\_len\_t

#### Enumerator

**kSAI\_FrameSyncLenOneBitClk** 1 bit clock frame sync len for DSP mode **kSAI\_FrameSyncLenPerWordWidth** Frame sync length decided by word width.

### 22.4.5 Function Documentation

# 22.4.5.1 void SAI\_TxInit ( I2S\_Type \* base, const sai\_config\_t \* config\_)

**Deprecated** Do not use this function. It has been superceded by SAI\_Init

Ungates the SAI clock, resets the module, and configures SAI Tx with a configuration structure. The configuration structure can be custom filled or set with default values by SAI\_TxGetDefaultConfig().

Note

This API should be called at the beginning of the application to use the SAI driver. Otherwise, accessing the SAIM module can cause a hard fault because the clock is not enabled.

## **Parameters**

base	SAI base pointer
config	SAI configuration structure.

# 22.4.5.2 void SAI\_RxInit ( I2S\_Type \* base, const sai\_config\_t \* config )

**Deprecated** Do not use this function. It has been superceded by SAI Init

Ungates the SAI clock, resets the module, and configures the SAI Rx with a configuration structure. The configuration structure can be custom filled or set with default values by SAI\_RxGetDefaultConfig().

Note

This API should be called at the beginning of the application to use the SAI driver. Otherwise, accessing the SAI module can cause a hard fault because the clock is not enabled.

NXP Semiconductors

#### **Parameters**

base	SAI base pointer
config	SAI configuration structure.

# 22.4.5.3 void SAI\_TxGetDefaultConfig ( sai\_config\_t \* config )

**Deprecated** Do not use this function. It has been superceded by SAI\_GetClassicI2SConfig, SAI\_GetLeft-JustifiedConfig, SAI\_GetRightJustifiedConfig, SAI\_GetDSPConfig, SAI\_GetTDMConfig

This API initializes the configuration structure for use in SAI\_TxConfig(). The initialized structure can remain unchanged in SAI\_TxConfig(), or it can be modified before calling SAI\_TxConfig(). This is an example.

```
sai_config_t config;
SAI_TxGetDefaultConfig(&config);
```

#### **Parameters**

config	pointer to master configuration structure
--------	---

# 22.4.5.4 void SAI\_RxGetDefaultConfig ( sai\_config\_t \* config )

**Deprecated** Do not use this function. It has been superceded by SAI\_GetClassicI2SConfig, SAI\_GetLeft-JustifiedConfig, SAI\_GetRightJustifiedConfig, SAI\_GetDSPConfig, SAI\_GetTDMConfig

This API initializes the configuration structure for use in SAI\_RxConfig(). The initialized structure can remain unchanged in SAI\_RxConfig() or it can be modified before calling SAI\_RxConfig(). This is an example.

```
sai_config_t config;
SAI_RxGetDefaultConfig(&config);
```

#### **Parameters**

config   pointer to master configuration structure
--

# 22.4.5.5 void SAI\_Init ( I2S\_Type \* base )

This API gates the SAI clock. The SAI module can't operate unless SAI\_Init is called to enable the clock.

#### **Parameters**

base	SAI base pointer.
------	-------------------

### 22.4.5.6 void SAI\_Deinit ( I2S\_Type \* base )

This API gates the SAI clock. The SAI module can't operate unless SAI\_TxInit or SAI\_RxInit is called to enable the clock.

#### **Parameters**

base	SAI base pointer.
------	-------------------

### 22.4.5.7 void SAI\_TxReset ( I2S\_Type \* base )

This function enables the software reset and FIFO reset of SAI Tx. After reset, clear the reset bit.

#### **Parameters**

base	SAI base pointer
------	------------------

### 22.4.5.8 void SAI RxReset ( I2S Type \* base )

This function enables the software reset and FIFO reset of SAI Rx. After reset, clear the reset bit.

#### **Parameters**

base	SAI base pointer
------	------------------

### 22.4.5.9 void SAI\_TxEnable ( I2S\_Type \* base, bool enable )

#### **Parameters**

base	SAI base pointer.
enable	True means enable SAI Tx, false means disable.

### 22.4.5.10 void SAI RxEnable ( I2S Type \* base, bool enable )

### **NXP Semiconductors**

**MCUXpresso SDK API Reference Manual** 337

#### **Parameters**

base	SAI base pointer.
enable	True means enable SAI Rx, false means disable.

# 22.4.5.11 static void SAI\_TxSetBitClockDirection ( I2S\_Type \* base, sai\_master\_slave\_t masterSlave ) [inline], [static]

Select bit clock direction, master or slave.

#### **Parameters**

base	SAI base pointer.
masterSlave	reference sai_master_slave_t.

# 22.4.5.12 static void SAI\_RxSetBitClockDirection ( I2S\_Type \* base, sai\_master\_slave\_t masterSlave ) [inline], [static]

Select bit clock direction, master or slave.

#### **Parameters**

base	SAI base pointer.
masterSlave	reference sai_master_slave_t.

# 22.4.5.13 static void SAI\_RxSetFrameSyncDirection ( I2S\_Type \* base, sai\_master\_slave\_t masterSlave ) [inline], [static]

Select frame sync direction, master or slave.

#### **Parameters**

base	SAI base pointer.
masterSlave	reference sai_master_slave_t.

# 22.4.5.14 static void SAI\_TxSetFrameSyncDirection ( I2S\_Type \* base, sai\_master\_slave\_t masterSlave ) [inline], [static]

Select frame sync direction, master or slave.

#### MCUXpresso SDK API Reference Manual

#### **Parameters**

base	SAI base pointer.
masterSlave	reference sai_master_slave_t.

# 22.4.5.15 void SAI\_TxSetBitClockRate ( I2S\_Type \* base, uint32\_t sourceClockHz, uint32\_t sampleRate, uint32\_t bitWidth, uint32\_t channelNumbers )

#### Parameters

base	SAI base pointer.
sourceClockHz	Bit clock source frequency.
sampleRate	Audio data sample rate.
bitWidth	Audio data bitWidth.
channel- Numbers	Audio channel numbers.

# 22.4.5.16 void SAI\_RxSetBitClockRate ( I2S\_Type \* base, uint32\_t sourceClockHz, uint32\_t sampleRate, uint32\_t bitWidth, uint32\_t channelNumbers )

#### Parameters

base	SAI base pointer.
sourceClockHz	Bit clock source frequency.
sampleRate	Audio data sample rate.
bitWidth	Audio data bitWidth.
channel- Numbers	Audio channel numbers.

# 22.4.5.17 void SAI\_TxSetBitclockConfig ( I2S\_Type \* base, sai\_master\_slave\_t masterSlave, sai\_bit\_clock\_t \* config )

#### Parameters

base	SAI base pointer.
masterSlave	master or slave.
config	bit clock other configurations, can be NULL in slave mode.

# 22.4.5.18 void SAI\_RxSetBitclockConfig ( I2S\_Type \* base, sai\_master\_slave\_t masterSlave, sai\_bit\_clock\_t \* config )

#### Parameters

base	SAI base pointer.
masterSlave	master or slave.
config	bit clock other configurations, can be NULL in slave mode.

# 22.4.5.19 void SAI\_SetMasterClockConfig ( I2S\_Type \* base, sai\_master\_clock\_t \* config )

#### **Parameters**

base	SAI base pointer.
config	master clock configurations.

## 22.4.5.20 void SAI\_TxSetFifoConfig ( $I2S_Type * base, sai_fifo_t * config$ )

#### **Parameters**

base	SAI base pointer.
config	fifo configurations.

# $\textbf{22.4.5.21} \quad \textbf{void SAI\_RxSetFifoConfig ( \ \textbf{I2S\_Type} * \textit{base}, \ sai\_fifo\_t * \textit{config} \ )}$

# MCUXpresso SDK API Reference Manual

#### **Parameters**

base	SAI base pointer.
config	fifo configurations.

# 22.4.5.22 void SAI\_TxSetFrameSyncConfig ( I2S\_Type \* base, sai\_master\_slave\_t masterSlave, sai\_frame\_sync\_t \* config )

#### **Parameters**

base	SAI base pointer.
masterSlave	master or slave.
config	frame sync configurations, can be NULL in slave mode.

# 22.4.5.23 void SAI\_RxSetFrameSyncConfig ( I2S\_Type \* base, sai\_master\_slave\_t masterSlave, sai\_frame\_sync\_t \* config )

#### **Parameters**

base	SAI base pointer.
masterSlave	master or slave.
config	frame sync configurations, can be NULL in slave mode.

### 22.4.5.24 void SAI\_TxSetSerialDataConfig ( $I2S_Type * base, sai_serial_data_t * config$ )

#### **Parameters**

base	SAI base pointer.
config	serial data configurations.

# 22.4.5.25 void SAI\_RxSetSerialDataConfig ( $I2S_Type * base, sai_serial_data_t * config$ )

#### **Parameters**

base	SAI base pointer.
config	serial data configurations.

### 22.4.5.26 void SAI\_TxSetConfig ( I2S\_Type \* base, sai\_transceiver\_t \* config )

#### **Parameters**

base	SAI base pointer.
config	transmitter configurations.

### 22.4.5.27 void SAI\_RxSetConfig ( I2S\_Type \* base, sai\_transceiver\_t \* config )

#### **Parameters**

base	SAI base pointer.
config	receiver configurations.

# 22.4.5.28 void SAI\_GetClassicl2SConfig ( sai\_transceiver\_t \* config, sai\_word\_width\_t bitWidth, sai\_mono\_stereo\_t mode, uint32\_t saiChannelMask )

#### Parameters

config	transceiver configurations.
bitWidth	audio data bitWidth.
mode	audio data channel.
saiChannel- Mask	mask value of the channel to be enable.

# 22.4.5.29 void SAI\_GetLeftJustifiedConfig ( sai\_transceiver\_t \* config, sai\_word\_width\_t bitWidth, sai\_mono\_stereo\_t mode, uint32 t saiChannelMask )

#### **Parameters**

config	transceiver configurations.
bitWidth	audio data bitWidth.
mode	audio data channel.
saiChannel- Mask	mask value of the channel to be enable.

# 22.4.5.30 void SAI\_GetRightJustifiedConfig ( sai\_transceiver\_t \* config, sai\_word\_width\_t bitWidth, sai\_mono\_stereo\_t mode, uint32\_t saiChannelMask )

#### Parameters

config	transceiver configurations.
bitWidth	audio data bitWidth.
mode	audio data channel.
saiChannel- Mask	mask value of the channel to be enable.

# 22.4.5.31 void SAI\_GetTDMConfig ( sai\_transceiver\_t \* config, sai\_frame\_sync\_len\_t frameSyncWidth, sai\_word\_width\_t bitWidth, uint32\_t dataWordNum, uint32\_t saiChannelMask )

#### Parameters

config	transceiver configurations.
frameSync- Width	length of frame sync.
bitWidth	audio data word width.
dataWordNum	word number in one frame.
saiChannel- Mask	mask value of the channel to be enable.

22.4.5.32 void SAI\_GetDSPConfig ( sai\_transceiver\_t \* config, sai\_frame\_sync\_len\_t frameSyncWidth, sai\_word\_width\_t bitWidth, sai\_mono\_stereo\_t mode, uint32\_t saiChannelMask )

Note

DSP mode is also called PCM mode which support MODE A and MODE B, DSP/PCM MODE A configuration flow. RX is similar but uses SAI\_RxSetConfig instead of SAI\_TxSetConfig:

DSP/PCM MODE B configuration flow for TX. RX is similar but uses SAI\_RxSetConfig instead of SAI\_TxSetConfig:

#### **Parameters**

config	transceiver configurations.
frameSync- Width	length of frame sync.
bitWidth	audio data bitWidth.
mode	audio data channel.
saiChannel- Mask	mask value of the channel to enable.

# 22.4.5.33 static uint32\_t SAI\_TxGetStatusFlag ( I2S\_Type \* base ) [inline], [static]

#### **Parameters**

base	SAI base pointer
------	------------------

#### Returns

SAI Tx status flag value. Use the Status Mask to get the status value needed.

# 22.4.5.34 static void SAI\_TxClearStatusFlags ( I2S\_Type \* base, uint32\_t mask ) [inline], [static]

#### MCUXpresso SDK API Reference Manual

345

#### **Parameters**

base	SAI base pointer
mask	State mask. It can be a combination of the following source if defined:  • kSAI_WordStartFlag  • kSAI_SyncErrorFlag  • kSAI_FIFOErrorFlag

# 22.4.5.35 static uint32\_t SAI\_RxGetStatusFlag ( I2S\_Type \* base ) [inline], [static]

#### **Parameters**

base	SAI base pointer
------	------------------

#### Returns

SAI Rx status flag value. Use the Status Mask to get the status value needed.

# 22.4.5.36 static void SAI\_RxClearStatusFlags ( I2S\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	SAI base pointer
mask	State mask. It can be a combination of the following sources if defined.  • kSAI_WordStartFlag  • kSAI_SyncErrorFlag  • kSAI_FIFOErrorFlag

### 22.4.5.37 void SAI\_TxSoftwareReset ( I2S\_Type \* base, sai\_reset\_type\_t type )

FIFO reset means clear all the data in the FIFO, and make the FIFO pointer both to 0. Software reset means clear the Tx internal logic, including the bit clock, frame count etc. But software reset will not clear any configuration registers like TCR1~TCR5. This function will also clear all the error flags such as FIFO error, sync error etc.

#### **Parameters**

base	SAI base pointer
type	Reset type, FIFO reset or software reset

### 22.4.5.38 void SAI\_RxSoftwareReset ( I2S\_Type \* base, sai\_reset\_type\_t type )

FIFO reset means clear all the data in the FIFO, and make the FIFO pointer both to 0. Software reset means clear the Rx internal logic, including the bit clock, frame count etc. But software reset will not clear any configuration registers like RCR1~RCR5. This function will also clear all the error flags such as FIFO error, sync error etc.

#### **Parameters**

base	SAI base pointer
type	Reset type, FIFO reset or software reset

### 22.4.5.39 void SAI\_TxSetChannelFIFOMask ( I2S\_Type \* base, uint8\_t mask )

#### **Parameters**

base	SAI base pointer
mask	Channel enable mask, 0 means all channel FIFO disabled, 1 means channel 0 enabled, 3 means both channel 0 and channel 1 enabled.

### 22.4.5.40 void SAI\_RxSetChannelFIFOMask ( I2S\_Type \* base, uint8\_t mask )

#### **Parameters**

base	SAI base pointer
mask	Channel enable mask, 0 means all channel FIFO disabled, 1 means channel 0 enabled,
	3 means both channel 0 and channel 1 enabled.

### 22.4.5.41 void SAI\_TxSetDataOrder ( I2S\_Type \* base, sai\_data\_order\_t order )

# MCUXpresso SDK API Reference Manual

#### **Parameters**

base	SAI base pointer
order	Data order MSB or LSB

### 22.4.5.42 void SAI\_RxSetDataOrder ( I2S\_Type \* base, sai\_data\_order\_t order )

#### **Parameters**

base	SAI base pointer
order	Data order MSB or LSB

# 22.4.5.43 void SAI\_TxSetBitClockPolarity ( I2S\_Type \* base, sai\_clock\_polarity\_t polarity )

#### **Parameters**

base	SAI base pointer
polarity	

# 22.4.5.44 void SAI\_RxSetBitClockPolarity ( I2S\_Type \* base, sai\_clock\_polarity\_t polarity )

### Parameters

base	SAI base pointer
polarity	

# 22.4.5.45 void SAI\_TxSetFrameSyncPolarity ( I2S\_Type \* base, sai\_clock\_polarity\_t polarity )

**MCUXpresso SDK API Reference Manual** 

base	SAI base pointer
polarity	

# 22.4.5.46 void SAI\_RxSetFrameSyncPolarity ( I2S\_Type \* base, sai\_clock\_polarity\_t polarity )

#### **Parameters**

base	SAI base pointer
polarity	

### 22.4.5.47 void SAI\_TxSetFIFOPacking ( I2S\_Type \* base, sai\_fifo\_packing\_t pack )

#### **Parameters**

base	SAI base pointer.
pack	FIFO pack type. It is element of sai_fifo_packing_t.

### 22.4.5.48 void SAI\_RxSetFIFOPacking ( I2S\_Type \* base, sai\_fifo\_packing\_t pack )

#### **Parameters**

base	SAI base pointer.
pack	FIFO pack type. It is element of sai_fifo_packing_t.

# 22.4.5.49 static void SAI\_TxSetFIFOErrorContinue ( I2S\_Type \* base, bool isEnabled ) [inline], [static]

FIFO error continue mode means SAI will keep running while FIFO error occurred. If this feature not enabled, SAI will hang and users need to clear FEF flag in TCSR register.

#### **Parameters**

base	SAI base pointer.
is Enable d	Is FIFO error continue enabled, true means enable, false means disable.

### MCUXpresso SDK API Reference Manual

# 22.4.5.50 static void SAI\_RxSetFIFOErrorContinue ( I2S\_Type \* base, bool isEnabled ) [inline], [static]

FIFO error continue mode means SAI will keep running while FIFO error occurred. If this feature not enabled, SAI will hang and users need to clear FEF flag in RCSR register.

MCUXpresso SDK API Reference Manual

#### **Parameters**

base	SAI base pointer.
isEnabled	Is FIFO error continue enabled, true means enable, false means disable.

# 22.4.5.51 static void SAI\_TxEnableInterrupts ( I2S\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	SAI base pointer
mask	interrupt source The parameter can be a combination of the following sources if defined.  • kSAI_WordStartInterruptEnable  • kSAI_SyncErrorInterruptEnable  • kSAI_FIFOWarningInterruptEnable  • kSAI_FIFORequestInterruptEnable  • kSAI_FIFOErrorInterruptEnable

# 22.4.5.52 static void SAI\_RxEnableInterrupts ( I2S\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	SAI base pointer
mask	interrupt source The parameter can be a combination of the following sources if de-
	fined.
	kSAI_WordStartInterruptEnable
	kSAI_SyncErrorInterruptEnable
	kSAI_FIFOWarningInterruptEnable
	kSAI_FIFORequestInterruptEnable
	kSAI_FIFOErrorInterruptEnable
	-

# 22.4.5.53 static void SAI\_TxDisableInterrupts ( I2S\_Type \* base, uint32\_t mask ) [inline], [static]

# MCUXpresso SDK API Reference Manual

#### Parameters

base	SAI base pointer
mask	<ul> <li>interrupt source The parameter can be a combination of the following sources if defined.</li> <li>kSAI_WordStartInterruptEnable</li> <li>kSAI_SyncErrorInterruptEnable</li> <li>kSAI_FIFOWarningInterruptEnable</li> <li>kSAI_FIFORequestInterruptEnable</li> <li>kSAI_FIFOErrorInterruptEnable</li> </ul>

# 22.4.5.54 static void SAI\_RxDisableInterrupts ( I2S\_Type \* base, uint32\_t mask ) [inline], [static]

#### Parameters

base	SAI base pointer
	interrupt source The parameter can be a combination of the following sources if defined.  • kSAI_WordStartInterruptEnable  • kSAI_SyncErrorInterruptEnable  • kSAI_FIFOWarningInterruptEnable  • kSAI_FIFORequestInterruptEnable  • kSAI_FIFOErrorInterruptEnable

# 22.4.5.55 static void SAI\_TxEnableDMA ( I2S\_Type \* base, uint32\_t mask, bool enable ) [inline], [static]

#### **Parameters**

base	SAI base pointer
mask	DMA source The parameter can be combination of the following sources if defined.  • kSAI_FIFOWarningDMAEnable  • kSAI_FIFORequestDMAEnable

enable	True means enable DMA, false means disable DMA.
--------	---

# 22.4.5.56 static void SAI\_RxEnableDMA ( I2S\_Type \* base, uint32\_t mask, bool enable ) [inline], [static]

#### **Parameters**

base	SAI base pointer
mask	DMA source The parameter can be a combination of the following sources if defined.  • kSAI_FIFOWarningDMAEnable  • kSAI_FIFORequestDMAEnable
enable	True means enable DMA, false means disable DMA.

# 22.4.5.57 static uint32\_t SAI\_TxGetDataRegisterAddress ( I2S\_Type \* base, uint32\_t channel ) [inline], [static]

This API is used to provide a transfer address for the SAI DMA transfer configuration.

#### **Parameters**

base	SAI base pointer.
channel	Which data channel used.

#### Returns

data register address.

# 22.4.5.58 static uint32\_t SAI\_RxGetDataRegisterAddress ( I2S\_Type \* base, uint32\_t channel ) [inline], [static]

This API is used to provide a transfer address for the SAI DMA transfer configuration.

### Parameters

base	SAI base pointer.
channel	Which data channel used.

### MCUXpresso SDK API Reference Manual

353

#### Returns

data register address.

# 22.4.5.59 void SAI\_TxSetFormat ( I2S\_Type \* base, sai\_transfer\_format\_t \* format, uint32 t mclkSourceClockHz, uint32 t bclkSourceClockHz )

**Deprecated** Do not use this function. It has been superceded by SAI\_TxSetConfig

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

#### **Parameters**

base	SAI base pointer.
format	Pointer to the SAI audio data format structure.
mclkSource- ClockHz	SAI master clock source frequency in Hz.
bclkSource- ClockHz	SAI bit clock source frequency in Hz. If the bit clock source is a master clock, this value should equal the masterClockHz.

# 22.4.5.60 void SAI\_RxSetFormat ( I2S\_Type \* base, sai\_transfer\_format\_t \* format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz )

**Deprecated** Do not use this function. It has been superceded by SAI\_RxSetConfig

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

#### **Parameters**

base	SAI base pointer.
format	Pointer to the SAI audio data format structure.
mclkSource- ClockHz	SAI master clock source frequency in Hz.
bclkSource- ClockHz	SAI bit clock source frequency in Hz. If the bit clock source is a master clock, this value should equal the masterClockHz.

# 22.4.5.61 void SAI\_WriteBlocking ( I2S\_Type \* base, uint32\_t channel, uint32\_t bitWidth, uint8\_t \* buffer, uint32\_t size )

#### Note

This function blocks by polling until data is ready to be sent.

#### **Parameters**

base	SAI base pointer.
channel	Data channel used.
bitWidth	How many bits in an audio word; usually 8/16/24/32 bits.
buffer	Pointer to the data to be written.
size	Bytes to be written.

# 22.4.5.62 void SAI\_WriteMultiChannelBlocking ( I2S\_Type \* base, uint32\_t channel, uint32\_t channelMask, uint32\_t bitWidth, uint8\_t \* buffer, uint32\_t size )

#### Note

This function blocks by polling until data is ready to be sent.

#### **Parameters**

base	SAI base pointer.
channel	Data channel used.
channelMask	channel mask.
bitWidth	How many bits in an audio word; usually 8/16/24/32 bits.
buffer	Pointer to the data to be written.
size	Bytes to be written.

# 22.4.5.63 static void SAI\_WriteData ( I2S\_Type \* base, uint32\_t channel, uint32\_t data ) [inline], [static]

#### **Parameters**

base	SAI base pointer.	
channel	Data channel used.	
data	Data needs to be written.	

MCUXpresso SDK API Reference Manual

355

# 22.4.5.64 void SAI\_ReadBlocking ( I2S\_Type \* base, uint32\_t channel, uint32\_t bitWidth, uint8\_t \* buffer, uint32\_t size )

Note

This function blocks by polling until data is ready to be sent.

#### **Parameters**

base	SAI base pointer.	
channel	Data channel used.	
bitWidth	How many bits in an audio word; usually 8/16/24/32 bits.	
buffer	Pointer to the data to be read.	
size Bytes to be read.		

# 22.4.5.65 void SAI\_ReadMultiChannelBlocking ( I2S\_Type \* base, uint32\_t channel, uint32\_t channelMask, uint32\_t bitWidth, uint8\_t \* buffer, uint32\_t size )

Note

This function blocks by polling until data is ready to be sent.

#### **Parameters**

base	AI base pointer.	
channel	Pata channel used.	
channelMask	channel mask.	
bitWidth	How many bits in an audio word; usually 8/16/24/32 bits.	
buffer	Pointer to the data to be read.	
size	Bytes to be read.	

# 22.4.5.66 static uint32\_t SAI\_ReadData ( I2S\_Type \* base, uint32\_t channel ) [inline], [static]

#### **Parameters**

base	SAI base pointer.	
channel Data channel used.		

#### Returns

Data in SAI FIFO.

# 22.4.5.67 void SAI\_TransferTxCreateHandle ( I2S\_Type \* base, sai\_handle\_t \* handle, sai\_transfer\_callback\_t callback, void \* userData )

This function initializes the Tx handle for the SAI Tx transactional APIs. Call this function once to get the handle initialized.

#### **Parameters**

base	SAI base pointer	
handle	SAI handle pointer.	
callback	Pointer to the user callback function.	
userData	userData User parameter passed to the callback function	

# 22.4.5.68 void SAI\_TransferRxCreateHandle ( I2S\_Type \* base, sai\_handle\_t \* handle, sai\_transfer\_callback\_t callback, void \* userData )

This function initializes the Rx handle for the SAI Rx transactional APIs. Call this function once to get the handle initialized.

#### **Parameters**

base	SAI base pointer.	
handle	AI handle pointer.	
callback	Pointer to the user callback function.	
userData	userData User parameter passed to the callback function.	

# 22.4.5.69 void SAI\_TransferTxSetConfig ( I2S\_Type \* base, sai\_handle\_t \* handle, sai\_transceiver\_t \* config )

This function initializes the Tx, include bit clock, frame sync, master clock, serial data and fifo configurations.

MCUXpresso SDK API Reference Manual

357

#### **Parameters**

base	SAI base pointer.	
handle	SAI handle pointer.	
config tranmitter configurations.		

# 22.4.5.70 void SAI\_TransferRxSetConfig ( I2S\_Type \* base, sai\_handle\_t \* handle, sai\_transceiver\_t \* config )

This function initializes the Rx, include bit clock, frame sync, master clock, serial data and fifo configurations.

#### **Parameters**

base	SAI base pointer.	
handle	SAI handle pointer.	
config	config receiver configurations.	

# 22.4.5.71 status\_t SAI\_TransferTxSetFormat ( I2S\_Type \* base, sai\_handle\_t \* handle, sai\_transfer\_format\_t \* format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz )

**Deprecated** Do not use this function. It has been superceded by SAI\_TransferTxSetConfig

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

#### **Parameters**

base	base pointer.	
handle	SAI handle pointer.	
format	inter to the SAI audio data format structure.	
mclkSource- ClockHz	SAI master clock source frequency in Hz.	
bclkSource- ClockHz	SAI bit clock source frequency in Hz. If a bit clock source is a master clock, the value should equal the masterClockHz in format.	

#### Returns

Status of this function. Return value is the status t.

NXP Semiconductors

### MCUXpresso SDK API Reference Manual

#### 22.4.5.72 status\_t SAI\_TransferRxSetFormat ( I2S\_Type \* base, sai\_handle\_t \* handle, sai\_transfer\_format\_t \* format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz )

**Deprecated** Do not use this function. It has been superceded by SAI\_TransferRxSetConfig

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

#### **Parameters**

base	SAI base pointer.	
handle	AI handle pointer.	
format	Pointer to the SAI audio data format structure.	
mclkSource- ClockHz	SAI master clock source frequency in Hz.	
bclkSource- ClockHz	SAI bit clock source frequency in Hz. If a bit clock source is a master clock, this value should equal the masterClockHz in format.	

#### Returns

Status of this function. Return value is one of status t.

### 22.4.5.73 status\_t SAI\_TransferSendNonBlocking ( I2S\_Type \* base, sai\_handle\_t \* handle, sai\_transfer\_t \* xfer )

#### Note

This API returns immediately after the transfer initiates. Call the SAI TxGetTransferStatusIRQ to poll the transfer status and check whether the transfer is finished. If the return status is not kStatus\_-SAI\_Busy, the transfer is finished.

#### **Parameters**

base	SAI base pointer.	
handle	Pointer to the sai_handle_t structure which stores the transfer state.	
xfer	Pointer to the sai_transfer_t structure.	

#### Return values

kStatus_Success	Successfully started the data receive.
kStatus_SAI_TxBusy	Previous receive still not finished.
kStatus_InvalidArgument	The input parameter is invalid.

# 22.4.5.74 status\_t SAI\_TransferReceiveNonBlocking ( I2S\_Type \* base, sai\_handle\_t \* handle, sai\_transfer\_t \* xfer )

#### Note

This API returns immediately after the transfer initiates. Call the SAI\_RxGetTransferStatusIRQ to poll the transfer status and check whether the transfer is finished. If the return status is not kStatus\_-SAI\_Busy, the transfer is finished.

#### Parameters

base	SAI base pointer
handle	Pointer to the sai_handle_t structure which stores the transfer state.
xfer	Pointer to the sai_transfer_t structure.

### Return values

kStatus_Success	Successfully started the data receive.
kStatus_SAI_RxBusy	Previous receive still not finished.
kStatus_InvalidArgument	The input parameter is invalid.

# 22.4.5.75 status\_t SAI\_TransferGetSendCount ( I2S\_Type \* base, sai\_handle\_t \* handle, size\_t \* count )

#### **Parameters**

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure which stores the transfer state.
count	Bytes count sent.

#### Return values

kStatus_Success	Succeed get the transfer count.
kStatus_NoTransferIn- Progress	There is not a non-blocking transaction currently in progress.

# 22.4.5.76 status\_t SAI\_TransferGetReceiveCount ( I2S\_Type \* base, sai\_handle\_t \* handle, size\_t \* count )

#### **Parameters**

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure which stores the transfer state.
count	Bytes count received.

#### Return values

kStatus_Success	Succeed get the transfer count.
kStatus_NoTransferIn-	There is not a non-blocking transaction currently in progress.
Progress	

# 22.4.5.77 void SAI\_TransferAbortSend ( I2S\_Type \* base, sai\_handle\_t \* handle )

Note

This API can be called any time when an interrupt non-blocking transfer initiates to abort the transfer early.

#### **Parameters**

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure which stores the transfer state.

### 22.4.5.78 void SAI\_TransferAbortReceive ( I2S\_Type \* base, sai\_handle\_t \* handle )

Note

This API can be called when an interrupt non-blocking transfer initiates to abort the transfer early.

361

#### **Parameters**

base	SAI base pointer
handle	Pointer to the sai_handle_t structure which stores the transfer state.

### 22.4.5.79 void SAI\_TransferTerminateSend ( I2S\_Type \* base, sai\_handle\_t \* handle )

This function will clear all transfer slots buffered in the sai queue. If users only want to abort the current transfer slot, please call SAI\_TransferAbortSend.

#### **Parameters**

base	SAI base pointer.
handle	SAI eDMA handle pointer.

### 22.4.5.80 void SAI\_TransferTerminateReceive ( I2S\_Type \* base, sai\_handle\_t \* handle )

This function will clear all transfer slots buffered in the sai queue. If users only want to abort the current transfer slot, please call SAI\_TransferAbortReceive.

#### Parameters

base	SAI base pointer.
handle	SAI eDMA handle pointer.

## 22.4.5.81 void SAI\_TransferTxHandleIRQ ( $I2S_Type * base$ , $sai_handle_t * handle$ )

#### **Parameters**

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure.

### 22.4.5.82 void SAI\_TransferRxHandleIRQ ( I2S\_Type \* base, sai\_handle\_t \* handle )

### Parameters

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure.

# Chapter 23

# SDMA: Smart Direct Memory Access (SDMA) Controller Driver

#### **Overview**

The MCUXpresso SDK provides a peripheral driver for the Smart Direct Memory Access (SDMA) of devices.

### Typical use case

### 23.2.1 SDMA Operation

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/sdma

#### **Data Structures**

struct sdma\_config\_t

SDMA global configuration structure. More...

struct sdma\_multi\_fifo\_config\_t

SDMA multi fifo configurations. More...

• struct sdma\_sw\_done\_config\_t

SDMA sw done configurations. More...

• struct sdma\_p2p\_config\_t

SDMA peripheral to peripheral R7 config. More...

struct sdma\_transfer\_config\_t

SDMA transfer configuration. More...

struct sdma\_buffer\_descriptor\_t

SDMA buffer descriptor structure. More...

struct sdma\_channel\_control\_t

SDMA channel control descriptor structure. More...

struct sdma\_context\_data\_t

SDMA context structure for each channel. More...

struct sdma handle t

SDMA transfer handle structure. More...

## **Typedefs**

 typedef void(\* sdma\_callback )(struct \_sdma\_handle \*handle, void \*userData, bool transferDone, uint32\_t bdIndex)

Define callback function for SDMA.

### Typical use case

#### **Enumerations**

```
enum sdma_transfer_size_t {
 kSDMA TransferSize1Bytes = 0x1U,
 kSDMA TransferSize2Bytes = 0x2U,
 kSDMA_TransferSize3Bytes = 0x3U,
 kSDMA TransferSize4Bytes = 0x0U }
    SDMA transfer configuration.
enum sdma_bd_status_t {
 kSDMA\_BDStatusDone = 0x1U,
 kSDMA_BDStatusWrap = 0x2U,
 kSDMA_BDStatusContinuous = 0x4U,
 kSDMA BDStatusInterrupt = 0x8U,
 kSDMA_BDStatusError = 0x10U,
 kSDMA_BDStatusLast,
 kSDMA BDStatusExtend = 0x80U }
    SDMA buffer descriptor status.
enum sdma_bd_command_t {
 kSDMA\_BDCommandSETDM = 0x1U,
 kSDMA BDCommandGETDM = 0x2U,
 kSDMA\_BDCommandSETPM = 0x4U,
 kSDMA\_BDCommandGETPM = 0x6U,
 kSDMA\_BDCommandSETCTX = 0x7U,
 kSDMA BDCommandGETCTX = 0x3U }
    SDMA buffer descriptor command.
enum sdma_context_switch_mode_t {
 kSDMA\_ContextSwitchModeStatic = 0x0U,
 kSDMA_ContextSwitchModeDynamicLowPower,
 kSDMA_ContextSwitchModeDynamicWithNoLoop,
 kSDMA ContextSwitchModeDynamic }
    SDMA context switch mode.
enum sdma_clock_ratio_t {
 kSDMA_HalfARMClockFreq = 0x0U,
 kSDMA ARMClockFreq }
    SDMA core clock frequency ratio to the ARM DMA interface.
enum sdma_transfer_type_t {
 kSDMA\_MemoryToMemory = 0x0U,
 kSDMA PeripheralToMemory,
 kSDMA_MemoryToPeripheral,
 kSDMA_PeripheralToPeripheral }
    SDMA transfer type.
enum sdma_peripheral_t {
```

365

```
kSDMA PeripheralTypeMemory = 0x0,
 kSDMA_PeripheralTypeUART,
 kSDMA_PeripheralTypeUART_SP,
 kSDMA_PeripheralTypeSPDIF,
 kSDMA_PeripheralNormal,
 kSDMA_PeripheralNormal_SP,
 kSDMA_PeripheralMultiFifoPDM,
 kSDMA_PeripheralMultiFifoSaiRX,
 kSDMA PeripheralMultiFifoSaiTX,
 kSDMA_PeripheralASRCM2P,
 kSDMA_PeripheralASRCP2M,
 kSDMA_PeripheralASRCP2P }
    Peripheral type use SDMA.
• enum {
 kStatus_SDMA_ERROR = MAKE_STATUS(kStatusGroup_SDMA, 0),
 kStatus_SDMA_Busy = MAKE_STATUS(kStatusGroup_SDMA, 1) }
    _sdma_transfer_status SDMA transfer status

    enum {

 kSDMA_MultiFifoWatermarkLevelMask = 0xFFFU,
 kSDMA_MultiFifoNumsMask = 0xFU,
 kSDMA MultiFifoOffsetMask = 0xFU,
 kSDMA MultiFifoSwDoneMask = 0x1U,
 kSDMA_MultiFifoSwDoneSelectorMask = 0xFU }
    _sdma_multi_fifo_mask SDMA multi fifo mask
• enum {
 kSDMA_MultiFifoWatermarkLevelShift = 0U,
 kSDMA MultiFifoNumsShift = 12U,
 kSDMA_MultiFifoOffsetShift = 16U,
 kSDMA_MultiFifoSwDoneShift = 23U,
 kSDMA_MultiFifoSwDoneSelectorShift = 24U }
    _sdma_multi_fifo_shift SDMA multi fifo shift
• enum {
 kSDMA_DoneChannel0 = 0U,
 kSDMA DoneChannel1 = 1U,
 kSDMA_DoneChannel2 = 2U,
 kSDMA_DoneChannel3 = 3U,
 kSDMA_DoneChannel4 = 4U,
 kSDMA DoneChannel5 = 5U,
 kSDMA DoneChannel6 = 6U,
 kSDMA_DoneChannel7 = 7U }
    _sdma_done_channel SDMA done channel
enum sdma_done_src_t {
```

#### Typical use case

```
kSDMA DoneSrcSW = 0U.
kSDMA DoneSrcHwEvent0U = 1U,
kSDMA DoneSrcHwEvent1U = 2U,
kSDMA_DoneSrcHwEvent2U = 3U,
kSDMA DoneSrcHwEvent3U = 4U,
kSDMA DoneSrcHwEvent4U = 5U,
kSDMA_DoneSrcHwEvent5U = 6U,
kSDMA_DoneSrCHwEvent6U = 7U,
kSDMA DoneSrcHwEvent7U = 8U,
kSDMA DoneSrcHwEvent8U = 9U,
kSDMA_DoneSrcHwEvent9U = 10U,
kSDMA DoneSrcHwEvent10U = 11U,
kSDMA DoneSrcHwEvent11U = 12U,
kSDMA DoneSrcHwEvent12U = 13U,
kSDMA_DoneSrcHwEvent13U = 14U,
kSDMA DoneSrcHwEvent14U = 15U,
kSDMA DoneSrcHwEvent15U = 16U,
kSDMA_DoneSrcHwEvent16U = 17U,
kSDMA_DoneSrcHwEvent17U = 18U,
kSDMA DoneSrcHwEvent18U = 19U,
kSDMA_DoneSrcHwEvent19U = 20U,
kSDMA DoneSrcHwEvent20U = 21U,
kSDMA_DoneSrcHwEvent21U = 22U,
kSDMA DoneSrcHwEvent22U = 23U,
kSDMA DoneSrcHwEvent23U = 24U,
kSDMA_DoneSrcHwEvent24U = 25U,
kSDMA_DoneSrcHwEvent25U = 26U,
kSDMA DoneSrcHwEvent26U = 27U,
kSDMA DoneSrcHwEvent27U = 28U,
kSDMA DoneSrcHwEvent28U = 29U,
kSDMA_DoneSrcHwEvent29U = 30U,
kSDMA DoneSrcHwEvent30U = 31U,
kSDMA DoneSrcHwEvent31U = 32U }
  SDMA done source.
```

### **Driver version**

• #define FSL\_SDMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 3, 2)) SDMA driver version.

#### SDMA initialization and de-initialization

- void SDMA\_Init (SDMAARM\_Type \*base, const sdma\_config\_t \*config)

  Initializes the SDMA peripheral.
- void SDMA\_Deinit (SDMAARM\_Type \*base)
   Deinitializes the SDMA peripheral.

#### MCUXpresso SDK API Reference Manual

- void SDMA\_GetDefaultConfig (sdma\_config\_t \*config)
  - Gets the SDMA default configuration structure.
- void SDMA\_ResetModule (SDMAARM\_Type \*base)

Sets all SDMA core register to reset status.

### **SDMA Channel Operation**

- static void SDMA\_EnableChannelErrorInterrupts (SDMAARM\_Type \*base, uint32\_t channel) Enables the interrupt source for the SDMA error.
- static void SDMA\_DisableChannelErrorInterrupts (SDMAARM\_Type \*base, uint32\_t channel) Disables the interrupt source for the SDMA error.

### **SDMA Buffer Descriptor Operation**

• void SDMA\_ConfigBufferDescriptor (sdma\_buffer\_descriptor\_t \*bd, uint32\_t srcAddr, uint32\_t destAddr, sdma\_transfer\_size\_t busWidth, size\_t bufferSize, bool isLast, bool enableInterrupt, bool isWrap, sdma\_transfer\_type\_t type)

Sets buffer descriptor contents.

### **SDMA Channel Transfer Operation**

static void SDMA\_SetChannelPriority (SDMAARM\_Type \*base, uint32\_t channel, uint8\_t priority)

Set SDMA channel priority.

static void SDMA\_SetSourceChannel (SDMAARM\_Type \*base, uint32\_t source, uint32\_t channel-Mask)

Set SDMA request source mapping channel.

- static void SDMA\_StartChannelSoftware (SDMAARM\_Type \*base, uint32\_t channel)
  - Start a SDMA channel by software trigger.
- static void SDMA\_StartChannelEvents (SDMAARM\_Type \*base, uint32\_t channel) Start a SDMA channel by hardware events.
- static void SDMA\_StopChannel (SDMAARM\_Type \*base, uint32\_t channel) Stop a SDMA channel.
- void SDMA\_SetContextSwitchMode (SDMAARM\_Type \*base, sdma\_context\_switch\_mode\_t mode)

Set the SDMA context switch mode.

## **SDMA Channel Status Operation**

- static uint32\_t SDMA\_GetChannelInterruptStatus (SDMAARM\_Type \*base) Gets the SDMA interrupt status of all channels.
- static void SDMA\_ClearChannelInterruptStatus (SDMAARM\_Type \*base, uint32\_t mask) Clear the SDMA channel interrupt status of specific channels.
- static uint32\_t SDMA\_GetChannelStopStatus (SDMAARM\_Type \*base)

Gets the SDMA stop status of all channels.

- static void SDMA\_ClearChannelStopStatus (SDMAARM\_Type \*base, uint32\_t mask)
- Clear the SDMA channel stop status of specific channels.
   static uint32\_t SDMA\_GetChannelPendStatus (SDMAARM\_Type \*base)
  - tic uint32\_t SDMA\_GetChannelPendStatus (SDMAARM\_Type \*base Gets the SDMA channel pending status of all channels.
- static void SDMA\_ClearChannelPendStatus (SDMAARM\_Type \*base, uint32\_t mask)

MCUXpresso SDK API Reference Manual

### Typical use case

Clear the SDMA channel pending status of specific channels.

• static uint32\_t SDMA\_GetErrorStatus (SDMAARM\_Type \*base)

Gets the SDMA channel error status.

• bool SDMA\_GetRequestSourceStatus (SDMAARM\_Type \*base, uint32\_t source)

Gets the SDMA request source pending status.

### **SDMA Transactional Operation**

• void SDMA\_CreateHandle (sdma\_handle\_t \*handle, SDMAARM\_Type \*base, uint32\_t channel, sdma\_context\_data\_t \*context)

Creates the SDMA handle.

• void SDMA\_InstallBDMemory (sdma\_handle\_t \*handle, sdma\_buffer\_descriptor\_t \*BDPool, uint32\_t BDCount)

Installs the BDs memory pool into the SDMA handle.

- void SDMA\_SetCallback (sdma\_handle\_t \*handle, sdma\_callback callback, void \*userData)

  Installs a callback function for the SDMA transfer.
- void SDMA\_SetMultiFifoConfig (sdma\_transfer\_config\_t \*config, uint32\_t fifoNums, uint32\_t fifoOffset)

multi fifo configurations.

• void SDMA\_EnableSwDone (SDMAARM\_Type \*base, sdma\_transfer\_config\_t \*config, uint8\_t sel, sdma\_peripheral\_t type)

enable sdma sw done feature.

• void SDMA\_SetDoneConfig (SDMAARM\_Type \*base, sdma\_transfer\_config\_t \*config, sdma\_peripheral\_t type, sdma\_done\_src\_t doneSrc)

sdma channel done configurations.

void SDMA\_LoadScript (SDMAARM\_Type \*base, uint32\_t destAddr, void \*srcAddr, size\_-t bufferSizeBytes)

load script to sdma program memory.

• void SDMA\_DumpScript (SDMAARM\_Type \*base, uint32\_t srcAddr, void \*destAddr, size\_t bufferSizeBytes)

dump script from sdma program memory.

• void SDMA\_PrepareTransfer (sdma\_transfer\_config\_t \*config, uint32\_t srcAddr, uint32\_t dest-Addr, uint32\_t srcWidth, uint32\_t destWidth, uint32\_t bytesEachRequest, uint32\_t transferSize, uint32\_t eventSource, sdma\_peripheral\_t peripheral, sdma\_transfer\_type\_t type)

Prepares the SDMA transfer structure.

void SDMA\_PrepareP2PTransfer (sdma\_transfer\_config\_t \*config, uint32\_t srcAddr, uint32\_t dest-Addr, uint32\_t srcWidth, uint32\_t destWidth, uint32\_t bytesEachRequest, uint32\_t transferSize, uint32\_t eventSource, uint32\_t eventSource1, sdma\_peripheral\_t peripheral, sdma\_p2p\_config\_t \*p2p)

Prepares the SDMA P2P transfer structure.

- void SDMA\_SubmitTransfer (sdma\_handle\_t \*handle, const sdma\_transfer\_config\_t \*config)

  Submits the SDMA transfer request.
- void SDMA StartTransfer (sdma handle t \*handle)

SDMA starts transfer.

• void SDMA\_StopTransfer (sdma\_handle\_t \*handle)

SDMA stops transfer.

void SDMA\_AbortTransfer (sdma\_handle\_t \*handle)

SDMA aborts transfer.

• uint32 t SDMA GetTransferredBytes (sdma handle t \*handle)

Get transferred bytes while not using BD pools.

#### MCUXpresso SDK API Reference Manual

#### **Data Structure Documentation**

369

- bool SDMA\_IsPeripheralInSPBA (uint32\_t addr)
  - Judge if address located in SPBA.
- void SDMA\_HandleIRQ (sdma\_handle\_t \*handle)

SDMA IRQ handler for complete a buffer descriptor transfer.

#### **Data Structure Documentation**

### 23.3.1 struct sdma\_config\_t

#### **Data Fields**

- bool enableRealTimeDebugPin
  - If enable real-time debug pin, default is closed to reduce power consumption.
- bool isSoftwareResetClearLock
  - If software reset clears the LOCK bit which prevent writing SDMA scripts into SDMA.
- sdma\_clock\_ratio\_t ratio
  - SDMA core clock ratio to ARM platform DMA interface.

#### 23.3.1.0.0.25 Field Documentation

- 23.3.1.0.0.25.1 bool sdma config t::enableRealTimeDebugPin
- 23.3.1.0.0.25.2 bool sdma\_config\_t::isSoftwareResetClearLock
- 23.3.2 struct sdma multi fifo config t

#### **Data Fields**

- uint8 t fifoNums
  - fifo numbers
- uint8\_t fifoOffset

offset between multi fifo data register address

### 23.3.3 struct sdma\_sw\_done\_config\_t

#### **Data Fields**

- bool enableSwDone
  - true is enable sw done, false is disable
- uint8 t swDoneSel
  - sw done channel number per peripheral type

#### **Data Structure Documentation**

### 23.3.4 struct sdma\_p2p\_config\_t

#### **Data Fields**

• uint8 t sourceWatermark

lower watermark value

• uint8 t destWatermark

higher water makr value

• bool continuous Transfer

0: the amount of samples to be transferred is equal to the cont field of mode word 1: the amount of samples to be transferred is unknown and script will keep on transferring as long as both events are detected and script must be stopped by application.

#### 23.3.4.0.0.26 Field Documentation

#### 23.3.4.0.0.26.1 bool sdma p2p config t::continuousTransfer

### 23.3.5 struct sdma\_transfer\_config\_t

This structure configures the source/destination transfer attribute.

#### **Data Fields**

• uint32\_t srcAddr

Source address of the transfer.

• uint32 t destAddr

Destination address of the transfer.

• sdma transfer size t srcTransferSize

Source data transfer size.

• sdma\_transfer\_size\_t destTransferSize

Destination data transfer size.

• uint32\_t bytesPerRequest

Bytes to transfer in a minor loop.

• uint32\_t transferSzie

Bytes to transfer for this descriptor.

• uint32\_t scriptÅddr

SDMA script address located in SDMA ROM.

• uint32 t eventSource

Event source number for the channel.

• uint32 t eventSource1

event source 1

• bool isEventIgnore

True means software trigger, false means hardware trigger.

• bool isSoftTriggerIgnore

If ignore the HE bit, 1 means use hardware events trigger, 0 means software trigger.

sdma\_transfer\_type\_t type

Transfer type, transfer type used to decide the SDMA script.

sdma\_multi\_fifo\_config\_t multiFifo

371

- multi fifo configurationssdma\_sw\_done\_config\_t swDonesw done selector
- uint32\_t watermarkLevel

watermark level

• uint32\_t eventMask0

event mask 0

• uint32\_t eventMask1

event mask 1

#### 23.3.5.0.0.27 Field Documentation

```
23.3.5.0.0.27.1 sdma_transfer_size_t sdma_transfer_config_t::srcTransferSize
```

0 means no event, use software trigger

```
23.3.5.0.0.27.5 sdma_transfer_type_t sdma_transfer_config_t::type
```

### 23.3.6 struct sdma\_buffer\_descriptor\_t

This structure is a buffer descriptor, this structure describes the buffer start address and other options

#### **Data Fields**

- uint32\_t count: 16
  - Bytes of the buffer length for this buffer descriptor.
- uint32\_t status: 8
  - E,R,I,C,W,D status bits stored here.
- uint32 t command: 8
  - command mostlky used for channel 0
- uint32\_t bufferAddr
  - Buffer start address for this descriptor.
- uint32\_t extendBufferAddr

External buffer start address, this is an optional for a transfer.

#### **Data Structure Documentation**

23.3.6.0.0.28 Field Documentation

23.3.6.0.0.28.1 uint32\_t sdma\_buffer\_descriptor\_t::count

23.3.6.0.0.28.2 uint32\_t sdma\_buffer\_descriptor\_t::bufferAddr

23.3.6.0.0.28.3 uint32\_t sdma\_buffer\_descriptor\_t::extendBufferAddr

#### 23.3.7 struct sdma channel control t

#### **Data Fields**

• uint32\_t currentBDAddr

Address of current buffer descriptor processed.

• uint32 t baseBDAddr

The start address of the buffer descriptor array.

• uint32\_t channelDesc

Optional for transfer.

• uint32 t status

Channel status.

#### 23.3.8 struct sdma context data t

This structure can be load into SDMA core, with this structure, SDMA scripts can start work.

#### **Data Fields**

• uint32\_t GeneralReg [8] 8 general regsiters used for SDMA RISC core

### 23.3.9 struct sdma\_handle\_t

#### **Data Fields**

sdma\_callback callback

Callback function for major count exhausted.

void \* userData

Callback function parameter.

SDMAARM\_Type \* base

SDMA peripheral base address.

• sdma\_buffer\_descriptor\_t \* BDPool

Pointer to memory stored BD arrays.

• uint32\_t bdCount

How many buffer descriptor.

• uint32\_t bdIndex

How many buffer descriptor.

• uint32\_t eventSource

Event source count for the channel.

• uint32\_t eventSource1

Event source 1 count for the channel.

sdma\_context\_data\_t \* context

Channel context to exectute in SDMA.

• uint8 t channel

SDMA channel number.

• uint8\_t priority

SDMA channel priority.

uint8\_t flags

The status of the current channel.

#### 23.3.9.0.0.29 Field Documentation

23.3.9.0.0.29.1 sdma\_callback sdma handle t::callback

23.3.9.0.0.29.2 void\* sdma handle t::userData

23.3.9.0.0.29.3 SDMAARM\_Type\* sdma\_handle\_t::base

23.3.9.0.0.29.4 sdma\_buffer\_descriptor\_t\* sdma\_handle\_t::BDPool

23.3.9.0.0.29.5 uint8\_t sdma\_handle\_t::channel

23.3.9.0.0.29.6 uint8 t sdma handle t::flags

#### **Macro Definition Documentation**

23.4.1 #define FSL SDMA DRIVER VERSION (MAKE\_VERSION(2, 3, 2))

Version 2.3.2.

### **Typedef Documentation**

23.5.1 typedef void(\* sdma\_callback)(struct \_sdma\_handle \*handle, void \*userData, bool transferDone, uint32 t bdlndex)

### **Enumeration Type Documentation**

23.6.1 enum sdma\_transfer\_size\_t

#### Enumerator

kSDMA\_TransferSize1Bytes
 kSDMA\_TransferSize2Bytes
 kSDMA\_TransferSize3Bytes
 kSDMA\_TransferSize4Bytes
 Source/Destination data transfer size is 2 bytes every time.
 kSDMA\_TransferSize4Bytes
 Source/Destination data transfer size is 3 bytes every time.
 Source/Destination data transfer size is 4 bytes every time.

#### MCUXpresso SDK API Reference Manual

#### **Enumeration Type Documentation**

### 23.6.2 enum sdma\_bd\_status\_t

#### Enumerator

**kSDMA\_BDStatusDone** BD ownership, 0 means ARM core owns the BD, while 1 means SDMA owns BD.

**kSDMA\_BDStatusWrap** While this BD is last one, the next BD will be the first one.

**kSDMA\_BDStatusContinuous** Buffer is allowed to transfer/receive to/from multiple buffers.

kSDMA\_BDStatusInterrupt While this BD finished, send an interrupt.

kSDMA\_BDStatusError Error occurred on buffer descriptor command.

**kSDMA\_BDStatusLast** This BD is the last BD in this array. It means the transfer ended after this buffer

kSDMA\_BDStatusExtend Buffer descriptor extend status for SDMA scripts.

### 23.6.3 enum sdma\_bd\_command\_t

#### Enumerator

**kSDMA\_BDCommandSETDM** Load SDMA data memory from ARM core memory buffer.

**kSDMA\_BDCommandGETDM** Copy SDMA data memory to ARM core memory buffer.

**kSDMA\_BDCommandSETPM** Load SDMA program memory from ARM core memory buffer.

**kSDMA BDCommandGETPM** Copy SDMA program memory to ARM core memory buffer.

**kSDMA\_BDCommandSETCTX** Load context for one channel into SDMA RAM from ARM platform memory buffer.

**kSDMA\_BDCommandGETCTX** Copy context for one channel from SDMA RAM to ARM platform memory buffer.

### 23.6.4 enum sdma context switch mode t

#### Enumerator

kSDMA\_ContextSwitchModeStatic SDMA context switch mode static.

**kSDMA\_ContextSwitchModeDynamicLowPower** SDMA context switch mode dynamic with low power.

**kSDMA\_ContextSwitchModeDynamicWithNoLoop** SDMA context switch mode dynamic with no loop.

kSDMA\_ContextSwitchModeDynamic SDMA context switch mode dynamic.

### 23.6.5 enum sdma\_clock\_ratio\_t

#### Enumerator

kSDMA\_HalfARMClockFreq SDMA core clock frequency half of ARM platform.

#### MCUXpresso SDK API Reference Manual

kSDMA\_ARMClockFreq SDMA core clock frequency equals to ARM platform.

### 23.6.6 enum sdma\_transfer\_type\_t

#### Enumerator

**kSDMA\_MemoryToMemory** Transfer from memory to memory.

**kSDMA\_PeripheralToMemory** Transfer from peripheral to memory.

**kSDMA\_MemoryToPeripheral** Transfer from memory to peripheral.

kSDMA\_PeripheralToPeripheral Transfer from peripheral to peripheral.

### 23.6.7 enum sdma\_peripheral\_t

#### Enumerator

**kSDMA\_PeripheralTypeMemory** Peripheral DDR memory.

kSDMA\_PeripheralTypeUART UART use SDMA.

kSDMA\_PeripheralTypeUART\_SP UART instance in SPBA use SDMA.

*kSDMA\_PeripheralTypeSPDIF* SPDIF use SDMA.

kSDMA\_PeripheralNormal Normal peripheral use SDMA.

kSDMA\_PeripheralNormal\_SP Normal peripheral in SPBA use SDMA.

kSDMA\_PeripheralMultiFifoPDM multi fifo PDM

kSDMA\_PeripheralMultiFifoSaiRX multi fifo sai rx use SDMA

kSDMA\_PeripheralMultiFifoSaiTX multi fifo sai tx use SDMA

kSDMA\_PeripheralASRCM2P asrc m2p

kSDMA\_PeripheralASRCP2M asrc p2m

kSDMA PeripheralASRCP2P asrc p2p

### 23.6.8 anonymous enum

#### Enumerator

kStatus\_SDMA\_ERROR SDMA context error.

kStatus\_SDMA\_Busy Channel is busy and can't handle the transfer request.

### 23.6.9 anonymous enum

#### Enumerator

kSDMA\_MultiFifoWatermarkLevelMask multi fifo watermark level mask

kSDMA\_MultiFifoNumsMask multi fifo nums mask

kSDMA\_MultiFifoOffsetMask multi fifo offset mask

#### MCUXpresso SDK API Reference Manual

#### **Enumeration Type Documentation**

kSDMA\_MultiFifoSwDoneMask multi fifo sw done mask
kSDMA\_MultiFifoSwDoneSelectorMask multi fifo sw done selector mask

### 23.6.10 anonymous enum

#### Enumerator

kSDMA\_MultiFifoWatermarkLevelShift multi fifo watermark level shift
kSDMA\_MultiFifoNumsShift multi fifo nums shift
kSDMA\_MultiFifoOffsetShift multi fifo offset shift
kSDMA\_MultiFifoSwDoneShift multi fifo sw done shift
kSDMA\_MultiFifoSwDoneSelectorShift multi fifo sw done selector shift

### 23.6.11 anonymous enum

#### Enumerator

kSDMA\_DoneChannel0
 kSDMA\_DoneChannel1
 kSDMA\_DoneChannel2
 kSDMA\_DoneChannel3
 kSDMA\_DoneChannel3
 kSDMA\_DoneChannel4
 kSDMA\_DoneChannel5
 kSDMA\_DoneChannel5
 kSDMA\_DoneChannel6
 kSDMA\_DoneChannel7
 SDMA done channel 5.
 SDMA done channel 6.
 SDMA done channel 7.

### 23.6.12 enum sdma\_done\_src\_t

#### Enumerator

kSDMA\_DoneSrcHwEvent0U HW event 0 is used for DONE event.
kSDMA\_DoneSrcHwEvent1U HW event 1 is used for DONE event.
kSDMA\_DoneSrcHwEvent2U HW event 2 is used for DONE event.
kSDMA\_DoneSrcHwEvent3U HW event 3 is used for DONE event.
kSDMA\_DoneSrcHwEvent4U HW event 4 is used for DONE event.
kSDMA\_DoneSrcHwEvent5U HW event 5 is used for DONE event.
kSDMA\_DoneSrcHwEvent6U HW event 6 is used for DONE event.
kSDMA\_DoneSrcHwEvent7U HW event 7 is used for DONE event.
kSDMA\_DoneSrcHwEvent8U HW event 8 is used for DONE event.
kSDMA\_DoneSrcHwEvent9U HW event 9 is used for DONE event.
kSDMA\_DoneSrcHwEvent10U HW event 10 is used for DONE event.
kSDMA\_DoneSrcHwEvent10U HW event 11 is used for DONE event.
kSDMA\_DoneSrcHwEvent11U HW event 11 is used for DONE event.

### MCUXpresso SDK API Reference Manual

```
kSDMA DoneSrcHwEvent12U HW event 12 is used for DONE event.
kSDMA DoneSrcHwEvent13U HW event 13 is used for DONE event.
kSDMA DoneSrcHwEvent14U HW event 14 is used for DONE event.
kSDMA_DoneSrcHwEvent15U HW event 15 is used for DONE event.
kSDMA DoneSrcHwEvent16U HW event 16 is used for DONE event.
kSDMA DoneSrcHwEvent17U HW event 17 is used for DONE event.
kSDMA_DoneSrcHwEvent18U HW event 18 is used for DONE event.
kSDMA_DoneSrcHwEvent19U HW event 19 is used for DONE event.
kSDMA DoneSrcHwEvent20U HW event 20 is used for DONE event.
kSDMA_DoneSrcHwEvent21U HW event 21 is used for DONE event.
kSDMA DoneSrcHwEvent22U HW event 22 is used for DONE event.
kSDMA DoneSrcHwEvent23U HW event 23 is used for DONE event.
kSDMA DoneSrcHwEvent24U HW event 24 is used for DONE event.
kSDMA DoneSrcHwEvent25U HW event 25 is used for DONE event.
kSDMA_DoneSrcHwEvent26U HW event 26 is used for DONE event.
kSDMA DoneSrcHwEvent27U HW event 27 is used for DONE event.
kSDMA DoneSrcHwEvent28U HW event 28 is used for DONE event.
kSDMA_DoneSrcHwEvent29U HW event 29 is used for DONE event.
kSDMA_DoneSrcHwEvent30U HW event 30 is used for DONE event.
kSDMA DoneSrcHwEvent31U HW event 31 is used for DONE event.
```

### 23.7.1 void SDMA\_Init ( SDMAARM\_Type \* base, const sdma\_config\_t \* config\_)

This function ungates the SDMA clock and configures the SDMA peripheral according to the configuration structure.

#### **Parameters**

base	SDMA peripheral base address.
config	A pointer to the configuration structure, see "sdma_config_t".

#### Note

This function enables the minor loop map feature.

### 23.7.2 void SDMA\_Deinit ( SDMAARM\_Type \* base )

This function gates the SDMA clock.

MCUXpresso SDK API Reference Manual

#### **Parameters**

base	SDMA peripheral base address.
------	-------------------------------

### 23.7.3 void SDMA\_GetDefaultConfig ( sdma\_config\_t \* config )

This function sets the configuration structure to default values. The default configuration is set to the following values.

```
* config.enableRealTimeDebugPin = false;
* config.isSoftwareResetClearLock = true;
* config.ratio = kSDMA_HalfARMClockFreq;
```

#### **Parameters**

config	A pointer to the SDMA configuration structure.
--------	--

### 23.7.4 void SDMA\_ResetModule ( SDMAARM\_Type \* base )

If only reset ARM core, SDMA register cannot return to reset value, shall call this function to reset all SDMA register to reset value. But the internal status cannot be reset.

#### **Parameters**

base	SDMA peripheral base address.
------	-------------------------------

## 23.7.5 static void SDMA\_EnableChannelErrorInterrupts ( SDMAARM\_Type \* base, uint32 t channel ) [inline], [static]

Enable this will trigger an interrupt while SDMA occurs error while executing scripts.

#### **Parameters**

base	SDMA peripheral base address.
channel	SDMA channel number.

## 23.7.6 static void SDMA\_DisableChannelErrorInterrupts ( SDMAARM\_Type \* base, uint32\_t channel ) [inline], [static]

#### MCUXpresso SDK API Reference Manual

#### **Parameters**

base	SDMA peripheral base address.
channel	SDMA channel number.

# 23.7.7 void SDMA\_ConfigBufferDescriptor ( sdma\_buffer\_descriptor\_t \* bd, uint32\_t srcAddr, uint32\_t destAddr, sdma\_transfer\_size\_t busWidth, size\_t bufferSize, bool isLast, bool enableInterrupt, bool isWrap, sdma\_transfer\_type\_t type )

This function sets the descriptor contents such as source, dest address and status bits.

#### **Parameters**

bd	Pointer to the buffer descriptor structure.
srcAddr	Source address for the buffer descriptor.
destAddr	Destination address for the buffer descriptor.
busWidth	The transfer width, it only can be a member of sdma_transfer_size_t.
bufferSize	Buffer size for this descriptor, this number shall less than 0xFFFF. If need to transfer a big size, shall divide into several buffer descriptors.
isLast	Is the buffer descriptor the last one for the channel to transfer. If only one descriptor used for the channel, this bit shall set to TRUE.
enableInterrupt	If trigger an interrupt while this buffer descriptor transfer finished.
isWrap	Is the buffer descriptor need to be wrapped. While this bit set to true, it will automatically wrap to the first buffer descriptor to do transfer.
type	Transfer type, memory to memory, peripheral to memory or memory to peripheral.

## 23.7.8 static void SDMA\_SetChannelPriority ( SDMAARM\_Type \* base, uint32\_t channel, uint8\_t priority ) [inline], [static]

This function sets the channel priority. The default value is 0 for all channels, priority 0 will prevents channel from starting, so the priority must be set before start a channel.

MCUXpresso SDK API Reference Manual

base	SDMA peripheral base address.
channel	SDMA channel number.
priority	SDMA channel priority.

## 23.7.9 static void SDMA\_SetSourceChannel ( SDMAARM\_Type \* base, uint32\_t source, uint32\_t channelMask ) [inline], [static]

This function sets which channel will be triggered by the dma request source.

#### **Parameters**

base	SDMA peripheral base address.
source	SDMA dma request source number.
channelMask	SDMA channel mask. 1 means channel 0, 2 means channel 1, 4 means channel 3. SDMA supports an event trigger multi-channel. A channel can also be triggered by several source events.

## 23.7.10 static void SDMA\_StartChannelSoftware ( SDMAARM\_Type \* base, uint32\_t channel ) [inline], [static]

This function start a channel.

#### **Parameters**

base	SDMA peripheral base address.
channel	SDMA channel number.

## 23.7.11 static void SDMA\_StartChannelEvents ( SDMAARM\_Type \* base, uint32\_t channel ) [inline], [static]

This function start a channel.

#### **Parameters**

base	SDMA peripheral base address.
channel	SDMA channel number.

### MCUXpresso SDK API Reference Manual

## 23.7.12 static void SDMA\_StopChannel ( SDMAARM\_Type \* base, uint32\_t channel ) [inline], [static]

This function stops a channel.

MCUXpresso SDK API Reference Manual

#### **Parameters**

base	SDMA peripheral base address.
channel	SDMA channel number.

## 23.7.13 void SDMA\_SetContextSwitchMode ( SDMAARM\_Type \* base, sdma\_context\_switch\_mode\_t mode )

#### **Parameters**

base	SDMA peripheral base address.
mode	SDMA context switch mode.

## 23.7.14 static uint32\_t SDMA\_GetChannelInterruptStatus ( SDMAARM\_Type \* base ) [inline], [static]

#### **Parameters**

base	SDMA peripheral base address.
------	-------------------------------

#### Returns

The interrupt status for all channels. Check the relevant bits for specific channel.

## 23.7.15 static void SDMA\_ClearChannelInterruptStatus ( SDMAARM\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	SDMA peripheral base address.
mask	The interrupt status need to be cleared.

## 23.7.16 static uint32\_t SDMA\_GetChannelStopStatus ( SDMAARM\_Type \* base ) [inline], [static]

#### **MCUXpresso SDK API Reference Manual**

#### **Parameters**

base	SDMA peripheral base address.
------	-------------------------------

#### Returns

The stop status for all channels. Check the relevant bits for specific channel.

### 23.7.17 static void SDMA\_ClearChannelStopStatus ( SDMAARM\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	SDMA peripheral base address.
mask	The stop status need to be cleared.

### 23.7.18 static uint32\_t SDMA\_GetChannelPendStatus ( SDMAARM\_Type \* base ) [inline], [static]

#### **Parameters**

base	SDMA peripheral base address.

#### Returns

The pending status for all channels. Check the relevant bits for specific channel.

### 23.7.19 static void SDMA\_ClearChannelPendStatus ( SDMAARM\_Type \* base, uint32 t mask ) [inline], [static]

#### **Parameters**

_		
	base	SDMA peripheral base address.

mask The pending status need to be cleared.	
---	--

## 23.7.20 static uint32\_t SDMA\_GetErrorStatus ( SDMAARM\_Type \* base ) [inline], [static]

SDMA channel error flag is asserted while an incoming DMA request was detected and it triggers a channel that is already pending or being serviced. This probably means there is an overflow of data for that channel.

#### Parameters

base	SDMA peripheral base address.
------	-------------------------------

#### Returns

The error status for all channels. Check the relevant bits for specific channel.

## 23.7.21 bool SDMA\_GetRequestSourceStatus ( SDMAARM\_Type \* base, uint32\_t source )

#### **Parameters**

base	SDMA peripheral base address.
source	DMA request source number.

#### Returns

True means the request source is pending, otherwise not pending.

## 23.7.22 void SDMA\_CreateHandle ( sdma\_handle\_t \* handle, SDMAARM\_Type \* base, uint32 t channel, sdma\_context\_data\_t \* context )

This function is called if using the transactional API for SDMA. This function initializes the internal state of the SDMA handle.

385

#### **Parameters**

handle	SDMA handle pointer. The SDMA handle stores callback function and parameters.
base	SDMA peripheral base address.
channel	SDMA channel number.
context	Context structure for the channel to download into SDMA. Users shall make sure the context located in a non-cacheable memory, or it will cause SDMA run fail. Users shall not touch the context contents, it only be filled by SDMA driver in SDMA_SubmitTransfer function.

## 23.7.23 void SDMA\_InstallBDMemory ( sdma\_handle\_t \* handle, sdma\_buffer\_descriptor\_t \* BDPool, uint32 t BDCount )

This function is called after the SDMA\_CreateHandle to use multi-buffer feature.

#### **Parameters**

handle	SDMA handle pointer.
BDPool	A memory pool to store BDs. It must be located in non-cacheable address.
BDCount	The number of BD slots.

## 23.7.24 void SDMA\_SetCallback ( sdma\_handle\_t \* handle, sdma\_callback callback, void \* userData )

This callback is called in the SDMA IRQ handler. Use the callback to do something after the current major loop transfer completes.

#### **Parameters**

handle	SDMA handle pointer.
callback	SDMA callback function pointer.
userData	A parameter for the callback function.

## 23.7.25 void SDMA\_SetMultiFifoConfig ( sdma\_transfer\_config\_t \* config, uint32\_t fifoNums, uint32\_t fifoOffset )

This api is used to support multi fifo for SDMA, if user want to get multi fifo data, then this api shoule be called before submit transfer.

MCUXpresso SDK API Reference Manual
NXP Semiconductors

#### **Parameters**

config	transfer configurations.
fifoNums	fifo numbers that multi fifo operation perform.
fifoOffset	offset between multififo address.

# 23.7.26 void SDMA\_EnableSwDone ( SDMAARM\_Type \* base, sdma\_transfer\_config\_t \* config, uint8\_t sel, sdma\_peripheral\_t type )

**Deprecated** Do not use this function. It has been superceded by SDMA\_SetDoneConfig.

#### **Parameters**

base	SDMA base.
config	transfer configurations.
sel	sw done selector.
type	peripheral type is used to determine the corresponding peripheral sw done selector bit.

# 23.7.27 void SDMA\_SetDoneConfig ( SDMAARM\_Type \* base, sdma\_transfer\_config\_t \* config, sdma\_peripheral\_t type, sdma\_done\_src\_t doneSrc\_)

#### Parameters

base	SDMA base.
config	transfer configurations.
type	peripheral type.
doneSrc	reference sdma_done_src_t.

## 23.7.28 void SDMA\_LoadScript ( SDMAARM\_Type \* base, uint32\_t destAddr, void \* srcAddr, size\_t bufferSizeBytes )

MCUXpresso SDK API Reference Manual

#### **Parameters**

base	SDMA base.
destAddr	dest script address, should be SDMA program memory address.
srcAddr	source address of target script.
bufferSizeBytes	bytes size of script.

## 23.7.29 void SDMA\_DumpScript ( SDMAARM\_Type \* base, uint32\_t srcAddr, void \* destAddr, size\_t bufferSizeBytes )

#### **Parameters**

base	SDMA base.
srcAddr	should be SDMA program memory address.
destAddr	address to store scripts.
bufferSizeBytes	bytes size of script.

23.7.30 void SDMA\_PrepareTransfer ( sdma\_transfer\_config\_t \* config, uint32\_t srcAddr, uint32\_t destAddr, uint32\_t srcWidth, uint32\_t destWidth, uint32\_t bytesEachRequest, uint32\_t transferSize, uint32\_t eventSource, sdma\_peripheral\_t peripheral, sdma\_transfer\_type\_t type\_)

This function prepares the transfer configuration structure according to the user input.

#### **Parameters**

config	The user configuration structure of type sdma_transfer_t.
srcAddr	SDMA transfer source address.
destAddr	SDMA transfer destination address.
srcWidth	SDMA transfer source address width(bytes).
destWidth	SDMA transfer destination address width(bytes).
bytesEach-	SDMA transfer bytes per channel request.
Request	
transferSize	SDMA transfer bytes to be transferred.
eventSource	Event source number for the transfer, if use software trigger, just write 0.
peripheral	Peripheral type, used to decide if need to use some special scripts.
type	SDMA transfer type. Used to decide the correct SDMA script address in SDMA
	ROM.

#### Note

The data address and the data width must be consistent. For example, if the SRC is 4 bytes, the source address must be 4 bytes aligned, or it results in source address error.

23.7.31 void SDMA\_PrepareP2PTransfer ( sdma\_transfer\_config\_t \* config, uint32\_t srcAddr, uint32\_t destAddr, uint32\_t srcWidth, uint32\_t destWidth, uint32\_t bytesEachRequest, uint32\_t transferSize, uint32\_t eventSource, uint32\_t eventSource1, sdma\_peripheral\_t peripheral, sdma\_p2p\_config\_t \* p2p )

This function prepares the transfer configuration structure according to the user input.

389

#### **Parameters**

config	The user configuration structure of type sdma_transfer_t.
srcAddr	SDMA transfer source address.
destAddr	SDMA transfer destination address.
srcWidth	SDMA transfer source address width(bytes).
destWidth	SDMA transfer destination address width(bytes).
bytesEach-	SDMA transfer bytes per channel request.
Request	
transferSize	SDMA transfer bytes to be transferred.
eventSource	Event source number for the transfer.
eventSource1	Event source1 number for the transfer.
peripheral	Peripheral type, used to decide if need to use some special scripts.
p2p	sdma p2p configuration pointer.

#### Note

The data address and the data width must be consistent. For example, if the SRC is 4 bytes, the source address must be 4 bytes aligned, or it results in source address error.

## 23.7.32 void SDMA\_SubmitTransfer ( sdma\_handle\_t \* handle, const sdma\_transfer\_config\_t \* config )

This function submits the SDMA transfer request according to the transfer configuration structure.

#### **Parameters**

handle	SDMA handle pointer.
config	Pointer to SDMA transfer configuration structure.

### 23.7.33 void SDMA\_StartTransfer ( sdma\_handle\_t \* handle )

This function enables the channel request. Users can call this function after submitting the transfer request or before submitting the transfer request.

**Parameters** 

handle SDMA handle pointer.

### 23.7.34 void SDMA\_StopTransfer ( sdma\_handle\_t \* handle )

This function disables the channel request to pause the transfer. Users can call SDMA\_StartTransfer() again to resume the transfer.

**Parameters** 

handle	SDMA handle pointer.
--------	----------------------

### 23.7.35 void SDMA\_AbortTransfer ( sdma\_handle\_t \* handle )

This function disables the channel request and clear transfer status bits. Users can submit another transfer after calling this API.

**Parameters** 

handle	DMA handle pointer.
--------	---------------------

### 23.7.36 uint32\_t SDMA\_GetTransferredBytes ( sdma\_handle\_t \* handle )

This function returns the buffer descriptor count value if not using buffer descriptor. While do a simple transfer, which only uses one descriptor, the SDMA driver inside handle the buffer descriptor. In uart receive case, it can tell users how many data already received, also it can tells users how many data transfferd while error occurred. Notice, the count would not change while transfer is on-going using default SDMA script.

**Parameters** 

handle	DMA handle pointer.
--------	---------------------

#### Returns

Transferred bytes.

### 23.7.37 bool SDMA IsPeripheralInSPBA ( uint32 t addr )

#### MCUXpresso SDK API Reference Manual

391

#### Parameters

addr	Address which need to judge.
------	------------------------------

#### Return values

True	means located in SPBA, false means not.

### 23.7.38 void SDMA\_HandleIRQ ( $sdma_handle_t * handle$ )

This function clears the interrupt flags and also handle the CCB for the channel.

Parameters

handle	SDMA handle pointer.
--------	----------------------

### Chapter 24

### **SEMA4: Hardware Semaphores Driver**

#### **Overview**

The MCUXpresso SDK provides a driver for the SEMA4 module of MCUXpresso SDK devices.

#### **Macros**

• #define SEMA4\_GATE\_NUM\_RESET\_ALL (64U)

The number to reset all SEMA4 gates.

• #define SEMA4\_GATEn(base, n) (((volatile uint8\_t \*)(&((base)->Gate00)))[(n)]) SEMA4 gate n register address.

#### **Functions**

• void SEMA4\_Init (SEMA4\_Type \*base)

Initializes the SEMA4 module.

• void SEMA4\_Deinit (SEMA4\_Type \*base)

*De-initializes the SEMA4 module.* 

• status\_t SEMA4\_TryLock (SEMA4\_Type \*base, uint8\_t gateNum, uint8\_t procNum)

Tries to lock the SEMA4 gate.

• void SEMA4\_Lock (SEMA4\_Type \*base, uint8\_t gateNum, uint8\_t procNum)

Locks the SEMA4 gate.

• static void SEMA4\_Unlock (SEMA4\_Type \*base, uint8\_t gateNum)

*Unlocks the SEMA4 gate.* 

• static int32\_t SEMA4\_GetLockProc (SEMA4\_Type \*base, uint8\_t gateNum)

Gets the status of the SEMA4 gate.

• status\_t SEMA4\_ResetGate (SEMA4\_Type \*base, uint8\_t gateNum)

Resets the SEMA4 gate to an unlocked status.

• static status\_t SEMA4\_ResetAllGates (SEMA4\_Type \*base)

Resets all SEMA4 gates to an unlocked status.

static void SEMA4\_EnableGateNotifyInterrupt (SEMA4\_Type \*base, uint8\_t procNum, uint32\_t mask)

Enable the gate notification interrupt.

static void SEMA4\_DisableGateNotifyInterrupt (SEMA4\_Type \*base, uint8\_t procNum, uint32\_t mask)

Disable the gate notification interrupt.

• static uint32\_t SEMA4\_GetGateNotifyStatus (SEMA4\_Type \*base, uint8\_t procNum)

*Get the gate notification flags.* 

• status\_t SEMA4\_ResetGateNotify (SEMA4\_Type \*base, uint8\_t gateNum)

Resets the SEMA4 gate IRQ notification.

static status\_t SEMA4\_ResetAllGateNotify (SEMA4\_Type \*base)

Resets all SEMA4 gates IRQ notification.

#### **Driver version**

• #define FSL\_SEMA4\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 2)) SEMA4 driver version.

#### **Macro Definition Documentation**

### 24.2.1 #define SEMA4 GATE NUM RESET ALL (64U)

#### **Function Documentation**

### 24.3.1 void SEMA4\_Init ( SEMA4\_Type \* base )

This function initializes the SEMA4 module. It only enables the clock but does not reset the gates because the module might be used by other processors at the same time. To reset the gates, call either SEMA4\_ResetGate or SEMA4\_ResetAllGates function.

#### **Parameters**

base	SEMA4 peripheral base address.
------	--------------------------------

### 24.3.2 void SEMA4 Deinit ( SEMA4 Type \* base )

This function de-initializes the SEMA4 module. It only disables the clock.

#### **Parameters**

base	SEMA4 peripheral base address.

## 24.3.3 status\_t SEMA4\_TryLock ( SEMA4\_Type \* base, uint8\_t gateNum, uint8\_t procNum )

This function tries to lock the specific SEMA4 gate. If the gate has been locked by another processor, this function returns an error code.

#### **Parameters**

base SEMA4 peripheral base address.	
-------------------------------------	--

395

gateNum	Gate number to lock.
procNum	Current processor number.

#### Return values

kStatus_Success	Lock the sema4 gate successfully.
kStatus_Fail	Sema4 gate has been locked by another processor.

## 24.3.4 void SEMA4\_Lock ( SEMA4\_Type \* base, uint8\_t gateNum, uint8\_t procNum )

This function locks the specific SEMA4 gate. If the gate has been locked by other processors, this function waits until it is unlocked and then lock it.

#### **Parameters**

base	SEMA4 peripheral base address.	
gateNum	Gate number to lock.	
procNum	Current processor number.	

## 24.3.5 static void SEMA4\_Unlock ( SEMA4\_Type \* base, uint8\_t gateNum ) [inline], [static]

This function unlocks the specific SEMA4 gate. It only writes unlock value to the SEMA4 gate register. However, it does not check whether the SEMA4 gate is locked by the current processor or not. As a result, if the SEMA4 gate is not locked by the current processor, this function has no effect.

#### **Parameters**

base	SEMA4 peripheral base address.	
gateNum	Gate number to unlock.	

## 24.3.6 static int32\_t SEMA4\_GetLockProc ( SEMA4\_Type \* base, uint8\_t gateNum ) [inline], [static]

This function checks the lock status of a specific SEMA4 gate.

#### **Parameters**

base	SEMA4 peripheral base address.	
gateNum	Gate number.	

#### Returns

Return -1 if the gate is unlocked, otherwise return the processor number which has locked the gate.

### 24.3.7 status\_t SEMA4\_ResetGate ( SEMA4\_Type \* base, uint8\_t gateNum )

This function resets a SEMA4 gate to an unlocked status.

#### **Parameters**

base	SEMA4 peripheral base address.
gateNum	Gate number.

#### Return values

kStatus_Success	SEMA4 gate is reset successfully.
kStatus_Fail	Some other reset process is ongoing.

## 24.3.8 static status\_t SEMA4\_ResetAllGates ( SEMA4\_Type \* base ) [inline], [static]

This function resets all SEMA4 gate to an unlocked status.

#### **Parameters**

base	SEMA4 peripheral base address.
------	--------------------------------

#### Return values

kStatus_S	SEMA4 is reset successfully.
-----------	------------------------------

### MCUXpresso SDK API Reference Manual

kStatus_Fail	Some other reset process is ongoing.
--------------	--------------------------------------

### 24.3.9 static void SEMA4 EnableGateNotifyInterrupt ( SEMA4 Type \* base, uint8 t procNum, uint32 t mask ) [inline], [static]

Gate notification provides such feature, when core tried to lock the gate and failed, it could get notification when the gate is idle.

#### **Parameters**

base	SEMA4 peripheral base address.
procNum	Current processor number.
mask	OR'ed value of the gate index, for example: $(1 << 0) \mid (1 << 1)$ means gate 0 and gate
	1.

### 24.3.10 static void SEMA4 DisableGateNotifyInterrupt ( SEMA4 Type \* base, uint8 t procNum, uint32 t mask ) [inline], [static]

Gate notification provides such feature, when core tried to lock the gate and failed, it could get notification when the gate is idle.

#### **Parameters**

base	SEMA4 peripheral base address.
procNum	Current processor number.
mask	OR'ed value of the gate index, for example: $(1 << 0) \mid (1 << 1)$ means gate 0 and gate 1.

#### static uint32\_t SEMA4\_GetGateNotifyStatus ( SEMA4\_Type \* base, uint8\_t 24.3.11 procNum ) [inline], [static]

Gate notification provides such feature, when core tried to lock the gate and failed, it could get notification when the gate is idle. The status flags are cleared automatically when the gate is locked by current core or locked again before the other core.

#### **Parameters**

base	SEMA4 peripheral base address.
procNum	Current processor number.

#### Returns

OR'ed value of the gate index, for example:  $(1 << 0) \mid (1 << 1)$  means gate 0 and gate 1 flags are pending.

## 24.3.12 status\_t SEMA4\_ResetGateNotify ( SEMA4\_Type \* base, uint8\_t gateNum )

This function resets a SEMA4 gate IRQ notification.

#### Parameters

base	SEMA4 peripheral base address.
gateNum	Gate number.

#### Return values

kStatus_Success	Reset successfully.
kStatus_Fail	Some other reset process is ongoing.

## 24.3.13 static status\_t SEMA4\_ResetAllGateNotify ( SEMA4\_Type \* base ) [inline], [static]

This function resets all SEMA4 gate IRQ notifications.

#### **Parameters**

base	SEMA4 peripheral base address.
------	--------------------------------

### Return values

kStatus_Success	Reset successfully.
kStatus_Fail	Some other reset process is ongoing.

MCUXpresso SDK API Reference Manual

### Chapter 25

### TMU: Thermal Management Unit Driver

#### **Overview**

The MCUXpresso SDK provides a peripheral driver for the thermal management unit (TMU) module of MCUXpresso SDK devices.

### Typical use case

### 25.2.1 Monitor and report Configuration

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/tmu

#### **Data Structures**

struct tmu\_threshold\_config\_t
 configuration for TMU threshold. More...
 struct tmu\_config\_t
 Configuration for TMU module. More...

#### **Macros**

• #define FSL\_TMU\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0)) TMU driver version.

#### **Enumerations**

```
    enum {

 kTMU_ImmediateTemperature0InterruptEnable,
 kTMU AverageTemperature0InterruptEnable,
 kTMU_AverageTemperature0CriticalInterruptEnable,
 kTMU_ImmediateTemperature1Interrupt1Enable,
 kTMU_AverageTemperature1Interrupt1Enable,
 kTMU_AverageTemperature1CriticalInterrupt1Enable }
    TMU interrupt enable, tmu interrupt enable.
• enum {
  kTMU_ImmediateTemperature0InterruptStausFlags,
 kTMU_AverageTemperature0InterruptStausFlags,
 kTMU_AverageTemperatureOCriticalInterruptStausFlags,
 kTMU_ImmediateTemperature1Interrupt1StausFlags,
 kTMU_AverageTemperature1Interrupt1StausFlags,
 kTMU_AverageTemperature1CriticalInterrupt1StausFlags }
    TMU interrupt enable, _tmu_interrupt_status_flags.
```

#### MCUXpresso SDK API Reference Manual

#### **Data Structure Documentation**

```
enum tmu_probe_select_t {
    kTMU_ProbeSelectMainProbe = 1U << 0U,
    kTMU_ProbeSelectRemoteProbe = 1U << 1U,
    kTMU_ProbeSelectBothProbes = (1U << 0U) | (1U << 1U) }
    Probe selection.</li>
enum tmu_average_low_pass_filter_t {
    kTMU_AverageLowPassFilter1_0 = 0U,
    kTMU_AverageLowPassFilter0_5 = 1U,
    kTMU_AverageLowPassFilter0_25 = 2U,
    kTMU_AverageLowPassFilter0_125 = 3U }
    Average low pass filter setting.
```

#### **Functions**

• void TMU\_Init (TMU\_Type \*base, const tmu\_config\_t \*config)

Enable the access to TMU registers and Initialize TMU module.

• void TMU\_Deinit (TMU\_Type \*base)

De-initialize TMU module and Disable the access to DCDC registers.

• void TMU\_Enable (TMU\_Type \*base, bool enable)

Enable/disable TMU module.

• void TMU\_GetDefaultConfig (tmu\_config\_t \*config)

Gets the default configuration for TMU.

• static void TMU\_EnableInterrupts (TMU\_Type \*base, uint32\_t mask)

Enable the TMU interrupts.

• static void TMU\_DisableInterrupts (TMU\_Type \*base, uint32\_t mask)

Disable the TMU interrupts.

• static uint32\_t TMU\_GetInterruptStatusFlags (TMU\_Type \*base)

Get interrupt status flags.

• static void TMU\_ClearInterruptStatusFlags (TMU\_Type \*base, uint32\_t mask)

Clear interrupt status flags.

• status\_t TMU\_GetImmediateTemperature (TMU\_Type \*base, tmu\_probe\_select\_t probe, int8\_-t \*temperature)

Get the last immediate temperature at site.

• status\_t TMU\_GetAverageTemperature (TMU\_Type \*base, tmu\_probe\_select\_t probe, int8\_t \*temperature)

Get the last average temperature at site.

• void TMU\_UpdateHighTemperatureThreshold (TMU\_Type \*base, tmu\_probe\_select\_t probe, const tmu\_threshold\_config\_t \*thresholdConfig)

*Update the high temperature threshold value.* 

#### **Data Structure Documentation**

### 25.3.1 struct tmu\_threshold\_config\_t

#### **Data Fields**

bool immediateThresholdEnable

Enable high temperature immediate threshold.

• bool AverageThresholdEnable

#### MCUXpresso SDK API Reference Manual

#### **Data Structure Documentation**

- Enable high temperature average threshold.
- bool AverageCriticalThresholdEnable
  - Enable high temperature average critical threshold.
- uint8\_t immediateThresholdValueOfMainProbe Range:-40~125.
- uint8\_t averageThresholdValueOfMainProbe Range:-40~125.
- uint8\_t averageCriticalThresholdValueOfMainProbe Range:-40~125.
- uint8\_t immediateThresholdValueOfRemoteProbe Range:-40~125.
- uint8\_t averageThresholdValueOfRemoteProbe Range:-40~125.
- uint8\_t averageCriticalThresholdValueOfRemoteProbe Range:-40~125.

#### 25.3.1.0.0.30 Field Documentation

- 25.3.1.0.0.30.1 bool tmu threshold config t::immediateThresholdEnable
- 25.3.1.0.0.30.2 bool tmu\_threshold\_config\_t::AverageThresholdEnable
- 25.3.1.0.0.30.3 bool tmu threshold config t::AverageCriticalThresholdEnable
- 25.3.1.0.0.30.4 uint8 t tmu threshold config t::immediateThresholdValueOfMainProbe

Valid when corresponding threshold is enabled. High temperature immediate threshold value of main probe. Besides, bit-8 is sign bit: 1 means nagetive and 0 means positive.

#### 25.3.1.0.0.30.5 uint8 t tmu threshold config t::averageThresholdValueOfMainProbe

Valid when corresponding threshold is enabled. High temperature average threshold value of main probe. Besides, bit-8 is sign bit: 1 means nagetive and 0 means positive.

#### 25.3.1.0.0.30.6 uint8 t tmu threshold config t::averageCriticalThresholdValueOfMainProbe

Valid when corresponding threshold is enabled. High temperature average critical threshold value of main probe. Besides, bit-8 is sign bit: 1 means nagetive and 0 means positive.

#### 25.3.1.0.0.30.7 uint8 t tmu threshold config t::immediateThresholdValueOfRemoteProbe

Valid when corresponding threshold is enabled. High temperature immediate threshold value of remote probe. Besides, bit-8 is sign bit: 1 means nagetive and 0 means positive.

#### 25.3.1.0.0.30.8 uint8 t tmu threshold config t::averageThresholdValueOfRemoteProbe

Valid when corresponding threshold is enabled. High temperature average threshold value of remote probe. Besides, bit-8 is sign bit: 1 means nagetive and 0 means positive.

MCUXpresso SDK API Reference Manual

#### **Enumeration Type Documentation**

#### 25.3.1.0.0.30.9 uint8 t tmu threshold config t::averageCriticalThresholdValueOfRemoteProbe

Valid when corresponding threshold is enabled. High temperature average critical threshold value of remote probe. Besides, bit-8 is sign bit: 1 means nagetive and 0 means positive.

#### 25.3.2 struct tmu config t

#### **Data Fields**

- tmu\_probe\_select\_t probeSelect
  - The temperature monitor probe select.
- tmu\_average\_low\_pass\_filter\_t averageLPF
  - The average temperature is calculated as: ALPF x Current\_Temp + (1 ALPF) x Average\_Temp.
- tmu\_threshold\_config\_t thresholdConfig

The high temperature threshold configuration.

#### 25.3.2.0.0.31 Field Documentation

25.3.2.0.0.31.1 tmu\_probe\_select\_t tmu\_config\_t::probeSelect

25.3.2.0.0.31.2 tmu average low pass filter t tmu config t::averageLPF

For proper operation, this field should only change when monitoring is disabled.

25.3.2.0.0.31.3 tmu threshold config t tmu config t::thresholdConfig

#### **Macro Definition Documentation**

25.4.1 #define FSL\_TMU\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0))

Version 2.0.0.

### **Enumeration Type Documentation**

#### 25.5.1 anonymous enum

#### Enumerator

- **kTMU\_ImmediateTemperature0InterruptEnable** Immediate temperature threshold exceeded interrupt enable of probe0.
- **kTMU\_AverageTemperature0InterruptEnable** Average temperature threshold exceeded interrupt enable of probe0.
- **kTMU\_AverageTemperature0CriticalInterruptEnable** Average temperature critical threshold exceeded interrupt enable of probe0.
- **kTMU\_ImmediateTemperature1Interrupt1Enable** Immediate temperature threshold exceeded interrupt enable of probe1.

#### MCUXpresso SDK API Reference Manual

- *kTMU\_AverageTemperature1Interrupt1Enable* Average temperature threshold exceeded interrupt enable of probe1.
- **kTMU\_AverageTemperature1CriticalInterrupt1Enable** Average temperature critical threshold exceeded interrupt enable of probe1.

### 25.5.2 anonymous enum

#### Enumerator

- *kTMU\_ImmediateTemperature0InterruptStausFlags* Immediate temperature threshold exceeded interrupt status of probe0.
- **kTMU\_AverageTemperature0InterruptStausFlags** Average temperature threshold exceeded interrupt status of probe0.
- *kTMU\_AverageTemperature0CriticalInterruptStausFlags* Average temperature critical threshold exceeded interrupt status of probe0.
- *kTMU\_ImmediateTemperature1Interrupt1StausFlags* Immediate temperature threshold exceeded interrupt status of probe1.
- **kTMU\_AverageTemperature1Interrupt1StausFlags** Average temperature threshold exceeded interrupt status of probe1.
- *kTMU\_AverageTemperature1CriticalInterrupt1StausFlags* Average temperature critical threshold exceeded interrupt status of probe1.

### 25.5.3 enum tmu\_probe\_select\_t

#### Enumerator

*kTMU\_ProbeSelectMainProbe* Select the main probe only.

kTMU ProbeSelectRemoteProbe Select the remote probe(near A53) only.

kTMU\_ProbeSelectBothProbes Select both 2 probes.

### 25.5.4 enum tmu\_average\_low\_pass\_filter\_t

#### Enumerator

*kTMU\_AverageLowPassFilter1\_0* Average low pass filter = 1.

*kTMU\_AverageLowPassFilter0\_5* Average low pass filter = 0.5.

kTMU\_AverageLowPassFilter0\_25 Average low pass filter = 0.25.

*kTMU\_AverageLowPassFilter0\_125* Average low pass filter = 0.125.

#### **Function Documentation**

### 25.6.1 void TMU Init ( TMU Type \* base, const tmu\_config\_t \* config\_)

### MCUXpresso SDK API Reference Manual

#### **Parameters**

base	TMU peripheral base address.
config	Pointer to configuration structure. Refer to "tmu_config_t" structure.

### 25.6.2 void TMU\_Deinit ( TMU\_Type \* base )

#### **Parameters**

base	TMU peripheral base address.
------	------------------------------

### 25.6.3 void TMU\_Enable ( TMU\_Type \* base, bool enable )

#### **Parameters**

base	TMU peripheral base address.
enable	enable or disable TMU.

### 25.6.4 void TMU\_GetDefaultConfig ( tmu\_config\_t \* config )

This function initializes the user configuration structure to default value. The default value are:

#### Example:

```
config.averageLPF
     kTMU_AverageLowPassFilter0_5;
config.probeSelect
     kTMU_ProbeSelectMainProbe;
                                                     = false;
config.thresholdConfig.immediateThresholdEnable
                                                   = DEMO_TMU_IMMEDIATE_THRESOLD;
config.thresholdConfig.immediateThresholdValue
config.thresholdConfig.AverageThresholdEnable
                                                   = true;
config.thresholdConfig.averageThresholdValue
                                                    = DEMO_TMU_AVERAGE_THRESOLD;
config.thresholdConfig.AverageCriticalThresholdEnable = false;
config.thresholdConfig.averageCriticalThresholdValue = DEMO_TMU_AVERAGE_CRITICAL_THRESOLD;
```

#### **Parameters**

406

MCUXpresso SDK API Reference Manual

407

config Pointer to TMU configuration structure.	
--	--

## 25.6.5 static void TMU\_EnableInterrupts ( TMU\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	TMU peripheral base address.
mask	The interrupt mask. Refer to "_tmu_interrupt_enable" enumeration.

## 25.6.6 static void TMU\_DisableInterrupts ( TMU\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	TMU peripheral base address.
mask	The interrupt mask. Refer to "_tmu_interrupt_enable" enumeration.

## 25.6.7 static uint32\_t TMU\_GetInterruptStatusFlags ( TMU\_Type \* base ) [inline], [static]

#### **Parameters**

base TMU peripheral base address.
-----------------------------------

#### Return values

The	current interrupt status.

## 25.6.8 static void TMU\_ClearInterruptStatusFlags ( TMU\_Type \* base, uint32\_t mask ) [inline], [static]

#### Parameters

base	TMU peripheral base address.
mask	The mask of interrupt status flags. Refer to "_tmu_interrupt_status_flags" enumeration.

## 25.6.9 status\_t TMU\_GetImmediateTemperature ( TMU\_Type \* base, tmu\_probe\_select\_t probe, int8\_t \* temperature )

#### Parameters

base	TMU peripheral base address.
probe	probe selection, if select both 2 probes, return main probe temeperature by default. Refer to "tmu_probe_select_t" structure.
temperature	Last immediate temperature reading at site when V=1. besides, Bit-8 is sign bit: 1 means nagetive and 0 means positive.

#### Return values

get	immediate temperature status.
-----	-------------------------------

## 25.6.10 status\_t TMU\_GetAverageTemperature ( TMU\_Type \* base, tmu\_probe\_select\_t probe, int8\_t \* temperature )

#### Parameters

base	TMU peripheral base address.
probe	probe selection, if select both 2 probes, return main probe temeperature by default. Refer to "tmu_probe_select_t" structure.
temperature	Last average temperature reading at site; besides, Bit-8 is sign bit: 1 means nagetive and 0 means positive.

### Return values

get	average temperature status.
-----	-----------------------------

# 25.6.11 void TMU\_UpdateHighTemperatureThreshold ( TMU\_Type \* base, tmu\_probe\_select\_t probe, const tmu\_threshold\_config\_t \* thresholdConfig )

# Parameters

base	TMU peripheral base address.
probe	probe selection, if select both 2 probes, set main probe path by default. Refer to "tmu_probe_select_t" structure.
threshold- Config	threshold configuration. Refer to "tmu_threshold_config_t" structure.

MCUXpresso SDK API Reference Manual

# Chapter 26

# **WDOG: Watchdog Timer Driver**

# **Overview**

The MCUXpresso SDK provides a peripheral driver for the Watchdog module (WDOG) of MCUXpresso SDK devices.

# Typical use case

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/wdog

# **Data Structures**

- struct wdog\_work\_mode\_t
   Defines WDOG work mode. More...
- struct wdog\_config\_t

Describes WDOG configuration structure. More...

## **Enumerations**

- enum \_wdog\_interrupt\_enable { kWDOG\_InterruptEnable = WDOG\_WICR\_WIE\_MASK } WDOG interrupt configuration structure, default settings all disabled.
- enum \_wdog\_status\_flags {

```
kWDOG_RunningFlag = WDOG_WCR_WDE_MASK,
```

kWDOG\_PowerOnResetFlag = WDOG\_WRSR\_POR\_MASK,

kWDOG\_TimeoutResetFlag = WDOG\_WRSR\_TOUT\_MASK,

kWDOG\_SoftwareResetFlag = WDOG\_WRSR\_SFTW\_MASK,

kWDOG\_InterruptFlag = WDOG\_WICR\_WTIS\_MASK }

WDOG status flags.

# **Driver version**

• #define FSL\_WDOG\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 1)) Defines WDOG driver version.

# Refresh sequence

• #define **WDOG\_REFRESH\_KEY** (0xAAAA5555U)

#### WDOG Initialization and De-initialization.

- void WDOG\_GetDefaultConfig (wdog\_config\_t \*config)

  Initializes the WDOG configuration structure.
- void WDOG\_Init (WDOG\_Type \*base, const wdog\_config\_t \*config)

## **Data Structure Documentation**

Initializes the WDOG.

void WDOG\_Deinit (WDOG\_Type \*base)

Shuts down the WDOG.

• static void WDOG\_Enable (WDOG\_Type \*base)

Enables the WDOG module.

• static void WDOG\_Disable (WDOG\_Type \*base)

Disables the WDOG module.

• static void WDOG\_TriggerSystemSoftwareReset (WDOG\_Type \*base)

Trigger the system software reset.

static void WDOG\_TriggerSoftwareSignal (WDOG\_Type \*base)

Trigger an output assertion.

static void WDOG\_EnableInterrupts (WDOG\_Type \*base, uint16\_t mask)

Enables the WDOG interrupt.

• uint16\_t WDOG\_GetStatusFlags (WDOG\_Type \*base)

Gets the WDOG all reset status flags.

• void WDOG\_ClearInterruptStatus (WDOG\_Type \*base, uint16\_t mask)

Clears the WDOG flag.

• static void WDOG\_SetTimeoutValue (WDOG\_Type \*base, uint16\_t timeoutCount)

Sets the WDOG timeout value.

• static void WDOG\_SetInterrputTimeoutValue (WDOG\_Type \*base, uint16\_t timeoutCount)

Sets the WDOG interrupt count timeout value.

• static void WDOG\_DisablePowerDownEnable (WDOG\_Type \*base)

Disable the WDOG power down enable bit.

• void WDOG\_Refresh (WDOG\_Type \*base)

Refreshes the WDOG timer.

## **Data Structure Documentation**

## 26.3.1 struct wdog work mode t

## **Data Fields**

bool enableWait

continue or suspend WDOG in wait mode

bool enableStop

continue or suspend WDOG in stop mode

bool enableDebug

continue or suspend WDOG in debug mode

# 26.3.2 struct wdog\_config\_t

#### **Data Fields**

bool enableWdog

Enables or disables WDOG.

wdog work mode t workMode

Configures WDOG work mode in debug stop and wait mode.

bool enableInterrupt

#### MCUXpresso SDK API Reference Manual

Enables or disables WDOG interrupt.

• uint16 t timeoutValue

Timeout value.

• uint16\_t interruptTimeValue

Interrupt count timeout value.

bool softwareResetExtension

software reset extension

• bool enablePowerDown

power down enable bit

bool enableTimeOutAssert

Enable WDOG\_B timeout assertion.

#### 26.3.2.0.0.32 Field Documentation

## 26.3.2.0.0.32.1 bool wdog config t::enableTimeOutAssert

# **Enumeration Type Documentation**

# 26.4.1 enum \_wdog\_interrupt\_enable

This structure contains the settings for all of the WDOG interrupt configurations.

#### Enumerator

kWDOG\_InterruptEnable WDOG timeout generates an interrupt before reset.

# 26.4.2 enum wdog status flags

This structure contains the WDOG status flags for use in the WDOG functions.

#### Enumerator

**kWDOG\_RunningFlag** Running flag, set when WDOG is enabled.

kWDOG PowerOnResetFlag Power On flag, set when reset is the result of a powerOnReset.

kWDOG\_TimeoutResetFlag Timeout flag, set when reset is the result of a timeout.

**kWDOG** SoftwareResetFlag Software flag, set when reset is the result of a software.

kWDOG InterruptFlag interrupt flag, whether interrupt has occurred or not

# **Function Documentation**

# 26.5.1 void WDOG\_GetDefaultConfig ( wdog\_config\_t \* config )

This function initializes the WDOG configuration structure to default values. The default values are as follows.

\* wdogConfig->enableWdog = true; \* wdogConfig->workMode.enableWait = true; \* wdogConfig->workMode.enableStop = false;

# MCUXpresso SDK API Reference Manual

```
* wdogConfig->workMode.enableDebug = false;
* wdogConfig->enableInterrupt = false;
* wdogConfig->enablePowerdown = false;
* wdogConfig->resetExtension = flase;
* wdogConfig->timeoutValue = 0xFFU;
* wdogConfig->interruptTimeValue = 0x04u;
*
```

#### **Parameters**

config Pointer to the WDOG configuration structure.	
---	--

See Also

wdog\_config\_t

# 26.5.2 void WDOG\_Init ( WDOG\_Type \* base, const wdog\_config\_t \* config )

This function initializes the WDOG. When called, the WDOG runs according to the configuration.

This is an example.

```
* wdog_config_t config;
* WDOG_GetDefaultConfig(&config);
* config.timeoutValue = 0xffU;
* config->interruptTimeValue = 0x04u;
* WDOG_Init(wdog_base,&config);
```

#### **Parameters**

base	WDOG peripheral base address
config	The configuration of WDOG

# 26.5.3 void WDOG\_Deinit ( WDOG\_Type \* base )

This function shuts down the WDOG. Watchdog Enable bit is a write one once only bit. It is not possible to clear this bit by a software write, once the bit is set. This bit(WDE) can be set/reset only in debug mode(exception).

# 26.5.4 static void WDOG\_Enable ( WDOG\_Type \* base ) [inline], [static]

This function writes a value into the WDOG\_WCR register to enable the WDOG. This is a write one once only bit. It is not possible to clear this bit by a software write, once the bit is set. only debug mode exception.

### **MCUXpresso SDK API Reference Manual**

#### **Parameters**

base	WDOG peripheral base address
------	------------------------------

# 26.5.5 static void WDOG Disable ( WDOG Type \* base ) [inline], [static]

This function writes a value into the WDOG\_WCR register to disable the WDOG. This is a write one once only bit. It is not possible to clear this bit by a software write, once the bit is set. only debug mode exception

## **Parameters**

base	WDOG peripheral base address
------	------------------------------

# 26.5.6 static void WDOG\_TriggerSystemSoftwareReset ( WDOG\_Type \* base ) [inline], [static]

This function will write to the WCR[SRS] bit to trigger a software system reset. This bit will automatically resets to "1" after it has been asserted to "0". Note: Calling this API will reset the system right now, please using it with more attention.

#### **Parameters**

base	WDOG peripheral base address
------	------------------------------

# 26.5.7 static void WDOG\_TriggerSoftwareSignal ( WDOG\_Type \* base ) [inline], [static]

This function will write to the WCR[WDA] bit to trigger WDOG\_B signal assertion. The WDOG\_B signal can be routed to external pin of the chip, the output pin will turn to assertion along with WDOG\_B signal. Note: The WDOG\_B signal will remain assert until a power on reset occurred, so, please take more attention while calling it.

#### **Parameters**

base	WDOG peripheral base address
------	------------------------------

MCUXpresso SDK API Reference Manual

# 26.5.8 static void WDOG\_EnableInterrupts ( WDOG\_Type \* base, uint16\_t mask ) [inline], [static]

This bit is a write once only bit. Once the software does a write access to this bit, it will get locked and cannot be reprogrammed until the next system reset assertion

#### **Parameters**

base	WDOG peripheral base address
mask	The interrupts to enable The parameter can be combination of the following source if defined.  • kWDOG_InterruptEnable

# 26.5.9 uint16\_t WDOG\_GetStatusFlags ( WDOG\_Type \* base )

This function gets all reset status flags.

```
* uint16_t status;
* status = WDOG_GetStatusFlags (wdog_base);
*
```

#### **Parameters**

base	WDOG peripheral base address

# Returns

State of the status flag: asserted (true) or not-asserted (false).

### See Also

```
_wdog_status_flags
```

- true: a related status flag has been set.
- false: a related status flag is not set.

# 26.5.10 void WDOG\_ClearInterruptStatus(WDOG\_Type \* *base,* uint16\_t *mask*)

This function clears the WDOG status flag.

This is an example for clearing the interrupt flag.

```
* WDOG_ClearStatusFlags(wdog_base,KWDOG_InterruptFlag);
*
```

# MCUXpresso SDK API Reference Manual

#### **Parameters**

base	WDOG peripheral base address
mask	The status flags to clear. The parameter could be any combination of the following values. kWDOG_TimeoutFlag

# 26.5.11 static void WDOG\_SetTimeoutValue ( WDOG\_Type \* base, uint16\_t timeoutCount ) [inline], [static]

This function sets the timeout value. This function writes a value into WCR registers. The time-out value can be written at any point of time but it is loaded to the counter at the time when WDOG is enabled or after the service routine has been performed.

#### **Parameters**

base	WDOG peripheral base address
timeoutCount	WDOG timeout value; count of WDOG clock tick.

# 26.5.12 static void WDOG\_SetInterrputTimeoutValue ( WDOG\_Type \* base, uint16\_t timeoutCount ) [inline], [static]

This function sets the interrupt count timeout value. This function writes a value into WIC registers which are wirte-once. This field is write once only. Once the software does a write access to this field, it will get locked and cannot be reprogrammed until the next system reset assertion.

#### **Parameters**

base	WDOG peripheral base address
timeoutCount	WDOG timeout value; count of WDOG clock tick.

# 26.5.13 static void WDOG\_DisablePowerDownEnable ( WDOG\_Type \* base ) [inline], [static]

This function disable the WDOG power down enable(PDE). This function writes a value into WMCR registers which are wirte-once. This field is write once only. Once software sets this bit it cannot be reset until the next system reset.

# Parameters

base	WDOG peripheral base address
------	------------------------------

# 26.5.14 void WDOG\_Refresh ( WDOG\_Type \* base )

This function feeds the WDOG. This function should be called before the WDOG timer is in timeout. Otherwise, a reset is asserted.

## **Parameters**


base	WDOG peripheral base address
------	------------------------------

# **Chapter 27 Debug Console**

# **Overview**

This chapter describes the programming interface of the debug console driver.

The debug console enables debug log messages to be output via the specified peripheral with frequency of the peripheral source clock and base address at the specified baud rate. Additionally, it provides input and output functions to scan and print formatted data. The below picture shows the laylout of debug console.



**Debug console overview** 

# **Function groups**

## 27.2.1 Initialization

To initialize the debug console, call the DbgConsole\_Init() function with these parameters. This function automatically enables the module and the clock.

Select the supported debug console hardware device type, such as

```
typedef enum _serial_port_type
{
    kSerialPort_Uart = 1U,
    kSerialPort_UsbCdc,
    kSerialPort_Swo,
} serial_port_type_t;
```

MCUXpresso SDK API Reference Manual

# **Function groups**

After the initialization is successful, stdout and stdin are connected to the selected peripheral.

This example shows how to call the DbgConsole\_Init() given the user configuration structure.

DbgConsole\_Init(BOARD\_DEBUG\_UART\_INSTANCE, BOARD\_DEBUG\_UART\_BAUDRATE, BOARD\_DEBUG\_UART\_TYPE, BOARD\_DEBUG\_UART\_CLK\_FREQ);

# 27.2.2 Advanced Feature

The debug console provides input and output functions to scan and print formatted data.

• Support a format specifier for PRINTF following this prototype " %[flags][width][.precision][length]specifier", which is explained below

flags	Description
-	Left-justified within the given field width. Right-justified is the default.
+	Forces to precede the result with a plus or minus sign (+ or -) even for positive numbers. By default, only negative numbers are preceded with a - sign.
(space)	If no sign is written, a blank space is inserted before the value.
#	Used with 0, x, or X specifiers the value is preceded with 0, 0x, or 0X respectively for values other than zero. Used with e, E and f, it forces the written output to contain a decimal point even if no digits would follow. By default, if no digits follow, no decimal point is written. Used with g or G the result is the same as with e or E but trailing zeros are not removed.
0	Left-pads the number with zeroes (0) instead of spaces, where padding is specified (see width subspecifier).

Width	Description
(number)	A minimum number of characters to be printed. If the value to be printed is shorter than this number, the result is padded with blank spaces. The value is not truncated even if the result is larger.
*	The width is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.

MCUXpresso SDK API Reference Manual

.precision	Description
.number	For integer specifiers (d, i, o, u, x, X) precision specifies the minimum number of digits to be written. If the value to be written is shorter than this number, the result is padded with leading zeros. The value is not truncated even if the result is longer. A precision of 0 means that no character is written for the value 0. For e, E, and f specifiers this is the number of digits to be printed after the decimal point. For g and G specifiers This is the maximum number of significant digits to be printed. For s this is the maximum number of characters to be printed. By default, all characters are printed until the ending null character is encountered. For c type it has no effect. When no precision is specified, the default is 1. If the period is specified without an explicit value for precision, 0 is assumed.
.*	The precision is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.

length	Description		
Do not s	Do not support		

specifier	Description
d or i	Signed decimal integer
f	Decimal floating point
F	Decimal floating point capital letters
X	Unsigned hexadecimal integer
X	Unsigned hexadecimal integer capital letters
0	Signed octal
b	Binary value
p	Pointer address
u	Unsigned decimal integer
С	Character
s	String of characters
n	Nothing printed

MCUXpresso SDK API Reference Manual

# **Function groups**

• Support a format specifier for SCANF following this prototype " %[\*][width][length]specifier", which is explained below

\* Description

An optional starting asterisk indicates that the data is to be read from the stream but ignored. In other words, it is not stored in the corresponding argument.

width	Description	
This specifies the maximum number of characters to be read in the current reading operation.		

length	Description
hh	The argument is interpreted as a signed character or unsigned character (only applies to integer specifiers: i, d, o, u, x, and X).
h	The argument is interpreted as a short integer or unsigned short integer (only applies to integer specifiers: i, d, o, u, x, and X).
1	The argument is interpreted as a long integer or unsigned long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.
11	The argument is interpreted as a long long integer or unsigned long long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.
L	The argument is interpreted as a long double (only applies to floating point specifiers: e, E, f, g, and G).
j or z or t	Not supported

specifier	<b>Qualifying Input</b>	Type of argument
c	Single character: Reads the next	char *
	character. If a width different	
	from 1 is specified, the function	
	reads width characters and stores	
	them in the successive locations	
	of the array passed as argument.	
	No null character is appended at	
	the end.	

**MCUXpresso SDK API Reference Manual** 

425

specifier	Qualifying Input	Type of argument
i	Integer: : Number optionally preceded with a + or - sign	int *
d	Decimal integer: Number optionally preceded with a + or - sign	int *
a, A, e, E, f, F, g, G	Floating point: Decimal number containing a decimal point, optionally preceded by a + or - sign and optionally followed by the e or E character and a decimal number. Two examples of valid entries are -732.103 and 7.12e4	float *
0	Octal Integer:	int *
s	String of characters. This reads subsequent characters until a white space is found (white space characters are considered to be blank, newline, and tab).	char *
u	Unsigned decimal integer.	unsigned int *

The debug console has its own printf/scanf/putchar/getchar functions which are defined in the header file.

```
int DbgConsole_Printf(const char *fmt_s, ...);
int DbgConsole_Putchar(int ch);
int DbgConsole_Scanf(char *fmt_ptr, ...);
int DbgConsole_Getchar(void);
```

This utility supports selecting toolchain's printf/scanf or the MCUXpresso SDK printf/scanf.

```
#if SDK_DEBUGCONSOLE == DEBUGCONSOLE_DISABLE /* Disable debug console */
#define PRINTF
#define SCANF
#define PUTCHAR
#define GETCHAR
#elif SDK_DEBUGCONSOLE == DEBUGCONSOLE_REDIRECT_TO_SDK /* Select printf, scanf, putchar, getchar of SDK
      version. */
#define PRINTF DbgConsole_Printf
#define SCANF DbgConsole_Scanf
#define PUTCHAR DbgConsole_Putchar
#define GETCHAR DbgConsole_Getchar
#elif SDK_DEBUGCONSOLE == DEBUGCONSOLE_REDIRECT_TO_TOOLCHAIN /* Select printf, scanf, putchar, getchar of
      toolchain. */
#define PRINTF printf
#define SCANF scanf
#define PUTCHAR putchar
#define GETCHAR getchar
#endif /* SDK_DEBUGCONSOLE */
```

Typical use case

# 27.2.3 SDK\_DEBUGCONSOLE and SDK\_DEBUGCONSOLE\_UART

There are two macros SDK\_DEBUGCONSOLE and SDK\_DEBUGCONSOLE\_UART added to configure PRINTF and low level output perihperal.

- The macro SDK\_DEBUGCONSOLE is used for forntend. Whether debug console redirect to toolchain or SDK or disabled, it decides which is the frontend of the debug console, Tool chain or SDK. The function can be set by the macro SDK\_DEBUGCONSOLE.
- The macro SDK\_DEBUGCONSOLE\_UART is used for backend. It is use to decide whether provide low level IO implementation to toolchain printf and scanf. For example, within MCUXpresso, if the macro SDK\_DEBUGCONSOLE\_UART is defined, \_\_sys\_write and \_\_sys\_readc will be used when \_\_REDLIB\_\_ is defined; \_write and \_read will be used in other cases. The macro does not specifically refer to the perihpheral "UART". It refers to the external perihperal similar to UART, like as USB CDC, UART, SWO, etc. So if the macro SDK\_DEBUGCONSOLE\_UART is not defined when tool-chain printf is calling, the semihosting will be used.

The following the matrix show the effects of SDK\_DEBUGCONSOLE and SDK\_DEBUGCONSOLE\_-UART on PRINTF and printf. The green mark is the default setting of the debug console.

SDK_DEBUGCONSOLE	SDK_DEBUGCONSOLE_UART	PRINTF	printf
DEBUGCONSOLE REDIRECT_TO_SDK	defined	Low level peripheral*	Low level periphera
DEBUGCONSOLE REDIRECT_TO_SDK	undefined	Low level peripheral*	semihost
DEBUGCONSOLE REDIRECT_TO_TO- OLCHAIN	defined	Low level peripheral*	Low level periphera
DEBUGCONSOLE REDIRECT_TO_TO- OLCHAIN	undefined	semihost	semihost
DEBUGCONSOLE DISABLE	defined	No ouput	Low level periphera
DEBUGCONSOLE DISABLE	undefined	No ouput	semihost

<sup>\*</sup> the low level peripheral could be USB CDC, UART, or SWO, and so on.

# Typical use case

# Some examples use the PUTCHAR & GETCHAR function

ch = GETCHAR(); PUTCHAR(ch);

MCUXpresso SDK API Reference Manual

# Some examples use the PRINTF function

Statement prints the string format.

```
PRINTF("%s %s\r\n", "Hello", "world!");
```

Statement prints the hexadecimal format/

```
PRINTF("0x%02X hexadecimal number equivalents 255", 255);
```

Statement prints the decimal floating point and unsigned decimal.

```
PRINTF("Execution timer: %s\n\rTime: %u ticks %2.5f milliseconds\n\rDONE\n\r", "1 day", 86400, 86.4);
```

# Some examples use the SCANF function

```
PRINTF("Enter a decimal number: ");
SCANF("%d", &i);
PRINTF("\r\nYou have entered %d.\r\n", i, i);
PRINTF("Enter a hexadecimal number: ");
SCANF("%x", &i);
PRINTF("\r\nYou have entered 0x%X (%d).\r\n", i, i);
```

# Print out failure messages using MCUXpresso SDK \_\_assert\_func:

```
void __assert_func(const char *file, int line, const char *func, const char *failedExpr)
{
    PRINTF("ASSERT ERROR \" %s \": file \"%s\" Line \"%d\" function name \"%s\" \n", failedExpr, file
        , line, func);
    for (;;)
    {}
}
```

## Note:

To use 'printf' and 'scanf' for GNUC Base, add file 'fsl\_sbrk.c' in path: ..\{package}\devices\{subset}\utilities\fsl\_sbrk.c to your project.

## **Macros**

- #define DEBUGCONSOLE\_REDIRECT\_TO\_TOOLCHAIN 0U
  - Definition select redirect toolchain printf, scanf to uart or not.
- #define DEBUGCONSOLE REDIRECT TO SDK 1U
  - Select SDK version printf, scanf.
- #define DEBUGCONSOLE DISABLE 2U

Disable debugconsole function.

- #define SDK\_DEBUGCONSOLE DEBUGCONSOLE\_REDIRECT\_TO\_SDK
  - Definition to select sdk or toolchain printf, scanf.
- #define PRINTF DbgConsole Printf

Definition to select redirect toolchain printf, scanf to uart or not.

#### MCUXpresso SDK API Reference Manual

## **Macro Definition Documentation**

# **Typedefs**

• typedef void(\* printfCb )(char \*buf, int32\_t \*indicator, char val, int len)

A function pointer which is used when format printf log.

# **Functions**

- int StrFormatPrintf (const char \*fmt, va\_list ap, char \*buf, printfCb cb)

  This function outputs its parameters according to a formatted string.
- int StrFormatScanf (const char \*line\_ptr, char \*format, va\_list args\_ptr)

  Converts an input line of ASCII characters based upon a provided string format.

## **Variables**

 serial\_handle\_t g\_serialHandle serial manager handle

## Initialization

• status\_t DbgConsole\_Init (uint8\_t instance, uint32\_t baudRate, serial\_port\_type\_t device, uint32\_t clkSrcFreq)

Initializes the peripheral used for debug messages.

status\_t DbgConsole\_Deinit (void)

De-initializes the peripheral used for debug messages.

status\_t DbgConsole\_EnterLowpower (void)

Prepares to enter low power consumption.

status\_t DbgConsole\_ExitLowpower (void)

Restores from low power consumption.

• int DbgConsole\_Printf (const char \*fmt\_s,...)

Writes formatted output to the standard output stream.

• int DbgConsole\_Putchar (int ch)

Writes a character to stdout.

• int DbgConsole\_Scanf (char \*formatString,...)

Reads formatted data from the standard input stream.

• int DbgConsole\_Getchar (void)

Reads a character from standard input.

• int DbgConsole\_BlockingPrintf (const char \*formatString,...)

Writes formatted output to the standard output stream with the blocking mode.

• status\_t DbgConsole\_Flush (void)

Debug console flush.

## **Macro Definition Documentation**

# 27.4.1 #define DEBUGCONSOLE\_REDIRECT\_TO\_TOOLCHAIN 0U

Select toolchain printf and scanf.

# 27.4.2 #define DEBUGCONSOLE\_REDIRECT\_TO\_SDK 1U

# 27.4.3 #define DEBUGCONSOLE DISABLE 2U

# 27.4.4 #define SDK DEBUGCONSOLE DEBUGCONSOLE\_REDIRECT\_TO\_SDK

The macro only support to be redefined in project setting.

# 27.4.5 #define PRINTF DbgConsole\_Printf

if SDK\_DEBUGCONSOLE defined to 0,it represents select toolchain printf, scanf. if SDK\_DEBUGCONSOLE defined to 1,it represents select SDK version printf, scanf. if SDK\_DEBUGCONSOLE defined to 2,it represents disable debugconsole function.

# **Function Documentation**

# 27.5.1 status\_t DbgConsole\_Init ( uint8\_t instance, uint32\_t baudRate, serial\_port\_type\_t device, uint32 t clkSrcFreq )

Call this function to enable debug log messages to be output via the specified peripheral initialized by the serial manager module. After this function has returned, stdout and stdin are connected to the selected peripheral.

## Parameters

instance	The instance of the module. If the device is kSerialPort_Uart, the instance is UART peripheral instance. The UART hardware peripheral type is determined by UART adapter. For example, if the instance is 1, if the lpuart_adapter.c is added to the current project, the UART periheral is LPUART1. If the uart_adapter.c is added to the current project, the UART periheral is UART1.	
	restriction project, and the restriction of the res	
baudRate	The desired baud rate in bits per second.	
device	Low level device type for the debug console, can be one of the following.  • kSerialPort_Uart,  • kSerialPort_UsbCdc	

#### Returns

Indicates whether initialization was successful or not.

#### Return values

kStatus_Success Execution	successfully
---------------------------	--------------

# 27.5.2 status\_t DbgConsole\_Deinit ( void )

Call this function to disable debug log messages to be output via the specified peripheral initialized by the serial manager module.

### Returns

Indicates whether de-initialization was successful or not.

# 27.5.3 status\_t DbgConsole\_EnterLowpower ( void )

This function is used to prepare to enter low power consumption.

#### Returns

Indicates whether de-initialization was successful or not.

# 27.5.4 status\_t DbgConsole\_ExitLowpower ( void )

This function is used to restore from low power consumption.

## Returns

Indicates whether de-initialization was successful or not.

# 27.5.5 int DbgConsole\_Printf ( const char \* fmt\_s, ... )

Call this function to write a formatted output to the standard output stream.

## MCUXpresso SDK API Reference Manual

#### **Parameters**

fmt_s	Format control string.
-------	------------------------

## Returns

Returns the number of characters printed or a negative value if an error occurs.

# 27.5.6 int DbgConsole\_Putchar (int ch)

Call this function to write a character to stdout.

**Parameters** 

ch	Character to be written.
----	--------------------------

### Returns

Returns the character written.

# 27.5.7 int DbgConsole\_Scanf ( char \* formatString, ... )

Call this function to read formatted data from the standard input stream.

## Note

Due the limitation in the BM OSA environment (CPU is blocked in the function, other tasks will not be scheduled), the function cannot be used when the DEBUG\_CONSOLE\_TRANSFER\_NON\_B-LOCKING is set in the BM OSA environment. And an error is returned when the function called in this case. The suggestion is that polling the non-blocking function DbgConsole\_TryGetchar to get the input char.

# Parameters

formatString	Format control string.
--------------	------------------------

#### Returns

Returns the number of fields successfully converted and assigned.

MCUXpresso SDK API Reference Manual

# 27.5.8 int DbgConsole\_Getchar (void )

Call this function to read a character from standard input.

Note

Due the limitation in the BM OSA environment (CPU is blocked in the function, other tasks will not be scheduled), the function cannot be used when the DEBUG\_CONSOLE\_TRANSFER\_NON\_B-LOCKING is set in the BM OSA environment. And an error is returned when the function called in this case. The suggestion is that polling the non-blocking function DbgConsole\_TryGetchar to get the input char.

#### Returns

Returns the character read.

# 27.5.9 int DbgConsole\_BlockingPrintf ( const char \* formatString, ... )

Call this function to write a formatted output to the standard output stream with the blocking mode. The function will send data with blocking mode no matter the DEBUG\_CONSOLE\_TRANSFER\_NON\_BL-OCKING set or not. The function could be used in system ISR mode with DEBUG\_CONSOLE\_TRANSFER\_NON\_BLOCKING set.

#### **Parameters**

formatString	Format control string.
--------------	------------------------

### Returns

Returns the number of characters printed or a negative value if an error occurs.

# 27.5.10 status\_t DbgConsole\_Flush ( void )

Call this function to wait the tx buffer empty. If interrupt transfer is using, make sure the global IRQ is enable before call this function This function should be called when 1, before enter power down mode 2, log is required to print to terminal immediately

## Returns

Indicates whether wait idle was successful or not.

# 27.5.11 int StrFormatPrintf ( const char \* fmt, va\_list ap, char \* buf, printfCb cb )

Note

I/O is performed by calling given function pointer using following (\*func\_ptr)(c);

# **Parameters**

in	fmt	Format string for printf.
in	ар	Arguments to printf.
in	buf	pointer to the buffer
	cb	print callbck function pointer

# Returns

Number of characters to be print

# 27.5.12 int StrFormatScanf ( const char \* line\_ptr, char \* format, va\_list args\_ptr )

# Parameters

in	line_ptr	The input line of ASCII data.
in	format	Format first points to the format string.
in	args_ptr	The list of parameters.

# Returns

Number of input items converted and assigned.

# Return values

IO_EOF	When line_ptr is empty string "".

# **Chapter 28 CODEC codec Driver**

# **Overview**

The MCUXpresso SDK provides a codec abstraction driver interface to access codec register.

# **Modules**

• codec common Driver

# codec common Driver

# 28.2.1 Overview

The codec common driver provide codec control abstraction interface.

### **Data Structures**

```
    struct codec_config_t
        Initialize structure of the codec. More...
    struct codec_capability_t
        codec capability More...
    struct codec_handle_t
        Codec handle definition. More...
```

## **Macros**

• #define CODEC\_VOLUME\_MAX\_VALUE (0x80U) codec maximum volume range

## **Enumerations**

```
kCODEC AudioSampleRate8KHz = 8000U,
 kCODEC_AudioSampleRate11025Hz = 11025U,
 kCODEC AudioSampleRate12KHz = 12000U,
 kCODEC_AudioSampleRate16KHz = 16000U,
 kCODEC AudioSampleRate22050Hz = 22050U,
 kCODEC AudioSampleRate24KHz = 24000U,
 kCODEC_AudioSampleRate32KHz = 32000U,
 kCODEC_AudioSampleRate44100Hz = 44100U,
 kCODEC AudioSampleRate48KHz = 48000U,
 kCODEC_AudioSampleRate96KHz = 96000U,
 kCODEC_AudioSampleRate192KHz = 192000U,
 kCODEC AudioSampleRate384KHz = 384000U }
    audio sample rate definition
• enum {
 kCODEC_AudioBitWidth16bit = 16U,
 kCODEC_AudioBitWidth20bit = 20U,
 kCODEC AudioBitWidth24bit = 24U,
 kCODEC AudioBitWidth32bit = 32U }
    audio bit width
enum codec_module_t {
 kCODEC ModuleADC = 0U,
 kCODEC\_ModuleDAC = 1U,
 kCODEC_ModulePGA = 2U,
 kCODEC ModuleHeadphone = 3U,
 kCODEC_ModuleSpeaker = 4U,
 kCODEC_ModuleLinein = 5U,
 kCODEC ModuleLineout = 6U,
 kCODEC_ModuleVref = 7U
 kCODEC ModuleMicbias = 8U,
 kCODEC_ModuleMic = 9U,
 kCODEC_ModuleI2SIn = 10U,
 kCODEC_ModuleI2SOut = 11U,
 kCODEC_ModuleMxier = 12U }
    audio codec module

    enum codec module ctrl cmd t { kCODEC ModuleSwitchI2SInInterface = 0U }

    audio codec module control cmd
enum {
 kCODEC ModuleI2SInInterfacePCM = 0U,
 kCODEC_ModuleI2SInInterfaceDSD = 1U }
    audio codec module digital interface
• enum {
 kCODEC RecordSourceDifferentialLine = 1U,
 kCODEC_RecordSourceLineInput = 2U,
 kCODEC RecordSourceDifferentialMic = 4U,
 kCODEC RecordSourceDigitalMic = 8U,
 kCODEC_RecordSourceSingleEndMic = 16U }
```

MCUXpresso SDK API Reference Manual

```
audio codec module record source value
• enum {
 kCODEC_RecordChannelLeft1 = 1U,
 kCODEC_RecordChannelLeft2 = 2U,
 kCODEC RecordChannelLeft3 = 4U,
 kCODEC_RecordChannelRight1 = 1U,
 kCODEC_RecordChannelRight2 = 2U,
 kCODEC_RecordChannelRight3 = 4U,
 kCODEC RecordChannelDifferentialPositive1 = 1U,
 kCODEC RecordChannelDifferentialPositive2 = 2U,
 kCODEC_RecordChannelDifferentialPositive3 = 4U,
 kCODEC RecordChannelDifferentialNegative1 = 8U,
 kCODEC RecordChannelDifferentialNegative2 = 16U,
 kCODEC_RecordChannelDifferentialNegative3 = 32U }
    audio codec record channel
• enum {
 kCODEC_PlaySourcePGA = 1U,
 kCODEC_PlaySourceInput = 2U,
 kCODEC PlaySourceDAC = 4U,
 kCODEC_PlaySourceMixerIn = 1U,
 kCODEC PlaySourceMixerInLeft = 2U,
 kCODEC_PlaySourceMixerInRight = 4U,
 kCODEC_PlaySourceAux = 8U }
    audio codec module play source value

    enum {

 kCODEC_PlayChannelHeadphoneLeft = 1U,
 kCODEC_PlayChannelHeadphoneRight = 2U,
 kCODEC_PlayChannelSpeakerLeft = 4U,
 kCODEC_PlayChannelSpeakerRight = 8U,
 kCODEC_PlayChannelLineOutLeft = 16U,
 kCODEC_PlayChannelLineOutRight = 32U,
 kCODEC_PlayChannelLeft0 = 1U,
 kCODEC PlayChannelRight0 = 2U,
 kCODEC_PlayChannelLeft1 = 4U,
 kCODEC_PlayChannelRight1 = 8U,
 kCODEC_PlayChannelLeft2 = 16U,
 kCODEC PlayChannelRight2 = 32U,
 kCODEC_PlayChannelLeft3 = 64U,
 kCODEC_PlayChannelRight3 = 128U }
    codec play channel
• enum {
```

```
kCODEC SupportModuleADC = 1U << 0U,
kCODEC_SupportModuleDAC = 1U << 1U,
kCODEC SupportModulePGA = 1U << 2U,
kCODEC_SupportModuleHeadphone = 1U << 3U,
kCODEC SupportModuleSpeaker = 1U << 4U,
kCODEC SupportModuleLinein = 1U << 5U,
kCODEC_SupportModuleLineout = 1U << 6U,
kCODEC_SupportModuleVref = 1U << 7U,
kCODEC SupportModuleMicbias = 1U << 8U,
kCODEC SupportModuleMic = 1U << 9U,
kCODEC_SupportModuleI2SIn = 1U << 10U,
kCODEC SupportModuleI2SOut = 1U << 11U,
kCODEC_SupportModuleMixer = 1U << 12U,
kCODEC SupportModuleI2SInSwitchInterface = 1U << 13U,
kCODEC_SupportPlayChannelLeft0 = 1U << 0U,
kCODEC SupportPlayChannelRight0 = 1U << 1U,
kCODEC SupportPlayChannelLeft1 = 1U << 2U,
kCODEC_SupportPlayChannelRight1 = 1U << 3U,
kCODEC_SupportPlayChannelLeft2 = 1U << 4U,
kCODEC SupportPlayChannelRight2 = 1U << 5U,
kCODEC_SupportPlayChannelLeft3 = 1U << 6U,
kCODEC SupportPlayChannelRight3 = 1U << 7U,
kCODEC_SupportPlaySourcePGA = 1U << 8U,
kCODEC SupportPlaySourceInput = 1U << 9U,
kCODEC SupportPlaySourceDAC = 1U << 10U,
kCODEC_SupportPlaySourceMixerIn = 1U << 11U,
kCODEC_SupportPlaySourceMixerInLeft = 1U << 12U,
kCODEC SupportPlaySourceMixerInRight = 1U << 13U,
kCODEC_SupportPlaySourceAux = 1U << 14U,
kCODEC_SupportRecordSourceDifferentialLine = 1U << 0U,
kCODEC_SupportRecordSourceLineInput = 1U << 1U,
kCODEC SupportRecordSourceDifferentialMic = 1U << 2U,
kCODEC SupportRecordSourceDigitalMic = 1U << 3U,
kCODEC_SupportRecordSourceSingleEndMic = 1U << 4U,
kCODEC SupportRecordChannelLeft1 = 1U << 6U,
kCODEC SupportRecordChannelLeft2 = 1U << 7U,
kCODEC_SupportRecordChannelLeft3 = 1U << 8U,
kCODEC_SupportRecordChannelRight1 = 1U << 9U,
kCODEC SupportRecordChannelRight2 = 1U << 10U,
kCODEC SupportRecordChannelRight3 = 1U << 11U }
  audio codec capability
```

MCUXpresso SDK API Reference Manual

# **Functions**

- status\_t CODEC\_Init (codec\_handle\_t \*handle, codec\_config\_t \*config)

  Codec initilization.
- status\_t CODEC\_Deinit (codec\_handle\_t \*handle) Codec de-initilization.
- status\_t CODEC\_SetFormat (codec\_handle\_t \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)

set audio data format.

• status\_t CODEC\_ModuleControl (codec\_handle\_t \*handle, codec\_module\_ctrl\_cmd\_t cmd, uint32\_t data)

codec module control.

codec set record channel.

- status\_t CODEC\_SetVolume (codec\_handle\_t \*handle, uint32\_t channel, uint32\_t volume) set audio codec pl volume.
- status\_t CODEC\_SetMute (codec\_handle\_t \*handle, uint32\_t channel, bool mute) set audio codec module mute.
- status\_t CODEC\_SetPower (codec\_handle\_t \*handle, codec\_module\_t module, bool powerOn) set audio codec power.
- status\_t CODEC\_SetRecord (codec\_handle\_t \*handle, uint32\_t recordSource) codec set record source.
- status\_t CODEC\_SetRecordChannel (codec\_handle\_t \*handle, uint32\_t leftRecordChannel, uint32-\_t rightRecordChannel)
- status\_t CODEC\_SetPlay (codec\_handle\_t \*handle, uint32\_t playSource) codec set play source.

## **Driver version**

• #define FSL\_CODEC\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 1)) CLOCK driver version 2.2.1.

#### 28.2.2 Data Structure Documentation

### 28.2.2.1 struct codec config t

### **Data Fields**

- uint32\_t codecDevType codec type
- void \* codecDevConfig

Codec device specific configuration.

# 28.2.2.2 struct codec\_capability\_t

## **Data Fields**

- uint32\_t codecModuleCapability codec module capability
- uint32\_t codecPlayCapability codec play capability
- uint32\_t codecRecordCapability
   codec record capability

# 28.2.2.3 struct \_codec\_handle

codec handle declaration

 Application should allocate a buffer with CODEC\_HANDLE\_SIZE for handle definition, such as uint8\_t codecHandleBuffer[CODEC\_HANDLE\_SIZE]; codec\_handle\_t \*codecHandle = codec-HandleBuffer;

#### **Data Fields**

- codec\_config\_t \* codecConfig codec configuration function pointer
- const codec\_capability\_t \* codecCapability codec capability
- uint8\_t codecDevHandle [HAL\_CODEC\_HANDLER\_SIZE]

  codec device handle

# 28.2.3 Macro Definition Documentation

# 28.2.3.1 #define FSL\_CODEC\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 1))

# 28.2.4 Enumeration Type Documentation

## 28.2.4.1 anonymous enum

#### Enumerator

*kStatus\_CODEC\_NotSupport* CODEC not support status.

kStatus\_CODEC\_DeviceNotRegistered CODEC device register failed status.

kStatus\_CODEC\_I2CBusInitialFailed CODEC i2c bus initialization failed status.

kStatus\_CODEC\_I2CCommandTransferFailed CODEC i2c bus command transfer failed status.

# 28.2.4.2 enum codec\_audio\_protocol\_t

### Enumerator

kCODEC\_Bus12S 12S type.
kCODEC\_BusLeftJustified Left justified mode.
kCODEC\_BusRightJustified Right justified mode.
kCODEC\_BusPCMA DSP/PCM A mode.
kCODEC\_BusPCMB DSP/PCM B mode.
kCODEC\_BusTDM TDM mode.

# 28.2.4.3 anonymous enum

#### Enumerator

kCODEC\_AudioSampleRate11025Hz Sample rate 1025 Hz.
kCODEC\_AudioSampleRate12KHz Sample rate 12000 Hz.
kCODEC\_AudioSampleRate16KHz Sample rate 16000 Hz.
kCODEC\_AudioSampleRate2050Hz Sample rate 22050 Hz.
kCODEC\_AudioSampleRate24KHz Sample rate 24000 Hz.
kCODEC\_AudioSampleRate32KHz Sample rate 32000 Hz.
kCODEC\_AudioSampleRate44100Hz Sample rate 44100 Hz.
kCODEC\_AudioSampleRate48KHz Sample rate 48000 Hz.
kCODEC\_AudioSampleRate96KHz Sample rate 96000 Hz.
kCODEC\_AudioSampleRate192KHz Sample rate 192000 Hz.
kCODEC\_AudioSampleRate192KHz Sample rate 384000 Hz.
kCODEC\_AudioSampleRate384KHz Sample rate 384000 Hz.

# 28.2.4.4 anonymous enum

#### Enumerator

kCODEC\_AudioBitWidth16bit
 kCODEC\_AudioBitWidth20bit
 kCODEC\_AudioBitWidth24bit
 audio bit width 20
 audio bit width 24
 audio bit width 32

## 28.2.4.5 enum codec\_module\_t

## Enumerator

kCODEC\_ModuleADC codec module ADC
 kCODEC\_ModuleDAC codec module DAC
 kCODEC\_ModulePGA codec module PGA
 kCODEC ModuleHeadphone codec module headphone

#### MCUXpresso SDK API Reference Manual

kCODEC\_ModuleSpeaker codec module speaker

kCODEC ModuleLinein codec module linein

kCODEC\_ModuleLineout codec module lineout

kCODEC\_ModuleVref codec module VREF

kCODEC\_ModuleMicbias codec module MIC BIAS

kCODEC ModuleMic codec module MIC

kCODEC\_ModuleI2SIn codec module I2S in

kCODEC\_ModuleI2SOut codec module I2S out

kCODEC ModuleMxier codec module mixer

## 28.2.4.6 enum codec\_module\_ctrl\_cmd\_t

#### Enumerator

kCODEC\_ModuleSwitchI2SInInterface module digital interface siwtch.

# 28.2.4.7 anonymous enum

#### Enumerator

**kCODEC\_Module12SInInterfacePCM** Pcm interface. **kCODEC\_Module12SInInterfaceDSD** DSD interface.

# 28.2.4.8 anonymous enum

### Enumerator

kCODEC\_RecordSourceDifferentialLine record source from differential line

kCODEC\_RecordSourceLineInput record source from line input

kCODEC\_RecordSourceDifferentialMic record source from differential mic

kCODEC\_RecordSourceDigitalMic record source from digital microphone

kCODEC\_RecordSourceSingleEndMic record source from single microphone

## 28.2.4.9 anonymous enum

#### Enumerator

kCODEC\_RecordChannelLeft1 left record channel 1

kCODEC\_RecordChannelLeft2 left record channel 2

kCODEC RecordChannelLeft3 left record channel 3

kCODEC\_RecordChannelRight1 right record channel 1

kCODEC\_RecordChannelRight2 right record channel 2

kCODEC RecordChannelRight3 right record channel 3

kCODEC\_RecordChannelDifferentialPositive1 differential positive record channel 1

MCUXpresso SDK API Reference Manual

kCODEC\_RecordChannelDifferentialPositive2 differential positive record channel 2
kCODEC\_RecordChannelDifferentialPositive3 differential positive record channel 3
kCODEC\_RecordChannelDifferentialNegative1 differential negative record channel 1
kCODEC\_RecordChannelDifferentialNegative2 differential negative record channel 2
kCODEC\_RecordChannelDifferentialNegative3 differential negative record channel 3

# 28.2.4.10 anonymous enum

#### Enumerator

kCODEC\_PlaySourcePGA play source PGA, bypass ADC
 kCODEC\_PlaySourceInput play source Input3
 kCODEC\_PlaySourceMixerIn play source mixer in
 kCODEC\_PlaySourceMixerInLeft play source mixer in left
 kCODEC\_PlaySourceMixerInRight play source mixer in right
 kCODEC\_PlaySourceAux play source mixer in AUx

# 28.2.4.11 anonymous enum

### Enumerator

kCODEC\_PlayChannelHeadphoneLeft play channel headphone left
kCODEC\_PlayChannelHeadphoneRight play channel headphone right
kCODEC\_PlayChannelSpeakerLeft play channel speaker left
kCODEC\_PlayChannelSpeakerRight play channel speaker right
kCODEC\_PlayChannelLineOutLeft play channel lineout left
kCODEC\_PlayChannelLineOutRight play channel lineout right
kCODEC\_PlayChannelLeft0 play channel left0
kCODEC\_PlayChannelRight0 play channel right0
kCODEC\_PlayChannelLeft1 play channel left1
kCODEC\_PlayChannelLeft1 play channel right1
kCODEC\_PlayChannelLeft2 play channel left2
kCODEC\_PlayChannelLeft2 play channel right2
kCODEC\_PlayChannelRight2 play channel right3
kCODEC\_PlayChannelLeft3 play channel left3
kCODEC\_PlayChannelRight3 play channel right3

# 28.2.4.12 anonymous enum

#### Enumerator

kCODEC\_SupportModuleADC
 kCODEC\_SupportModuleDAC
 kCODEC\_SupportModulePGA
 kCODEC\_SupportModulePGA
 kCODEC\_SupportModuleHeadphone
 codec capability of module PGA
 kCODEC\_SupportModuleHeadphone
 codec capability of module headphone

```
kCODEC SupportModuleSpeaker codec capability of module speaker
kCODEC_SupportModuleLinein codec capability of module linein
kCODEC SupportModuleLineout codec capability of module lineout
kCODEC_SupportModuleVref codec capability of module vref
kCODEC SupportModuleMicbias codec capability of module mic bias
kCODEC SupportModuleMic codec capability of module mic bias
kCODEC_SupportModuleI2SIn codec capability of module I2S in
kCODEC_SupportModuleI2SOut codec capability of module I2S out
kCODEC SupportModuleMixer codec capability of module mixer
kCODEC SupportModuleI2SInSwitchInterface codec capability of module I2S in switch interface
kCODEC SupportPlayChannelLeft0 codec capability of play channel left 0
kCODEC_SupportPlayChannelRight0 codec capability of play channel right 0
kCODEC SupportPlayChannelLeft1 codec capability of play channel left 1
kCODEC_SupportPlayChannelRight1 codec capability of play channel right 1
kCODEC SupportPlayChannelLeft2 codec capability of play channel left 2
kCODEC SupportPlayChannelRight2 codec capability of play channel right 2
kCODEC_SupportPlayChannelLeft3 codec capability of play channel left 3
kCODEC_SupportPlayChannelRight3 codec capability of play channel right 3
kCODEC SupportPlaySourcePGA codec capability of set playback source PGA
kCODEC_SupportPlaySourceInput codec capability of set playback source INPUT
kCODEC SupportPlaySourceDAC codec capability of set playback source DAC
kCODEC_SupportPlaySourceMixerIn codec capability of set play source Mixer in
kCODEC SupportPlaySourceMixerInLeft codec capability of set play source Mixer in left
kCODEC SupportPlaySourceMixerInRight codec capability of set play source Mixer in right
kCODEC_SupportPlaySourceAux codec capability of set play source aux
kCODEC_SupportRecordSourceDifferentialLine codec capability of record source differential line
kCODEC_SupportRecordSourceLineInput codec capability of record source line input
kCODEC_SupportRecordSourceDifferentialMic codec capability of record source differential mic
kCODEC_SupportRecordSourceDigitalMic codec capability of record digital mic
kCODEC SupportRecordSourceSingleEndMic codec capability of single end mic
kCODEC_SupportRecordChannelLeft1 left record channel 1
kCODEC SupportRecordChannelLeft2 left record channel 2
kCODEC SupportRecordChannelLeft3 left record channel 3
kCODEC_SupportRecordChannelRight1 right record channel 1
kCODEC_SupportRecordChannelRight2 right record channel 2
kCODEC_SupportRecordChannelRight3 right record channel 3
```

#### 28.2.5 Function Documentation

28.2.5.1 status\_t CODEC Init ( codec handle t \* handle, codec\_config\_t \* config\_)

#### **MCUXpresso SDK API Reference Manual**

#### codec common Driver

#### **Parameters**

handle	codec handle.
config	codec configurations.

#### Returns

kStatus\_Success is success, else de-initial failed.

### 28.2.5.2 status\_t CODEC\_Deinit ( codec\_handle\_t \* handle )

#### **Parameters**

handle	codec handle.
--------	---------------

#### Returns

kStatus\_Success is success, else de-initial failed.

# 28.2.5.3 status\_t CODEC\_SetFormat ( codec\_handle\_t \* handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth )

#### **Parameters**

handle	codec handle.
mclk	master clock frequency in HZ.
sampleRate	sample rate in HZ.
bitWidth	bit width.

#### Returns

kStatus\_Success is success, else configure failed.

# 28.2.5.4 status\_t CODEC\_ModuleControl ( codec\_handle\_t \* handle, codec\_module\_ctrl\_cmd\_t cmd, uint32\_t data )

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature.

#### **MCUXpresso SDK API Reference Manual**

#### **Parameters**

handle	codec handle.
cmd	module control cmd, reference _codec_module_ctrl_cmd.
data	value to write, when cmd is kCODEC_ModuleRecordSourceChannel, the data should be a value combine of channel and source, please reference macro CODEC_MOD-ULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN), reference codec specific driver for detail configurations.

#### Returns

kStatus\_Success is success, else configure failed.

# 28.2.5.5 status\_t CODEC\_SetVolume ( codec\_handle\_t \* handle, uint32\_t channel, uint32\_t volume )

#### **Parameters**

handle	codec handle.
channel	audio codec play channel, can be a value or combine value of _codec_play_channel.
volume	volume value, support $0 \sim 100$ , 0 is mute, 100 is the maximum volume value.

#### Returns

kStatus\_Success is success, else configure failed.

# 28.2.5.6 status\_t CODEC\_SetMute ( codec\_handle\_t \* handle, uint32\_t channel, bool mute )

#### Parameters

handle	codec handle.
channel	audio codec play channel, can be a value or combine value of _codec_play_channel.
mute	true is mute, false is unmute.

#### Returns

kStatus\_Success is success, else configure failed.

# MCUXpresso SDK API Reference Manual

codec common Driver

28.2.5.7 status\_t CODEC\_SetPower ( codec\_handle\_t \* handle, codec\_module\_t module, bool powerOn )

#### **Parameters**

handle	codec handle.
module	audio codec module.
powerOn	true is power on, false is power down.

#### Returns

kStatus\_Success is success, else configure failed.

## 28.2.5.8 status\_t CODEC\_SetRecord ( codec\_handle\_t \* handle, uint32\_t recordSource )

#### **Parameters**

handle	codec handle.
recordSource	audio codec record source, can be a value or combine value of _codec_record_source.

#### Returns

kStatus\_Success is success, else configure failed.

# 28.2.5.9 status\_t CODEC\_SetRecordChannel ( codec\_handle\_t \* handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)

#### **Parameters**

hand	dle	codec handle.
		audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.
		audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

#### Returns

kStatus\_Success is success, else configure failed.

### 28.2.5.10 status\_t CODEC\_SetPlay ( codec\_handle\_t \* handle, uint32\_t playSource )

NXP Semiconductors 449

#### **MCUXpresso SDK API Reference Manual**

## codec common Driver

## Parameters

handle	codec handle.
playSource	audio codec play source, can be a value or combine value of _codec_play_source.

### Returns

kStatus\_Success is success, else configure failed.

# Chapter 29 Serial\_Manager

This chapter describes the programming interface of the serial manager component.

The serial manager component provides a series of APIs to operate different serial port types. The port types it supports are UART, USB CDC and SWO.

# Chapter 30 Ecspi cmsis driver

This section describes the programming interface of the ecspi Cortex Microcontroller Software Interface Standard (CMSIS) driver. And this driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage methord please refer to http://www.keil.-com/pack/doc/cmsis/Driver/html/index.html.

## **Function groups**

### 30.1.1 ECSPI CMSIS GetVersion Operation

This function group will return the ECSPI CMSIS Driver version to user.

## 30.1.2 ECSPI CMSIS GetCapabilities Operation

This function group will return the capabilities of this driver.

## 30.1.3 ECSPI CMSIS Initialize and Uninitialize Operation

This function will initialize and uninitialize the instance in master mode or slave mode. And this API must be called before you configure an instance or after you Deinit an instance. The right steps to start an instance is that you must initialize the instance which been slected firstly, then you can power on the instance. After these all have been done, you can configure the instance by using control operation. If you want to Uninitialize the instance, you must power off the instance first.

# 30.1.4 ECSPI CMSIS Transfer Operation

This function group controls the transfer, master send/receive data, and slave send/receive data.

# 30.1.5 ECSPI CMSIS Status Operation

This function group gets the ecspi transfer status.

### Typical use case

### 30.1.6 ECSPI CMSIS Control Operation

This function can select instance as master mode or slave mode, set baudrate for master mode transfer, get current baudrate of master mode transfer, set transfer data bits and set other control command.

## Typical use case

### 30.2.1 Master Operation

```
/* Variables */
uint8_t masterRxData[TRANSFER_SIZE] = {0U};
uint8_t masterTxData[TRANSFER_SIZE] = {0U};

/*ECSPI master init*/
Driver_SPI0.Initialize(ECSPI_MasterSignalEvent_t);
Driver_SPI0.PowerControl(ARM_POWER_FULL);
Driver_SPI0.Control(ARM_SPI_MODE_MASTER, TRANSFER_BAUDRATE);

/* Start master transfer */
Driver_SPI0.Transfer(masterTxData, masterRxData, TRANSFER_SIZE);

/* Master power off */
Driver_SPI0.PowerControl(ARM_POWER_OFF);

/* Master uninitialize */
Driver_SPI0.Uninitialize();
```

## 30.2.2 Slave Operation

```
/* Variables */
uint8_t slaveRxData[TRANSFER_SIZE] = {0U};
uint8_t slaveTxData[TRANSFER_SIZE] = {0U};

/*DSPI slave init*/
Driver_SPI2.Initialize(ECSPI_SlaveSignalEvent_t);
Driver_SPI2.PowerControl(ARM_POWER_FULL);
Driver_SPI2.Control(ARM_SPI_MODE_SLAVE, false);

/* Start slave transfer */
Driver_SPI2.Transfer(slaveTxData, slaveRxData, TRANSFER_SIZE);

/* slave power off */
Driver_SPI2.PowerControl(ARM_POWER_OFF);

/* slave uninitialize */
Driver_SPI2.Uninitialize();
```

# Chapter 31 I2c cmsis driver

This section describes the programming interface of the I2C Cortex Microcontroller Software Interface Standard (CMSIS) driver. This driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage methord see <a href="http://www.keil.-com/pack/doc/cmsis/Driver/html/index.html">http://www.keil.-com/pack/doc/cmsis/Driver/html/index.html</a>.

The I2C CMSIS driver includes transactional APIs.

Transactional APIs are transaction target high-level APIs. The transactional APIs can be used to enable the peripheral quickly and also in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code accessing the hardware registers.

#### **12C CMSIS Driver**

## 31.1.1 Master Operation in interrupt transactional method

# 31.1.2 Slave Operation in interrupt transactional method

```
void I2C_SlaveSignalEvent_t(uint32_t event)
{
    /* Transfer done */
    if (event == ARM_I2C_EVENT_TRANSFER_DONE)
```

MCUXpresso SDK API Reference Manual

### **I2C CMSIS Driver**

```
{
    g_SlaveCompletionFlag = true;
}

/*Init I2C1*/
Driver_I2C1.Initialize(I2C_SlaveSignalEvent_t);

Driver_I2C1.PowerControl(ARM_POWER_FULL);

/*config slave addr*/
Driver_I2C1.Control(ARM_I2C_OWN_ADDRESS, I2C_MASTER_SLAVE_ADDR);

/*start transfer*/
Driver_I2C1.SlaveReceive(g_slave_buff, I2C_DATA_LENGTH);

/* Wait for transfer completed. */
while (!g_SlaveCompletionFlag)
{
}
g_SlaveCompletionFlag = false;
}
```

MCUXpresso SDK API Reference Manual

# Chapter 32 Uart cmsis driver

This section describes the programming interface of the UART Cortex Microcontroller Software Interface Standard (CMSIS) driver. And this driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage methord please refer to http://www.keil.-com/pack/doc/cmsis/Driver/html/index.html.

The UART driver includes transactional APIs.

Transactional APIs can be used to enable the peripheral quickly and in the application if the code size and performance of transactional APIs can satisfy the requirements. If the code size and performance are critical requirements please write custom code.

## **Function groups**

### 32.1.1 UART CMSIS GetVersion Operation

This function group will return the UART CMSIS Driver version to user.

## 32.1.2 UART CMSIS GetCapabilities Operation

This function group will return the capabilities of this driver.

# 32.1.3 UART CMSIS Initialize and Uninitialize Operation

This function will initialize and uninitialize the uart instance. And this API must be called before you configure an uart instance or after you Deinit an uart instance. The right steps to start an instance is that you must initialize the instance which been slected firstly, then you can power on the instance. After these all have been done, you can configure the instance by using control operation. If you want to Uninitialize the instance, you must power off the instance first.

# 32.1.4 UART CMSIS Transfer Operation

This function group controls the transfer, send/receive data.

## **Function groups**

## 32.1.5 UART CMSIS Status Operation

This function group gets the UART transfer status.

# 32.1.6 UART CMSIS Control Operation

This function can configure an instance ,set baudrate for uart, get current baudrate ,set transfer data bits and other control command.

# Chapter 33 Asrc sdma

#### **Overview**

#### **Data Structures**

- struct asrc\_p2p\_sdma\_config\_t
   destination peripheral configuration More...
- struct asrc\_sdma\_in\_handle\_t

ASRC sdma in handle. More...

struct asrc\_sdma\_out\_handle\_t

ASRC sdma out handle. More...

• struct asrc sdma handle t

ASRC DMA transfer handle, users should not touch the content of the handle. More...

#### **Macros**

• #define ASRC\_XFER\_IN\_QUEUE\_SIZE 4U ASRC xfer queue size.

## **Typedefs**

• typedef void(\* asrc\_sdma\_callback\_t )(ASRC\_Type \*base, asrc\_sdma\_handle\_t \*handle, status\_t status, void \*userData)

ASRC SDMA transfer callback function for finish and error.

• typedef void(\* asrc\_start\_peripheral\_t )(bool start)

ASRC trigger peripheral function pointer.

#### **Driver version**

• #define FSL\_ASRC\_SDMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 3)) *Version 2.0.3.* 

#### ASRC SDMA Transactional

- void ASRC\_TransferInCreateHandleSDMA (ASRC\_Type \*base, asrc\_sdma\_handle\_t \*handle, asrc\_sdma\_callback\_t callback, sdma\_handle\_t \*dmaHandle, uint32\_t eventSource, asrc\_context\_t context, const asrc\_p2p\_sdma\_config\_t \*periphConfig, void \*userData)
   Initializes the ASRC input SDMA handle.
- void ASRC\_TransferOutCreateHandleSDMA (ASRC\_Type \*base, asrc\_sdma\_handle\_t \*handle, asrc\_sdma\_callback\_t callback, sdma\_handle\_t \*dmaHandle, uint32\_t eventSource, asrc\_context\_t context, const asrc\_p2p\_sdma\_config\_t \*periphConfig, void \*userData)
   Initializes the ASRC output SDMA handle.
- status\_t ASRC\_TransferSetContextConfigSDMA (ASRC\_Type \*base, asrc\_sdma\_handle\_t \*handle, asrc\_context\_config\_t \*asrcConfig)

MCUXpresso SDK API Reference Manual

#### **Data Structure Documentation**

Configures the ASRC context.

• status\_t ASRC\_TransferSDMA (ASRC\_Type \*base, asrc\_sdma\_handle\_t \*handle, asrc\_transfer\_t \*xfer)

Performs a non-blocking ASRC transfer using DMA.

- void ASRC\_TransferAbortInSDMA (ASRC\_Type \*base, asrc\_sdma\_handle\_t \*handle) Aborts a ASRC in transfer using SDMA.
- void ASRC\_TransferAbortOutSDMA (ASRC\_Type \*base, asrc\_sdma\_handle\_t \*handle) brief Aborts a ASRC out transfer using SDMA.

#### **Data Structure Documentation**

## 33.2.1 struct asrc\_p2p\_sdma\_config\_t

#### **Data Fields**

• uint32 t eventSource

peripheral event source

uint8\_t watermark

peripheral watermark

• uint8\_t channel

peripheral channel number

uint8\_t fifoWidth

peripheral fifo width

bool enableContinuous

true is the amount of samples to be transferred is unknown and script will keep on transferring as long as both events are detected and script must be stopped by application, false is The amount of samples to be transferred is equal to the count field of mode word

asrc\_start\_peripheral\_t startPeripheral

trigger peripheral start

### 33.2.2 struct asrc\_sdma\_in\_handle\_t

#### **Data Fields**

• sdma\_handle\_t \* sdmaHandle

DMA handler for ASRC.

• uint32\_t eventSource

ASRC event source number.

asrc\_sdma\_callback\_t callback

Callback for users while transfer finish or error occurs.

void \* userData

User callback parameter.

sdma\_buffer\_descriptor\_t bdPool [ASRC\_XFER\_IN\_QUEUE\_SIZE]

BD pool for SDMA transfer.

uint8 t asrcInWatermark

The transfer data count in a DMA request.

• uint8\_t bytesPerSample

Bytes in a sample.

#### MCUXpresso SDK API Reference Manual

• uint32\_t \* asrcQueue [ASRC\_XFER\_IN\_QUEUE\_SIZE]

*Transfer queue storing queued transfer.* 

• size\_t sdmaTransferSize [ASRC\_XFER\_IN\_QUEUE\_SIZE]

Data bytes need to transfer.

• volatile uint8\_t queueUser

Index for user to queue transfer.

• volatile uint8\_t queueDriver

*Index for driver to get the transfer data and size.* 

const asrc\_p2p\_sdma\_config\_t \* peripheralConfig

peripheral configuration

• uint32\_t state

Internal state for ASRC SDMA transfer.

#### 33.2.2.0.0.33 Field Documentation

33.2.2.0.0.33.1 sdma\_buffer\_descriptor\_t asrc\_sdma\_in\_handle\_t::bdPool[ASRC\_XFER\_IN\_Q-UEUE\_SIZE]

33.2.2.0.0.33.2 uint32\_t\* asrc\_sdma\_in\_handle\_t::asrcQueue[ASRC\_XFER\_IN\_QUEUE\_SIZE]

33.2.2.0.0.33.3 volatile uint8\_t asrc\_sdma\_in\_handle\_t::queueUser

#### 33.2.3 struct asrc sdma out handle t

#### **Data Fields**

• sdma\_handle\_t \* sdmaHandle

DMA handler for ASRC.

void \* userData

User callback parameter.

• uint32 t state

Internal state for ASRC SDMA transfer.

• uint8\_t bytesPerSample

Bytes in a sample.

• uint32 t eventSource

ASRC event source number.

asrc\_sdma\_callback\_t callback

Callback for users while transfer finish or error occurs.

• uint8 t asrcOutWatermark

The transfer data count in a DMA request.

sdma\_buffer\_descriptor\_t bdPool [ASRC\_XFER\_OUT\_QUEUE\_SIZE]

BD pool for SDMA transfer.

• uint32\_t \* asrcQueue [ASRC\_XFER\_OUT\_QUEUE\_SIZE]

Transfer queue storing queued transfer.

• size\_t sdmaTransferSize [ASRC\_XFER\_OUT\_QUEUE\_SIZE]

Data bytes need to transfer.

• volatile uint8 t queueUser

*Index for user to queue transfer.* 

• volatile uint8\_t queueDriver

Index for driver to get the transfer data and size.

#### MCUXpresso SDK API Reference Manual

- const asrc\_p2p\_sdma\_config\_t \* peripheralConfig peripheral configuration
- uint32\_t nonAlignSize

non align size

• void \* nonAlignAddr non align address

#### 33.2.3.0.0.34 Field Documentation

33.2.3.0.0.34.1 sdma\_buffer\_descriptor\_t asrc\_sdma\_out\_handle\_t::bdPool[ASRC\_XFER\_OUT\_-QUEUE\_SIZE]

33.2.3.0.0.34.2 uint32\_t\* asrc\_sdma\_out\_handle\_t::asrcQueue[ASRC\_XFER\_OUT\_QUEUE\_SIZE]

33.2.3.0.0.34.3 volatile uint8\_t asrc\_sdma\_out\_handle\_t::queueUser

### 33.2.4 struct \_asrc\_sdma\_handle

ASRC sdma handle prototype.

#### **Data Fields**

- asrc\_sdma\_in\_handle\_t inDMAHandle
  - input dma handle
- asrc\_sdma\_out\_handle\_t outDMAHandle
  - output dma handle
- asrc\_context\_t context
  - ASRC context number.
- uint8\_t dataChannels

ASRC process data channel number.

#### **Function Documentation**

33.3.1 void ASRC\_TransferInCreateHandleSDMA ( ASRC\_Type \* base, asrc\_sdma\_handle\_t \* handle, asrc\_sdma\_callback\_t callback, sdma\_handle\_t \* dmaHandle, uint32\_t eventSource, asrc\_context\_t context, const asrc\_p2p\_sdma\_config\_t \* periphConfig, void \* userData )

This function initializes the ASRC input DMA handle, which can be used for other ASRC transactional APIs. Usually, for a specified ASRC context, call this API once to get the initialized handle.

Parameters

463

base	ASRC base pointer.
handle	ASRC SDMA handle pointer.
base	ASRC peripheral base address.
callback	Pointer to user callback function.
dmaHandle	SDMA handle pointer, this handle shall be static allocated by users.
eventSource	ASRC input sdma event source.
context	ASRC context number.
periphConfig	peripheral configurations, used for case.
userData	User parameter passed to the callback function.

33.3.2 void ASRC\_TransferOutCreateHandleSDMA ( ASRC\_Type \* base, asrc\_sdma\_handle\_t \* handle, asrc\_sdma\_callback\_t callback, sdma\_handle\_t \* dmaHandle, uint32\_t eventSource, asrc\_context\_t context, const asrc\_p2p\_sdma\_config\_t \* periphConfig, void \* userData )

This function initializes the ASRC out DMA handle, which can be used for other ASRC transactional APIs. Usually, for a specified ASRC context, call this API once to get the initialized handle.

#### **Parameters**

base	ASRC base pointer.
handle	ASRC SDMA handle pointer.
callback	ASRC outcallback.
dmaHandle	SDMA handle pointer, this handle shall be static allocated by users.
eventSource	ASRC output event source.
context	ASRC context number.
periphConfig	peripheral configurations, used for case.
userData	User parameter passed to the callback function.

# 33.3.3 status\_t ASRC\_TransferSetContextConfigSDMA ( ASRC\_Type \* base, asrc\_sdma\_handle\_t \* handle, asrc\_context\_config\_t \* asrcConfig\_ )

#### **Parameters**

base	ASRC base pointer.
handle	ASRC SDMA handle pointer.
asrcConfig	asrc context configurations.

# 33.3.4 status\_t ASRC\_TransferSDMA ( ASRC\_Type \* base, asrc\_sdma\_handle\_t \* handle, asrc\_transfer\_t \* xfer )

#### **Parameters**

base	ASRC base pointer.
handle	ASRC SDMA handle pointer.
xfer	ASRC xfer configurations pointer.

#### Return values

kStatus_Success	Start a ASRC SDMA send successfully.
kStatus_InvalidArgument	The input argument is invalid.
kStatus_TxBusy	ASRC is busy sending data.

# 33.3.5 void ASRC\_TransferAbortInSDMA ( ASRC\_Type \* base, asrc\_sdma\_handle\_t \* handle )

#### **Parameters**

base	ASRC base pointer.
handle	ASRC SDMA handle pointer.

# 33.3.6 void ASRC\_TransferAbortOutSDMA ( ASRC\_Type \* base, asrc\_sdma\_handle\_t \* handle )

param base ASRC base pointer. param handle ASRC SDMA handle pointer.

## MCUXpresso SDK API Reference Manual

# Chapter 34 Ecspi freertos driver

#### **Overview**

#### **Driver version**

• #define FSL\_ECSPI\_FREERTOS\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 0)) ECSPI FreeRTOS driver version.

## **ECSPI RTOS Operation**

- status\_t ECSPI\_RTOS\_Init (ecspi\_rtos\_handle\_t \*handle, ECSPI\_Type \*base, const ecspi\_master\_config\_t \*masterConfig, uint32\_t srcClock\_Hz)
   Initializes ECSPI.
- status\_t ECSPI\_RTOS\_Deinit (ecspi\_rtos\_handle\_t \*handle)

  Deinitializes the ECSPI.
- status\_t ECSPI\_RTOS\_Transfer (ecspi\_rtos\_handle\_t \*handle, ecspi\_transfer\_t \*transfer)

  \*Performs ECSPI transfer.

#### **Macro Definition Documentation**

34.2.1 #define FSL\_ECSPI\_FREERTOS\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 0))

#### **Function Documentation**

34.3.1 status\_t ECSPI\_RTOS\_Init ( ecspi\_rtos\_handle\_t \* handle, ECSPI\_Type \* base, const ecspi\_master\_config\_t \* masterConfig, uint32 t srcClock\_Hz )

This function initializes the ECSPI module and related RTOS context.

#### **Parameters**

handle	The RTOS ECSPI handle, the pointer to an allocated space for RTOS context.
base	The pointer base address of the ECSPI instance to initialize.
masterConfig	Configuration structure to set-up ECSPI in master mode.

srcClock_Hz	Frequency of input clock of the ECSPI module.
-------------	---

#### Returns

status of the operation.

# 34.3.2 status\_t ECSPI\_RTOS\_Deinit ( ecspi\_rtos\_handle\_t \* handle )

This function deinitializes the ECSPI module and related RTOS context.

#### **Parameters**

handle	The RTOS ECSPI handle.
--------	------------------------

# 34.3.3 status\_t ECSPI\_RTOS\_Transfer ( ecspi\_rtos\_handle\_t \* handle, ecspi\_transfer\_t \* transfer )

This function performs an ECSPI transfer according to data given in the transfer structure.

#### **Parameters**

handle	The RTOS ECSPI handle.
transfer	Structure specifying the transfer parameters.

#### Returns

status of the operation.

# Chapter 35 Ecspi\_sdma

#### **Overview**

#### **Data Structures**

struct ecspi\_sdma\_handle\_t
 ECSPI SDMA transfer handle, users should not touch the content of the handle. More...

## **Typedefs**

typedef void(\* ecspi\_sdma\_callback\_t )(ECSPI\_Type \*base, ecspi\_sdma\_handle\_t \*handle, status\_t status, void \*userData)
 ECSPI SDMA callback called at the end of transfer.

#### **Driver version**

• #define FSL\_ECSPI\_FREERTOS\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 0)) ECSPI FreeRTOS driver version.

#### **DMA Transactional**

void ECSPI\_MasterTransferCreateHandleSDMA (ECSPI\_Type \*base, ecspi\_sdma\_handle\_t \*handle, ecspi\_sdma\_callback\_t callback, void \*userData, sdma\_handle\_t \*txHandle, sdma\_handle\_t \*rxHandle, uint32\_t eventSourceTx, uint32\_t eventSourceRx, uint32\_t TxChannel, uint32\_t RxChannel)

Initialize the ECSPI master SDMA handle.

void ECSPI\_SlaveTransferCreateHandleSDMA (ECSPI\_Type \*base, ecspi\_sdma\_handle\_t \*handle, ecspi\_sdma\_callback\_t callback, void \*userData, sdma\_handle\_t \*txHandle, sdma\_handle\_t \*rxHandle, uint32\_t eventSourceTx, uint32\_t eventSourceRx, uint32\_t TxChannel, uint32\_t RxChannel)

Initialize the ECSPI Slave SDMA handle.

status\_t ECSPI\_MasterTransferSDMA (ECSPI\_Type \*base, ecspi\_sdma\_handle\_t \*handle, ecspi\_transfer\_t \*xfer)

Perform a non-blocking ECSPI master transfer using SDMA.

status\_t ECSPI\_SlaveTransferSDMA (ECSPI\_Type \*base, ecspi\_sdma\_handle\_t \*handle, ecspi\_transfer\_t \*xfer)

Perform a non-blocking ECSPI slave transfer using SDMA.

- void ECSPI\_MasterTransferAbortSDMA (ECSPI\_Type \*base, ecspi\_sdma\_handle\_t \*handle) Abort a ECSPI master transfer using SDMA.
- void ECSPI\_SlaveTransferAbortSDMA (ECSPI\_Type \*base, ecspi\_sdma\_handle\_t \*handle) Abort a ECSPI slave transfer using SDMA.

MCUXpresso SDK API Reference Manual

### **Data Structure Documentation**

## 35.2.1 struct \_ecspi\_sdma\_handle

#### **Data Fields**

• bool txInProgress

Send transfer finished.

• bool rxInProgress

Receive transfer finished.

• sdma\_handle\_t \* txSdmaHandle

DMA handler for ECSPI send.

• sdma handle t \* rxSdmaHandle

DMA handler for ECSPI receive.

ecspi\_sdma\_callback\_t callback

Callback for ECSPI SDMA transfer.

void \* userData

User Data for ECSPI SDMA callback.

• uint32 t state

Internal state of ECSPI SDMA transfer.

• uint32\_t ChannelTx

Channel for send handle.

• uint32 t ChannelRx

Channel for receive handler.

### **Macro Definition Documentation**

35.3.1 #define FSL\_ECSPI\_FREERTOS\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 0))

# **Typedef Documentation**

35.4.1 typedef void(\* ecspi\_sdma\_callback\_t)(ECSPI\_Type \*base, ecspi sdma handle t \*handle, status\_t status, void \*userData)

#### **Function Documentation**

35.5.1 void ECSPI\_MasterTransferCreateHandleSDMA ( ECSPI\_Type \* base, ecspi\_sdma\_handle\_t \* handle, ecspi\_sdma\_callback\_t callback, void \* userData, sdma\_handle\_t \* txHandle, sdma\_handle\_t \* rxHandle, uint32\_t eventSourceTx, uint32\_t eventSourceRx, uint32\_t TxChannel, uint32\_t RxChannel)

This function initializes the ECSPI master SDMA handle which can be used for other SPI master transactional APIs. Usually, for a specified ECSPI instance, user need only call this API once to get the initialized handle.

#### **Parameters**

base	ECSPI peripheral base address.
handle	ECSPI handle pointer.
callback	User callback function called at the end of a transfer.
userData	User data for callback.
txHandle	SDMA handle pointer for ECSPI Tx, the handle shall be static allocated by users.
rxHandle	SDMA handle pointer for ECSPI Rx, the handle shall be static allocated by users.
eventSourceTx	event source for ECSPI send, which can be found in SDMA mapping.
eventSourceRx	event source for ECSPI receive, which can be found in SDMA mapping.
TxChannel	SDMA channel for ECSPI send.
RxChannel	SDMA channel for ECSPI receive.

35.5.2 void ECSPI\_SlaveTransferCreateHandleSDMA ( ECSPI\_Type \* base, ecspi\_sdma\_handle\_t \* handle, ecspi\_sdma\_callback\_t callback, void \* userData, sdma\_handle\_t \* txHandle, sdma\_handle\_t \* rxHandle, uint32\_t eventSourceTx, uint32\_t eventSourceRx, uint32\_t TxChannel, uint32\_t RxChannel)

This function initializes the ECSPI Slave SDMA handle which can be used for other SPI Slave transactional APIs. Usually, for a specified ECSPI instance, user need only call this API once to get the initialized handle.

#### **Parameters**

base	ECSPI peripheral base address.
handle	ECSPI handle pointer.
callback	User callback function called at the end of a transfer.
userData	User data for callback.
txHandle	SDMA handle pointer for ECSPI Tx, the handle shall be static allocated by users.
rxHandle	SDMA handle pointer for ECSPI Rx, the handle shall be static allocated by users.
eventSourceTx	event source for ECSPI send, which can be found in SDMA mapping.

eventSourceRx	event source for ECSPI receive, which can be found in SDMA mapping.
TxChannel	SDMA channel for ECSPI send.
RxChannel	SDMA channel for ECSPI receive.

# 35.5.3 status\_t ECSPI\_MasterTransferSDMA ( ECSPI\_Type \* base, ecspi\_sdma\_handle\_t \* handle, ecspi\_transfer\_t \* xfer )

Note

This interface returned immediately after transfer initiates.

#### **Parameters**

base	ECSPI peripheral base address.
handle	ECSPI SDMA handle pointer.
xfer	Pointer to sdma transfer structure.

#### Return values

kStatus_Success Successfully start a transfer.	
kStatus_InvalidArgument	Input argument is invalid.
kStatus_ECSPI_Busy	EECSPI is not idle, is running another transfer.

# 35.5.4 status\_t ECSPI\_SlaveTransferSDMA ( ECSPI\_Type \* base, ecspi\_sdma\_handle\_t \* handle, ecspi\_transfer\_t \* xfer )

Note

This interface returned immediately after transfer initiates.

#### Parameters

base	ECSPI peripheral base address.
handle	ECSPI SDMA handle pointer.

MCUXpresso SDK API Reference Manual

471

xfer	Pointer to sdma transfer structure.
------	-------------------------------------

#### Return values

kStatus_Success	Successfully start a transfer.
kStatus_InvalidArgument	Input argument is invalid.
kStatus_ECSPI_Busy	EECSPI is not idle, is running another transfer.

# 35.5.5 void ECSPI\_MasterTransferAbortSDMA ( ECSPI\_Type \* base, ecspi\_sdma\_handle\_t \* handle )

#### Parameters

base	ECSPI peripheral base address.
handle	ECSPI SDMA handle pointer.

# 35.5.6 void ECSPI\_SlaveTransferAbortSDMA ( ECSPI\_Type \* base, ecspi\_sdma\_handle\_t \* handle )

#### Parameters

base	ECSPI peripheral base address.
handle	ECSPI SDMA handle pointer.

# Chapter 36 I2C FreeRTOS Driver

#### **Overview**

#### **Driver version**

• #define FSL\_I2C\_FREERTOS\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 7)) *I2C FreeRTOS driver version.* 

## **I2C RTOS Operation**

- status\_t I2C\_RTOS\_Init (i2c\_rtos\_handle\_t \*handle, I2C\_Type \*base, const i2c\_master\_config\_t \*masterConfig, uint32\_t srcClock\_Hz)
   Initializes I2C.
- status\_t I2C\_RTOS\_Deinit (i2c\_rtos\_handle\_t \*handle)

  Deinitializes the I2C.
- status\_t I2C\_RTOS\_Transfer (i2c\_rtos\_handle\_t \*handle, i2c\_master\_transfer\_t \*transfer)

  Performs the I2C transfer.

#### **Macro Definition Documentation**

36.2.1 #define FSL\_I2C\_FREERTOS\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 7))

#### **Function Documentation**

36.3.1 status\_t l2C\_RTOS\_Init ( i2c\_rtos\_handle\_t \* handle, l2C\_Type \* base, const i2c\_master\_config\_t \* masterConfig, uint32 t srcClock\_Hz )

This function initializes the I2C module and the related RTOS context.

#### **Parameters**

handle	The RTOS I2C handle, the pointer to an allocated space for RTOS context.
base	The pointer base address of the I2C instance to initialize.
masterConfig	The configuration structure to set-up I2C in master mode.

srcClock_Hz The frequency of an input clock of the I2C module.	
--	--

#### Returns

status of the operation.

# 36.3.2 status\_t I2C\_RTOS\_Deinit ( i2c\_rtos\_handle\_t \* handle )

This function deinitializes the I2C module and the related RTOS context.

#### **Parameters**

handle	The RTOS I2C handle.
--------	----------------------

# 36.3.3 status\_t I2C\_RTOS\_Transfer ( i2c\_rtos\_handle\_t \* handle, i2c\_master\_transfer\_t \* transfer )

This function performs the I2C transfer according to the data given in the transfer structure.

#### **Parameters**

handle	The RTOS I2C handle.
transfer	A structure specifying the transfer parameters.

#### Returns

status of the operation.

# Chapter 37 Uart sdma

#### **Overview**

#### **Data Structures**

• struct uart\_sdma\_handle\_t

UART sDMA handle. More...

## **Typedefs**

• typedef void(\* uart\_sdma\_transfer\_callback\_t )(UART\_Type \*base, uart\_sdma\_handle\_t \*handle, status\_t status, void \*userData)

UART transfer callback function.

#### **Driver version**

• #define FSL\_UART\_SDMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 1)) UART SDMA driver version 2.1.1.

#### sDMA transactional

void UART\_TransferCreateHandleSDMA (UART\_Type \*base, uart\_sdma\_handle\_t \*handle, uart\_sdma\_transfer\_callback\_t callback, void \*userData, sdma\_handle\_t \*txSdmaHandle, sdma\_handle\_t \*rxSdmaHandle, uint32\_t eventSourceTx, uint32\_t eventSourceRx)

*Initializes the UART handle which is used in transactional functions.* 

status\_t UART\_SendSDMA (UART\_Type \*base, uart\_sdma\_handle\_t \*handle, uart\_transfer\_t \*xfer)

Sends data using sDMA.

• status\_t UART\_ReceiveSDMA (UART\_Type \*base, uart\_sdma\_handle\_t \*handle, uart\_transfer\_t \*xfer)

Receives data using sDMA.

- void UART\_TransferAbortSendSDMA (UART\_Type \*base, uart\_sdma\_handle\_t \*handle) Aborts the sent data using sDMA.
- void UART\_TransferAbortReceiveSDMA (UART\_Type \*base, uart\_sdma\_handle\_t \*handle) Aborts the receive data using sDMA.

#### **Data Structure Documentation**

### 37.2.1 struct \_uart\_sdma\_handle

#### **Data Fields**

uart\_sdma\_transfer\_callback\_t callback

Callback function.

void \* userData

UART callback function parameter.

size\_t rxDataSizeAll

Size of the data to receive.

size t txDataSizeAll

Size of the data to send out.

• sdma\_handle\_t \* txSdmaHandle

The sDMA TX channel used.

sdma\_handle\_t \* rxSdmaHandle

The sDMA RX channel used.

• volatile uint8\_t txState

TX transfer state.

• volatile uint8\_t rxState

RX transfer state.

#### 37.2.1.0.0.35 Field Documentation

```
37.2.1.0.0.35.1 uart_sdma_transfer_callback_t uart_sdma_handle_t::callback_
```

37.2.1.0.0.35.2 void\* uart\_sdma\_handle\_t::userData

37.2.1.0.0.35.3 size\_t uart\_sdma\_handle\_t::rxDataSizeAll

37.2.1.0.0.35.4 size\_t uart\_sdma\_handle\_t::txDataSizeAll

37.2.1.0.0.35.5 sdma\_handle\_t\* uart sdma handle t::txSdmaHandle

37.2.1.0.0.35.6 sdma\_handle\_t\* uart sdma handle t::rxSdmaHandle

37.2.1.0.0.35.7 volatile uint8 t uart sdma handle t::txState

#### **Macro Definition Documentation**

37.3.1 #define FSL UART SDMA DRIVER VERSION (MAKE\_VERSION(2, 1, 1))

### **Typedef Documentation**

37.4.1 typedef void(\* uart\_sdma\_transfer\_callback\_t)(UART\_Type \*base, uart sdma handle t \*handle, status\_t status, void \*userData)

#### **Function Documentation**

37.5.1 void UART\_TransferCreateHandleSDMA ( UART\_Type \* base, uart\_sdma\_handle\_t \* handle, uart\_sdma\_transfer\_callback\_t callback, void \* userData, sdma\_handle\_t \* txSdmaHandle, sdma\_handle\_t \* rxSdmaHandle, uint32 t eventSourceTx, uint32 t eventSourceRx )

#### **Parameters**

base	UART peripheral base address.
handle	Pointer to the uart_sdma_handle_t structure.
callback	UART callback, NULL means no callback.
userData	User callback function data.
rxSdmaHandle	User-requested DMA handle for RX DMA transfer.
txSdmaHandle	User-requested DMA handle for TX DMA transfer.
eventSourceTx	Eventsource for TX DMA transfer.
eventSourceRx	Eventsource for RX DMA transfer.

# 37.5.2 status\_t UART\_SendSDMA ( UART\_Type \* base, uart\_sdma\_handle\_t \* handle, uart\_transfer\_t \* xfer )

This function sends data using sDMA. This is a non-blocking function, which returns right away. When all data is sent, the send callback function is called.

#### **Parameters**

base	UART peripheral base address.
handle	UART handle pointer.
xfer	UART sDMA transfer structure. See uart_transfer_t.

#### Return values

kStatus_Success	if succeeded; otherwise failed.
kStatus_UART_TxBusy	Previous transfer ongoing.
kStatus_InvalidArgument	Invalid argument.

# 37.5.3 status\_t UART\_ReceiveSDMA ( UART\_Type \* base, uart\_sdma\_handle\_t \* handle, uart\_transfer\_t \* xfer )

This function receives data using sDMA. This is a non-blocking function, which returns right away. When all data is received, the receive callback function is called.

MCUXpresso SDK API Reference Manual

#### **Parameters**

base	UART peripheral base address.
handle	Pointer to the uart_sdma_handle_t structure.
xfer	UART sDMA transfer structure. See uart_transfer_t.

#### Return values

kStatus_Success	if succeeded; otherwise failed.
kStatus_UART_RxBusy	Previous transfer ongoing.
kStatus_InvalidArgument	Invalid argument.

# 37.5.4 void UART\_TransferAbortSendSDMA ( UART\_Type \* base, uart\_sdma\_handle\_t \* handle )

This function aborts sent data using sDMA.

#### **Parameters**

base	UART peripheral base address.
handle	Pointer to the uart_sdma_handle_t structure.

# 37.5.5 void UART\_TransferAbortReceiveSDMA ( UART\_Type \* base, uart\_sdma\_handle\_t \* handle )

This function aborts receive data using sDMA.

#### Parameters

base	UART peripheral base address.
handle	Pointer to the uart_sdma_handle_t structure.

# Chapter 38 Pdm sdma

#### **Overview**

#### **Data Structures**

• struct pdm\_sdma\_handle\_t

PDM DMA transfer handle, users should not touch the content of the handle. More...

# **Typedefs**

• typedef void(\* pdm\_sdma\_callback\_t )(PDM\_Type \*base, pdm\_sdma\_handle\_t \*handle, status\_t status, void \*userData)

PDM eDMA transfer callback function for finish and error.

#### **Driver version**

• #define FSL\_PDM\_SDMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 5, 0)) *Version 2.5.0.* 

#### eDMA Transactional

- void PDM\_TransferCreateHandleSDMA (PDM\_Type \*base, pdm\_sdma\_handle\_t \*handle, pdm\_sdma\_callback\_t callback, void \*userData, sdma\_handle\_t \*dmaHandle, uint32\_t eventSource)

  Initializes the PDM eDMA handle.
- status\_t PDM\_TransferReceiveSDMA (PDM\_Type \*base, pdm\_sdma\_handle\_t \*handle, pdm\_transfer\_t \*xfer)

Performs a non-blocking PDM receive using eDMA.

- void PDM\_TransferAbortReceiveSDMA (PDM\_Type \*base, pdm\_sdma\_handle\_t \*handle) Aborts a PDM receive using eDMA.
- void PDM\_SetChannelConfigSDMA (PDM\_Type \*base, pdm\_sdma\_handle\_t \*handle, uint32\_t channel, const pdm\_channel\_config\_t \*config)

PDM channel configurations.

#### **Data Structure Documentation**

#### 38.2.1 struct pdm sdma handle

#### **Data Fields**

• sdma handle t \* dmaHandle

DMA handler for PDM send.

• uint8\_t nbytes

eDMA minor byte transfer count initially configured.

#### MCUXpresso SDK API Reference Manual

• uint8 t fifoWidth

fifo width

• uint8 t endChannel

The last enabled channel.

• uint8 t channelNums

total channel numbers

• uint8 t count

The transfer data count in a DMA request.

• uint32 t state

Internal state for PDM eDMA transfer.

• uint32\_t eventSource

PDM event source number.

pdm\_sdma\_callback\_t callback

Callback for users while transfer finish or error occurs.

void \* userData

User callback parameter.

sdma\_buffer\_descriptor\_t bdPool [PDM\_XFER\_QUEUE\_SIZE]

BD pool for SDMA transfer.

• pdm\_transfer\_t pdmQueue [PDM\_XFER\_QUEUE\_SIZE]

Transfer queue storing queued transfer.

• size\_t transferSize [PDM\_XFER\_QUEUE\_SIZE]

Data bytes need to transfer.

• volatile uint8\_t queueUser

Index for user to queue transfer.

• volatile uint8\_t queueDriver

*Index for driver to get the transfer data and size.* 

#### 38.2.1.0.0.36 Field Documentation

38.2.1.0.0.36.1 uint8\_t pdm\_sdma\_handle\_t::nbytes

38.2.1.0.0.36.2 sdma\_buffer\_descriptor\_t pdm\_sdma\_handle\_t::bdPool[PDM\_XFER\_QUEUE\_S-IZE]

38.2.1.0.0.36.3 pdm transfer t pdm sdma handle t::pdmQueue[PDM XFER QUEUE SIZE]

38.2.1.0.0.36.4 volatile uint8 t pdm sdma handle t::queueUser

#### **Function Documentation**

38.3.1 void PDM\_TransferCreateHandleSDMA ( PDM\_Type \* base, pdm\_sdma\_handle\_t \* handle, pdm\_sdma\_callback\_t callback, void \* userData, sdma\_handle\_t \* dmaHandle, uint32\_t eventSource )

This function initializes the PDM DMA handle, which can be used for other PDM master transactional APIs. Usually, for a specified PDM instance, call this API once to get the initialized handle.

#### **Parameters**

base	PDM base pointer.	
handle	PDM eDMA handle pointer.	
callback	Pointer to user callback function.	
userData	User parameter passed to the callback function.	
dmaHandle eDMA handle pointer, this handle shall be static allocated by users.		
eventSource	PDM event source number.	

## 38.3.2 status\_t PDM\_TransferReceiveSDMA ( PDM\_Type \* base, pdm\_sdma\_handle\_t \* handle, pdm\_transfer\_t \* xfer )

#### Note

This interface returns immediately after the transfer initiates. Call the PDM\_GetReceiveRemaining-Bytes to poll the transfer status and check whether the PDM transfer is finished.

#### **Parameters**

base	PDM base pointer
handle	PDM eDMA handle pointer.
xfer	Pointer to DMA transfer structure.

#### Return values

kStatus_Success	Start a PDM eDMA receive successfully.
kStatus_InvalidArgument	The input argument is invalid.
kStatus_RxBusy	PDM is busy receiving data.

## 38.3.3 void PDM\_TransferAbortReceiveSDMA ( PDM\_Type \* base, pdm\_sdma\_handle\_t \* handle )

Parameters
------------

base PDM base pointer	
handle	PDM eDMA handle pointer.

# 38.3.4 void PDM\_SetChannelConfigSDMA ( PDM\_Type \* base, pdm\_sdma\_-handle\_t \* handle, uint32\_t channel, const pdm\_channel\_config\_t \* config\_)

#### Parameters

base	PDM base pointer.	
handle	PDM eDMA handle pointer.	
channel	channel number.	
config	channel configurations.	

## Chapter 39 Sai sdma

#### **Overview**

#### **Data Structures**

• struct sai\_sdma\_handle\_t

SAI DMA transfer handle, users should not touch the content of the handle. More...

### **Typedefs**

• typedef void(\* sai\_sdma\_callback\_t )(I2S\_Type \*base, sai\_sdma\_handle\_t \*handle, status\_t status, void \*userData)

SAI SDMA transfer callback function for finish and error.

#### **Driver version**

• #define FSL\_SAI\_SDMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 3, 1)) *Version 2.3.1.* 

#### SDMA Transactional

- void SAI\_TransferRxCreateHandleSDMA (I2S\_Type \*base, sai\_sdma\_handle\_t \*handle, sai\_sdma\_callback\_t callback, void \*userData, sdma\_handle\_t \*dmaHandle, uint32\_t eventSource)
   Initializes the SAI Rx SDMA handle.
- void SAI\_TransferTxSetFormatSDMA (I2S\_Type \*base, sai\_sdma\_handle\_t \*handle, sai\_transfer\_format\_t \*format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz)
   Configures the SAI Tx audio format.
- void SAI\_TransferRxSetFormatSDMA (I2S\_Type \*base, sai\_sdma\_handle\_t \*handle, sai\_transfer\_format\_t \*format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz)
   Configures the SAI Rx audio format.
- status\_t SAI\_TransferSendSDMA (I2S\_Type \*base, sai\_sdma\_handle\_t \*handle, sai\_transfer\_t \*xfer)

Performs a non-blocking SAI transfer using DMA.

• status\_t SAI\_TransferReceiveSDMA (I2S\_Type \*base, sai\_sdma\_handle\_t \*handle, sai\_transfer\_t \*xfer)

Performs a non-blocking SAI receive using SDMA.

- void SAI\_TransferAbortSendSDMA (I2S\_Type \*base, sai\_sdma\_handle\_t \*handle) Aborts a SAI transfer using SDMA.
- void SAI\_TransferAbortReceiveSDMA (I2S\_Type \*base, sai\_sdma\_handle\_t \*handle) Aborts a SAI receive using SDMA.

#### **Data Structure Documentation**

void SAI\_TransferRxSetConfigSDMA (I2S\_Type \*base, sai\_sdma\_handle\_t \*handle, sai\_transceiver\_t \*saiConfig)

brief Configures the SAI RX.

void SAI\_TransferTxSetConfigSDMA (I2S\_Type \*base, sai\_sdma\_handle\_t \*handle, sai\_transceiver\_t \*saiConfig)

brief Configures the SAI Tx.

#### **Data Structure Documentation**

#### 39.2.1 struct sai sdma handle

#### **Data Fields**

• sdma handle t \* dmaHandle

DMA handler for SAI send.

• uint8\_t bytesPerFrame

Bytes in a frame.

• uint8 t channel

start data channel

• uint8\_t channelNums

total transfer channel numbers, used for multififo

• uint8 t channelMask

enabled channel mask value, refernece \_sai\_channel\_mask

• uint8 t fifoOffset

fifo address offset between multifo

• uint8 t count

The transfer data count in a DMA request.

• uint32 t state

Internal state for SAI SDMA transfer.

• uint32 t eventSource

SAI event source number.

• sai sdma callback t callback

Callback for users while transfer finish or error occurs.

void \* userĎata

User callback parameter.

sdma\_buffer\_descriptor\_t bdPool [SAI\_XFER\_QUEUE\_SIZE]

BD pool for SDMA transfer.

• sai\_transfer\_t saiQueue [SAI\_XFER\_QUEUE\_SIZE]

Transfer queue storing queued transfer.

size\_t transferSize [SAI\_XFER\_QUEUE\_SIZE]

Data bytes need to transfer.

• volatile uint8\_t queueUser

Index for user to queue transfer.

• volatile uint8\_t queueDriver

Index for driver to get the transfer data and size.

#### 39.2.1.0.0.37 Field Documentation

- 39.2.1.0.0.37.1 sdma\_buffer\_descriptor\_t sai\_sdma\_handle\_t::bdPool[SAI\_XFER\_QUEUE\_SIZ-E]
- 39.2.1.0.0.37.2 sai\_transfer\_t sai\_sdma\_handle\_t::saiQueue[SAI\_XFER\_QUEUE\_SIZE]
- 39.2.1.0.0.37.3 volatile uint8 t sai sdma handle t::queueUser

#### **Function Documentation**

39.3.1 void SAI\_TransferTxCreateHandleSDMA ( I2S\_Type \* base, sai\_sdma\_handle\_t \* handle, sai\_sdma\_callback\_t callback, void \* userData, sdma\_handle\_t \* dmaHandle, uint32 t eventSource )

This function initializes the SAI master DMA handle, which can be used for other SAI master transactional APIs. Usually, for a specified SAI instance, call this API once to get the initialized handle.

#### **Parameters**

base	SAI base pointer.	
handle	SAI SDMA handle pointer.	
base	SAI peripheral base address.	
callback	Pointer to user callback function.	
userData	User parameter passed to the callback function.	
dmaHandle	ndle SDMA handle pointer, this handle shall be static allocated by users.	
eventSource	SAI event source number.	

39.3.2 void SAI\_TransferRxCreateHandleSDMA ( I2S\_Type \* base, sai\_sdma\_handle\_t \* handle, sai\_sdma\_callback\_t callback, void \* userData, sdma handle t \* dmaHandle, uint32 t eventSource )

This function initializes the SAI slave DMA handle, which can be used for other SAI master transactional APIs. Usually, for a specified SAI instance, call this API once to get the initialized handle.

#### Parameters

base	SAI base pointer.
------	-------------------

handle	SAI SDMA handle pointer.	
base	SAI peripheral base address.	
callback	Pointer to user callback function.	
userData	User parameter passed to the callback function.	
dmaHandle	dmaHandle SDMA handle pointer, this handle shall be static allocated by users.	
eventSource	SAI event source number.	

# 39.3.3 void SAI\_TransferTxSetFormatSDMA ( I2S\_Type \* base, sai\_sdma\_handle\_t \* handle, sai\_transfer\_format\_t \* format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz)

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred. This function also sets the SDMA parameter according to formatting requirements.

#### **Parameters**

base	SAI base pointer.
handle	SAI SDMA handle pointer.
format	Pointer to SAI audio data format structure.
mclkSource- ClockHz	SAI master clock source frequency in Hz.
bclkSource- ClockHz	SAI bit clock source frequency in Hz. If bit clock source is master clock, this value should equals to masterClockHz in format.

#### Return values

kStatus_Success	Audio format set successfully.
kStatus_InvalidArgument	The input argument is invalid.

# 39.3.4 void SAI\_TransferRxSetFormatSDMA ( I2S\_Type \* base, sai\_sdma\_handle\_t \* handle, sai\_transfer\_format\_t \* format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz)

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred. This function also sets the SDMA parameter according to formatting requirements.

#### **Parameters**

base	SAI base pointer.
handle	SAI SDMA handle pointer.
format	Pointer to SAI audio data format structure.
mclkSource- ClockHz	SAI master clock source frequency in Hz.
bclkSource- ClockHz	SAI bit clock source frequency in Hz. If a bit clock source is the master clock, this value should equal to masterClockHz in format.

#### Return values

kStatus_Success	Audio format set successfully.
kStatus_InvalidArgument	The input argument is invalid.

## 39.3.5 status\_t SAI\_TransferSendSDMA ( I2S\_Type \* base, sai\_sdma\_handle\_t \* handle, sai\_transfer\_t \* xfer )

#### Note

This interface returns immediately after the transfer initiates. Call SAI\_GetTransferStatus to poll the transfer status and check whether the SAI transfer is finished.

#### **Parameters**

base	SAI base pointer.
handle	SAI SDMA handle pointer.
xfer	Pointer to the DMA transfer structure.

#### Return values

kStatus_Success	Start a SAI SDMA send successfully.
kStatus_InvalidArgument	The input argument is invalid.
kStatus_TxBusy	SAI is busy sending data.

## 39.3.6 status\_t SAI\_TransferReceiveSDMA ( I2S\_Type \* base, sai\_sdma\_handle\_t \* handle, sai\_transfer\_t \* xfer )

#### Note

This interface returns immediately after the transfer initiates. Call the SAI\_GetReceiveRemaining-Bytes to poll the transfer status and check whether the SAI transfer is finished.

#### **Parameters**

base	SAI base pointer
handle	SAI SDMA handle pointer.
xfer	Pointer to DMA transfer structure.

#### Return values

kStatus_Success	Start a SAI SDMA receive successfully.
kStatus_InvalidArgument	The input argument is invalid.
kStatus_RxBusy	SAI is busy receiving data.

## 39.3.7 void SAI\_TransferAbortSendSDMA ( I2S\_Type \* base, sai\_sdma\_handle\_t \* handle )

#### **Parameters**

base	SAI base pointer.
handle	SAI SDMA handle pointer.

## 39.3.8 void SAI\_TransferAbortReceiveSDMA ( I2S\_Type \* base, sai\_sdma\_handle\_t \* handle )

#### **Parameters**

base	SAI base pointer
handle	SAI SDMA handle pointer.

## 39.3.9 void SAI\_TransferRxSetConfigSDMA ( I2S\_Type \* base, sai\_sdma\_handle\_t \* handle, sai\_transceiver\_t \* saiConfig )

param base SAI base pointer. param handle SAI SDMA handle pointer. param saiConig sai configurations.

#### MCUXpresso SDK API Reference Manual

## 39.3.10 void SAI\_TransferTxSetConfigSDMA ( I2S\_Type \* base, sai sdma handle t \* handle, sai\_transceiver\_t \* saiConfig )

param base SAI base pointer. param handle SAI SDMA handle pointer. param saiConig sai configurations.

**MCUXpresso SDK API Reference Manual** 

## Chapter 40 Wm8960 adapter

#### **Overview**

#### **Macros**

• #define HAL\_CODEC\_HANDLER\_SIZE (WM8960\_I2C\_HANDLER\_SIZE + 4U) codec handler size

#### **Enumerations**

enum { kCODEC\_WM8960 } codec type

#### **Functions**

status\_t HAL\_CODEC\_Init (void \*handle, void \*config)

Codec initilization.

• status\_t HAL\_CODEC\_Deinit (void \*handle)

Codec de-initilization.

• status\_t HAL\_CODEC\_SetFormat (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bit-Width)

set audio data format.

- status\_t HAL\_CODEC\_SetVolume (void \*handle, uint32\_t playChannel, uint32\_t volume) set audio codec module volume.
- status\_t HAL\_CODEC\_SetMute (void \*handle, uint32\_t playChannel, bool isMute) set audio codec module mute.
- status\_t HAL\_CODEC\_SetPower (void \*handle, uint32\_t module, bool powerOn) set audio codec module power.
- status\_t HAL\_CODEC\_SetRecord (void \*handle, uint32\_t recordSource) codec set record source.
- status\_t HAL\_CODEC\_SetRecordChannel (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)

codec set record channel.

- status\_t HAL\_CODEC\_SetPlay (void \*handle, uint32\_t playSource) codec set play source.
- status\_t HAL\_CODEC\_ModuleControl (void \*handle, uint32\_t cmd, uint32\_t data) codec module control.

### **Enumeration Type Documentation**

#### 40.2.1 anonymous enum

Enumerator

**kCODEC WM8960** wm8960

### **Function Documentation**

40.3.1 status\_t HAL\_CODEC\_Init ( void \* handle, void \* config )

#### **Parameters**

handle	codec handle.
config	codec configuration.

#### Returns

kStatus\_Success is success, else initial failed.

### 40.3.2 status\_t HAL\_CODEC\_Deinit ( void \* handle )

#### **Parameters**

handle	codec handle.

#### Returns

kStatus\_Success is success, else de-initial failed.

## 40.3.3 status\_t HAL\_CODEC\_SetFormat ( void \* handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth )

#### **Parameters**

handle	codec handle.
mclk	master clock frequency in HZ.
sampleRate	sample rate in HZ.
bitWidth	bit width.

### Returns

kStatus\_Success is success, else configure failed.

## 40.3.4 status\_t HAL\_CODEC\_SetVolume ( void \* handle, uint32\_t playChannel, uint32\_t volume )

MCUXpresso SDK API Reference Manual

#### **Parameters**

handle	codec handle.
playChannel	audio codec play channel, can be a value or combine value of _codec_play_channel.
volume	volume value, support $0 \sim 100$ , 0 is mute, 100 is the maximum volume value.

#### Returns

kStatus\_Success is success, else configure failed.

## 40.3.5 status\_t HAL\_CODEC\_SetMute ( void \* handle, uint32\_t playChannel, bool isMute )

#### **Parameters**

handle	codec handle.
playChannel	audio codec play channel, can be a value or combine value of _codec_play_channel.
isMute	true is mute, false is unmute.

#### Returns

kStatus\_Success is success, else configure failed.

## 40.3.6 status\_t HAL\_CODEC\_SetPower ( void \* handle, uint32\_t module, bool powerOn )

#### Parameters

handle	codec handle.
module	audio codec module.
powerOn	true is power on, false is power down.

#### Returns

kStatus\_Success is success, else configure failed.

## 40.3.7 status\_t HAL\_CODEC\_SetRecord ( void \* handle, uint32\_t recordSource )

#### MCUXpresso SDK API Reference Manual

495

#### **Parameters**

handle	codec handle.
recordSource	audio codec record source, can be a value or combine value of _codec_record_source.

#### Returns

kStatus\_Success is success, else configure failed.

### 40.3.8 status\_t HAL CODEC SetRecordChannel ( void \* handle, uint32 t leftRecordChannel, uint32\_t rightRecordChannel )

#### **Parameters**

handle	codec handle.
v	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
0	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

#### Returns

kStatus\_Success is success, else configure failed.

### 40.3.9 status\_t HAL CODEC SetPlay ( void \* handle, uint32 t playSource )

#### **Parameters**

handle	codec handle.
playSource	audio codec play source, can be a value or combine value of _codec_play_source.

#### Returns

kStatus\_Success is success, else configure failed.

#### status\_t HAL\_CODEC\_ModuleControl ( void \* handle, uint32\_t cmd, 40.3.10 uint32\_t data )

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

MCUXpresso SDK API Reference Manual

### Parameters

handle	codec handle.
cmd	module control cmd, reference _codec_module_ctrl_cmd.
data	value to write, when cmd is kCODEC_ModuleRecordSourceChannel, the data should be a value combine of channel and source, please reference macro CODEC_MOD-ULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN), reference codec specific driver for detail configurations.

#### Returns

kStatus\_Success is success, else configure failed.

## Chapter 41 Wm8960

#### **Overview**

#### **Data Structures**

• struct wm8960\_audio\_format\_t

wm8960 audio format More...

struct wm8960\_config\_t

Initialize structure of WM8960. More...

struct wm8960\_handle\_t

wm8960 codec handler More...

#### **Macros**

- #define WM8960\_I2C\_HANDLER\_SIZE CODEC\_I2C\_MASTER\_HANDLER\_SIZE wm8960 handle size
- #define WM8960 LINVOL 0x0U

Define the register address of WM8960.

#define WM8960\_CACHEREGNUM 56U

Cache register number.

#define WM8960\_IFACE1\_FORMAT\_MASK 0x03U

WM8960\_IFACE1 FORMAT bits.

#define WM8960\_IFACE1\_WL\_MASK 0x0CU

WM8960 IFACE1 WL bits.

#define WM8960\_IFACE1\_LRP\_MASK 0x10U

WM8960\_IFACE1 LRP bit.

#define WM8960\_IFACE1\_DLRSWAP\_MASK 0x20U

WM8960\_IFACE1 DLRSWAP bit.

#define WM8960 IFACE1 MS MASK 0x40U

WM8960\_IFACE1 MS bit.

#define WM8960\_IFACE1\_BCLKINV\_MASK 0x80U

WM8960\_IFACE1 BCLKINV bit.

#define WM8960\_IFACE1\_ALRSWAP\_MASK 0x100U

WM8960\_IFACE1 ALRSWAP bit.

#define WM8960\_POWER1\_VREF\_MASK 0x40U

WM8960 POWER1.

#define WM8960\_POWER2\_DACL\_MASK 0x100U

WM8960 POWER2.

#define WM8960\_I2C\_ADDR 0x1A

WM8960 I2C address.

• #define WM8960 I2C BAUDRATE (100000U)

WM8960 I2C baudrate.

#define WM8960\_ADC\_MAX\_VOLUME\_vALUE 0xFFU

WM8960 maximum volume value.

#### Overview

#### **Enumerations**

```
enum wm8960_module_t {
  kWM8960 ModuleADC = 0,
 kWM8960 ModuleDAC = 1,
 kWM8960\_ModuleVREF = 2,
 kWM8960 ModuleHP = 3,
 kWM8960\_ModuleMICB = 4,
 kWM8960\_ModuleMIC = 5,
 kWM8960\_ModuleLineIn = 6,
 kWM8960\_ModuleLineOut = 7,
 kWM8960 ModuleSpeaker = 8,
 kWM8960 ModuleOMIX = 9
    Modules in WM8960 board.
• enum {
 kWM8960_HeadphoneLeft = 1,
 kWM8960_HeadphoneRight = 2,
 kWM8960_SpeakerLeft = 4,
 kWM8960_SpeakerRight = 8 }
    wm8960 play channel
enum wm8960_play_source_t {
 kWM8960_PlaySourcePGA = 1,
 kWM8960_PlaySourceInput = 2,
 kWM8960_PlaySourceDAC = 4 }
    wm8960 play source
enum wm8960_route_t {
 kWM8960_RouteBypass = 0,
 kWM8960_RoutePlayback = 1,
 kWM8960_RoutePlaybackandRecord = 2,
 kWM8960 RouteRecord = 5 }
    WM8960 data route.
enum wm8960_protocol_t {
 kWM8960 BusI2S = 2,
 kWM8960_BusLeftJustified = 1,
 kWM8960_BusRightJustified = 0,
 kWM8960_BusPCMA = 3,
 kWM8960 BusPCMB = 3 \mid (1 << 4) \mid
    The audio data transfer protocol choice.
enum wm8960_input_t {
  kWM8960_InputClosed = 0,
 kWM8960_InputSingleEndedMic = 1,
 kWM8960_InputDifferentialMicInput2 = 2,
 kWM8960_InputDifferentialMicInput3 = 3,
 kWM8960_InputLineINPUT2 = 4,
 kWM8960 InputLineINPUT3 = 5 }
    wm8960 input source

    enum {
```

```
kWM8960 AudioSampleRate8KHz = 8000U.
     kWM8960_AudioSampleRate11025Hz = 11025U,
     kWM8960 AudioSampleRate12KHz = 12000U,
     kWM8960_AudioSampleRate16KHz = 16000U,
     kWM8960 AudioSampleRate22050Hz = 22050U,
     kWM8960 AudioSampleRate24KHz = 24000U,
     kWM8960_AudioSampleRate32KHz = 32000U,
     kWM8960_AudioSampleRate44100Hz = 44100U,
     kWM8960 AudioSampleRate48KHz = 48000U,
     kWM8960 AudioSampleRate96KHz = 96000U,
     kWM8960_AudioSampleRate192KHz = 192000U,
     kWM8960 AudioSampleRate384KHz = 384000U }
       audio sample rate definition
   • enum {
     kWM8960 AudioBitWidth16bit = 16U,
     kWM8960_AudioBitWidth20bit = 20U,
     kWM8960 AudioBitWidth24bit = 24U,
     kWM8960 AudioBitWidth32bit = 32U }
        audio bit width
Functions

    status_t WM8960_Init (wm8960_handle_t *handle, const wm8960_config_t *wm8960Config)

        WM8960 initialize function.
   • status_t WM8960_Deinit (wm8960_handle_t *handle)
        Deinit the WM8960 codec.

    status t WM8960 SetDataRoute (wm8960 handle t *handle, wm8960 route t route)

        Set audio data route in WM8960.

    status t WM8960 SetLeftInput (wm8960 handle t *handle, wm8960 input t input)

        Set left audio input source in WM8960.

    status_t WM8960_SetRightInput (wm8960_handle_t *handle, wm8960_input_t input)

        Set right audio input source in WM8960.
   • status t WM8960 SetProtocol (wm8960 handle t *handle, wm8960 protocol t protocol)
        Set the audio transfer protocol.

    void WM8960 SetMasterSlave (wm8960 handle t *handle, bool master)

        Set WM8960 as master or slave.
   • status_t WM8960_SetVolume (wm8960_handle_t *handle, wm8960_module_t module, uint32_t
     volume)
        Set the volume of different modules in WM8960.
   • uint32_t WM8960_GetVolume (wm8960_handle_t *handle, wm8960_module_t module)
        Get the volume of different modules in WM8960.
   • status_t WM8960_SetMute (wm8960_handle_t *handle, wm8960_module_t module, bool is-
     Enabled)
        Mute modules in WM8960.
   • status t WM8960 SetModule (wm8960 handle t *handle, wm8960 module t module, bool is-
```

**MCUXpresso SDK API Reference Manual** 

• status t WM8960 SetPlay (wm8960 handle t \*handle, uint32 t playSource)

Enabled)

Enable/disable expected devices.

SET the WM8960 play source.

#### **Data Structure Documentation**

• status\_t WM8960\_ConfigDataFormat (wm8960\_handle\_t \*handle, uint32\_t sysclk, uint32\_t sample\_rate, uint32\_t bits)

Configure the data format of audio data.

• status t WM8960 SetJackDetect (wm8960 handle t \*handle, bool isEnabled)

Enable/disable jack detect feature.

• status\_t WM8960\_WriteReg (wm8960\_handle\_t \*handle, uint8\_t reg, uint16\_t val)

Write register to WM8960 using I2C.

• status\_t WM8960\_ReadReg (uint8\_t reg, uint16\_t \*val)

Read register from WM8960 using I2C.

status\_t WM8960\_ModifyReg (wm8960\_handle\_t \*handle, uint8\_t reg, uint16\_t mask, uint16\_t val)

Modify some bits in the register using I2C.

#### **Driver version**

• #define FSL\_WM8960\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 3)) *CLOCK driver version 2.1.3.* 

#### **Data Structure Documentation**

### 41.2.1 struct wm8960\_audio\_format\_t

#### **Data Fields**

• uint32\_t mclk\_HZ

master clock frequency

• uint32 t sampleRate

sample rate

• uint32 t bitWidth

bit width

### 41.2.2 struct wm8960\_config\_t

#### **Data Fields**

• wm8960 route t route

Audio data route.

• wm8960 protocol t bus

Audio transfer protocol.

wm8960\_audio\_format\_t format

Audio format.

bool master slave

Master or slave.

bool enableSpeaker

True means enable class D speaker as output, false means no.

• wm8960\_input\_t leftInputSource

Left input source for WM8960.

• wm8960\_input\_t rightInputSource

#### **Enumeration Type Documentation**

- Right input source for wm8960.
- wm8960\_play\_source\_t playSource play source
- uint8\_t slaveAddress

wm8960 device address

• codec\_i2c\_config\_t i2cConfig i2c configuration

#### 41.2.2.0.0.38 Field Documentation

41.2.2.0.0.38.1 wm8960\_route\_t wm8960\_config\_t::route

41.2.2.0.0.38.2 bool wm8960\_config\_t::master\_slave

#### 41.2.3 struct wm8960 handle t

#### **Data Fields**

- const wm8960\_config\_t \* config
  - wm8904 config pointer
- uint8\_t i2cHandle [WM8960\_I2C\_HANDLER\_SIZE] i2c handle

#### **Macro Definition Documentation**

41.3.1 #define WM8960 LINVOL 0x0U

#### 41.3.2 #define WM8960 I2C ADDR 0x1A

### **Enumeration Type Documentation**

### 41.4.1 enum wm8960\_module\_t

#### Enumerator

kWM8960 ModuleADC ADC module in WM8960.

kWM8960 ModuleDAC DAC module in WM8960.

**kWM8960\_ModuleVREF** VREF module.

*kWM8960\_ModuleHP* Headphone.

kWM8960\_ModuleMICB Mic bias.

**kWM8960\_ModuleMIC** Input Mic.

kWM8960\_ModuleLineIn Analog in PGA.

kWM8960\_ModuleLineOut Line out module.

kWM8960\_ModuleSpeaker Speaker module.

kWM8960\_ModuleOMIX Output mixer.

NXP Semiconductors 501

#### **Enumeration Type Documentation**

### 41.4.2 anonymous enum

#### Enumerator

kWM8960\_HeadphoneLeft wm8960 headphone left channelkWM8960\_HeadphoneRight wm8960 headphone right channelkWM8960\_SpeakerLeft wm8960 speaker left channelkWM8960\_SpeakerRight wm8960 speaker right channel

### 41.4.3 enum wm8960\_play\_source\_t

#### Enumerator

```
kWM8960_PlaySourcePGAkWM8960_PlaySourceInputkWM8960_PlaySourceDACwm8960 play source InputkWM8960_PlaySourceDAC
```

### 41.4.4 enum wm8960\_route\_t

Only provide some typical data route, not all route listed. Note: Users cannot combine any routes, once a new route is set, the previous one would be replaced.

#### Enumerator

```
kWM8960_RouteBypass LINEIN->Headphone.
kWM8960_RoutePlayback I2SIN->DAC->Headphone.
kWM8960_RoutePlaybackandRecord I2SIN->DAC->Headphone, LINEIN->ADC->I2SOUT.
kWM8960_RouteRecord LINEIN->ADC->I2SOUT.
```

### 41.4.5 enum wm8960\_protocol\_t

WM8960 only supports I2S format and PCM format.

#### Enumerator

```
kWM8960_Bus12S I2S type.
kWM8960_BusLeftJustified Left justified mode.
kWM8960_BusRightJustified Right justified mode.
kWM8960_BusPCMA PCM A mode.
kWM8960_BusPCMB PCM B mode.
```

503

### 41.4.6 enum wm8960 input t

#### Enumerator

```
kWM8960_InputClosed Input device is closed.
```

kWM8960 InputSingleEndedMic Input as single ended mic, only use L/RINPUT1.

kWM8960\_InputDifferentialMicInput2 Input as differential mic, use L/RINPUT1 and L/RINPU-

kWM8960\_InputDifferentialMicInput3 Input as differential mic, use L/RINPUT1 and L/RINPU-T3.

**kWM8960** InputLineINPUT2 Input as line input, only use L/RINPUT2.

kWM8960\_InputLineINPUT3 Input as line input, only use L/RINPUT3.

#### 41.4.7 anonymous enum

#### Enumerator

**kWM8960\_AudioSampleRate8KHz** Sample rate 8000 Hz.

kWM8960 AudioSampleRate11025Hz Sample rate 11025 Hz.

kWM8960\_AudioSampleRate12KHz Sample rate 12000 Hz.

kWM8960 AudioSampleRate16KHz. Sample rate 16000 Hz.

kWM8960\_AudioSampleRate22050Hz Sample rate 22050 Hz.

kWM8960 AudioSampleRate24KHz Sample rate 24000 Hz.

kWM8960 AudioSampleRate32KHz Sample rate 32000 Hz.

kWM8960\_AudioSampleRate44100Hz Sample rate 44100 Hz.

kWM8960\_AudioSampleRate48KHz Sample rate 48000 Hz.

kWM8960 AudioSampleRate96KHz Sample rate 96000 Hz.

kWM8960 AudioSampleRate192KHz Sample rate 192000 Hz.

kWM8960\_AudioSampleRate384KHz Sample rate 384000 Hz.

#### 41.4.8 anonymous enum

#### Enumerator

```
kWM8960 AudioBitWidth16bit audio bit width 16
kWM8960 AudioBitWidth20bit audio bit width 20
kWM8960 AudioBitWidth24bit audio bit width 24
kWM8960_AudioBitWidth32bit audio bit width 32
```

#### **Function Documentation**

## 41.5.1 status\_t WM8960\_Init ( wm8960\_handle\_t \* handle, const wm8960\_config\_t \* wm8960Config )

The second parameter is NULL to WM8960 in this version. If users want to change the settings, they have to use wm8960\_write\_reg() or wm8960\_modify\_reg() to set the register value of WM8960. Note: If the codec\_config is NULL, it would initialize WM8960 using default settings. The default setting: codec\_config->route = kWM8960\_RoutePlaybackandRecord codec\_config->bus = kWM8960\_BusI2S codec\_config->master = slave

#### **Parameters**

handle	WM8960 handle structure.
wm8960Config	WM8960 configuration structure.

### 41.5.2 status\_t WM8960\_Deinit ( wm8960\_handle\_t \* handle )

This function close all modules in WM8960 to save power.

#### **Parameters**

handle	WM8960 handle structure pointer.
	1

## 41.5.3 status\_t WM8960\_SetDataRoute ( wm8960\_handle\_t \* handle, wm8960\_route\_t route )

This function would set the data route according to route. The route cannot be combined, as all route would enable different modules. Note: If a new route is set, the previous route would not work.

#### **Parameters**

handle	WM8960 handle structure.
route	Audio data route in WM8960.

## 41.5.4 status\_t WM8960\_SetLeftInput ( wm8960\_handle\_t \* handle, wm8960\_input\_t input )

505

#### **Parameters**

handle	WM8960 handle structure.
input	Audio input source.

## 41.5.5 status\_t WM8960\_SetRightInput ( wm8960\_handle\_t \* handle, wm8960\_input\_t input )

#### **Parameters**

handle	WM8960 handle structure.
input	Audio input source.

## 41.5.6 status\_t WM8960\_SetProtocol ( wm8960\_handle\_t \* handle, wm8960\_protocol\_t protocol )

WM8960 only supports I2S, left justified, right justified, PCM A, PCM B format.

#### **Parameters**

handle	WM8960 handle structure.
protocol	Audio data transfer protocol.

### 41.5.7 void WM8960\_SetMasterSlave ( $wm8960\_handle\_t*handle$ , bool master )

#### **Parameters**

handle	WM8960 handle structure.
master	1 represent master, 0 represent slave.

## 41.5.8 status\_t WM8960\_SetVolume ( wm8960\_handle\_t \* handle, wm8960\_module\_t module, uint32 t volume )

This function would set the volume of WM8960 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

Module:kWM8960\_ModuleADC, volume range value: 0 is mute, 1-255 is -97db to 30db Module:kW-M8960\_ModuleDAC, volume range value: 0 is mute, 1-255 is -127db to 0db Module:kWM8960\_Module-HP, volume range value: 0 - 2F is mute, 0x30 - 0x7F is -73db to 6db Module:kWM8960\_ModuleLineIn, volume range value: 0 - 0x3F is -17.25db to 30db Module:kWM8960\_ModuleSpeaker, volume range value: 0 - 2F is mute, 0x30 - 0x7F is -73db to 6db

#### **Parameters**

handle	WM8960 handle structure.
module	Module to set volume, it can be ADC, DAC, Headphone and so on.
volume	Volume value need to be set.

## 41.5.9 uint32\_t WM8960\_GetVolume ( wm8960\_handle\_t \* handle, wm8960\_module\_t module )

This function gets the volume of WM8960 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

#### **Parameters**

handle	WM8960 handle structure.
module	Module to set volume, it can be ADC, DAC, Headphone and so on.

#### Returns

Volume value of the module.

## 41.5.10 status\_t WM8960\_SetMute ( wm8960\_handle\_t \* handle, wm8960\_module\_t module, bool isEnabled )

#### Parameters

handle	WM8960 handle structure.
module	Modules need to be mute.

isEnabled	Mute or unmute, 1 represent mute.

## 41.5.11 status\_t WM8960\_SetModule ( wm8960\_handle\_t \* handle, wm8960\_module\_t module, bool isEnabled )

#### **Parameters**

handle	WM8960 handle structure.
module	Module expected to enable.
isEnabled	Enable or disable moudles.

## 41.5.12 status\_t WM8960\_SetPlay ( wm8960\_handle\_t \* handle, uint32\_t playSource )

#### **Parameters**

handle	WM8960 handle structure.
playSource	play source, can be a value combine of kWM8960_ModuleHeadphoneSourcePG-A, kWM8960_ModuleHeadphoneSourceDAC, kWM8960_ModulePlaySourceInput, kWM8960_ModulePlayMonoRight, kWM8960_ModulePlayMonoLeft.

#### Returns

kStatus\_WM8904\_Success if successful, different code otherwise..

## 41.5.13 status\_t WM8960\_ConfigDataFormat ( wm8960\_handle\_t \* handle, uint32 t sysclk, uint32 t sample rate, uint32 t bits )

This function would configure the registers about the sample rate, bit depths.

handle	WM8960 handle structure pointer.
sysclk	system clock of the codec which can be generated by MCLK or PLL output.
sample_rate	Sample rate of audio file running in WM8960. WM8960 now supports 8k, 11.025k, 12k, 16k, 22.05k, 24k, 32k, 44.1k, 48k and 96k sample rate.
bits	Bit depth of audio file (WM8960 only supports 16bit, 20bit, 24bit and 32 bit in HW).

## 41.5.14 status\_t WM8960\_SetJackDetect ( wm8960\_handle\_t \* handle, bool isEnabled )

#### **Parameters**

handle	WM8960 handle structure.
isEnabled	Enable or disable moudles.

## 41.5.15 status\_t WM8960\_WriteReg ( wm8960\_handle\_t \* handle, uint8\_t reg, uint16\_t val )

#### **Parameters**

handle	WM8960 handle structure.
reg	The register address in WM8960.
val	Value needs to write into the register.

### 41.5.16 status\_t WM8960\_ReadReg ( uint8\_t reg, uint16\_t \* val )

#### **Parameters**

reg	The register address in WM8960.
val	Value written to.

## 41.5.17 status\_t WM8960\_ModifyReg ( wm8960\_handle\_t \* handle, uint8\_t reg, uint16\_t mask, uint16\_t val )

## MCUXpresso SDK API Reference Manual

### Parameters

handle	WM8960 handle structure.
reg	The register address in WM8960.
mask	The mask code for the bits want to write. The bit you want to write should be 0.
val	Value needs to write into the register.

MCUXpresso SDK API Reference Manual

## Chapter 42 Serial Manager

#### **Overview**

#### **Data Structures**

- struct serial\_manager\_config\_t
  - serial manager config structure More...
- struct serial\_manager\_callback\_message\_t

Callback message structure. More...

#### **Macros**

- #define SERIAL\_MANAGER\_NON\_BLOCKING\_MODE (0U)
  - *Enable or disable serial manager non-blocking mode (1 enable, 0 disable)*
- #define SERIAL\_PORT\_TYPE\_UART (0U)
  - Enable or disable uart port (1 enable, 0 disable)
- #define SERIAL\_PORT\_TYPE\_USBCDC (0U)
  - Enable or disable USB CDC port (1 enable, 0 disable)
- #define SERIAL\_PORT\_TYPE\_SWO (0U)
  - Enable or disable SWO port (1 enable, 0 disable)
- #define SERIAL\_PORT\_TYPE\_VIRTUAL (0U)
  - Enable or disable USB CDC virtual port (1 enable, 0 disable)
- #define SERIAL\_PORT\_TYPE\_RPMSG (0U)
  - Enable or disable rPMSG port (1 enable, 0 disable)
- #define SERIAL\_MANAGER\_TASK\_HANDLE\_TX (0U)
  - Enable or disable SerialManager\_Task() handle TX to prevent recursive calling.
- #define SERIAL\_MANAGER\_TIME\_DELAY\_DEFAULT\_VALUE (1U)
  - Set the default delay time in ms used by SerialManager\_TimeDelay().
- #define SERIAL MANAGER TASK HANDLE RX AVAILABLE NOTIFY (0U)
  - Enable or disable SerialManager\_Task() handle RX data available notify.
- #define SERIAL\_MANAGER\_WRITE\_HANDLE\_SIZE (4U)
  - Set serial manager write handle size.
- #define SERIAL\_MANAGER\_HANDLE\_SIZE (SERIAL\_MANAGER\_HANDLE\_SIZE\_TEMP + 12U)
  - SERIAL\_PORT\_UART\_HANDLE\_SIZE/SERIAL\_PORT\_USB\_CDC\_HANDLE\_SIZE + serial manager dedicated size.
- #define SERIAL\_MANAGER\_HANDLE\_DEFINE(name) uint32\_t name[((SERIAL\_MANAGE-R\_HANDLE\_SIZE + sizeof(uint32\_t) 1U) / sizeof(uint32\_t))]
  - Defines the serial manager handle.
- #define SERIAL\_MANAGER\_WRITE\_HANDLE\_DEFINE(name) uint32\_t name[((SERIAL\_M-ANAGER\_WRITE\_HANDLE\_SIZE + sizeof(uint32\_t) 1U) / sizeof(uint32\_t))]
  - Defines the serial manager write handle.
- #define SERIAL\_MANAGER\_READ\_HANDLE\_DEFINE(name) uint32\_t name[((SERIAL\_M-ANAGER\_READ\_HANDLE\_SIZE + sizeof(uint32\_t) 1U) / sizeof(uint32\_t))]

Defines the serial manager read handle.

#### Overview

```
    #define SERIAL_MANAGER_USE_COMMON_TASK (0U)
        Macro to determine whether use common task.
    #define SERIAL_MANAGER_TASK_PRIORITY (2U)
        Macro to set serial manager task priority.
    #define SERIAL_MANAGER_TASK_STACK_SIZE (1000U)
        Macro to set serial manager task stack size.
```

### **Typedefs**

```
    typedef void * serial_handle_t
        The handle of the serial manager module.
    typedef void * serial_write_handle_t
        The write handle of the serial manager module.
    typedef void * serial_read_handle_t
        The read handle of the serial manager module.
    typedef void(* serial_manager_callback_t)(void *callbackParam, serial_manager_callback_message_t *message, serial_manager_status_t status)
        callback function
```

#### **Enumerations**

```
enum serial_port_type_t {
 kSerialPort_Uart = 1U,
 kSerialPort UsbCdc,
 kSerialPort_Swo,
 kSerialPort_Virtual,
 kSerialPort_Rpmsg }
    serial port type
• enum serial manager type t {
 kSerialManager\_NonBlocking = 0x0U,
 kSerialManager_Blocking = 0x8F41U }
    serial manager type
• enum serial manager status t {
 kStatus_SerialManager_Success = kStatus_Success,
 kStatus SerialManager_Error = MAKE_STATUS(kStatusGroup_SERIALMANAGER, 1),
 kStatus_SerialManager_Busy = MAKE_STATUS(kStatusGroup_SERIALMANAGER, 2),
 kStatus SerialManager Notify = MAKE STATUS(kStatusGroup SERIALMANAGER, 3),
 kStatus SerialManager Canceled,
 kStatus_SerialManager_HandleConflict = MAKE_STATUS(kStatusGroup_SERIALMANAGER,
 5),
 kStatus SerialManager RingBufferOverflow,
 kStatus_SerialManager_NotConnected = MAKE_STATUS(kStatusGroup_SERIALMANAGER,
 7) }
    serial manager error code
```

#### **Functions**

serial\_manager\_status\_t SerialManager\_Init (serial\_handle\_t serialHandle, const serial\_manager\_config\_t \*config)

*Initializes a serial manager module with the serial manager handle and the user configuration structure.* 

• serial\_manager\_status\_t SerialManager\_Deinit (serial\_handle\_t serialHandle)

De-initializes the serial manager module instance.

• serial\_manager\_status\_t SerialManager\_OpenWriteHandle (serial\_handle\_t serialHandle, serial\_write\_handle\_t writeHandle)

*Opens a writing handle for the serial manager module.* 

- serial\_manager\_status\_t SerialManager\_CloseWriteHandle (serial\_write\_handle\_t writeHandle)

  Closes a writing handle for the serial manager module.
- serial\_manager\_status\_t SerialManager\_OpenReadHandle (serial\_handle\_t serialHandle, serial\_read\_handle\_t readHandle)

*Opens a reading handle for the serial manager module.* 

- serial\_manager\_status\_t SerialManager\_CloseReadHandle (serial\_read\_handle\_t readHandle) Closes a reading for the serial manager module.
- serial\_manager\_status\_t SerialManager\_WriteBlocking (serial\_write\_handle\_t writeHandle, uint8-\_t \*buffer, uint32\_t length)

Transmits data with the blocking mode.

• serial\_manager\_status\_t SerialManager\_ReadBlocking (serial\_read\_handle\_t readHandle, uint8\_t \*buffer, uint32\_t length)

Reads data with the blocking mode.

- serial\_manager\_status\_t SerialManager\_EnterLowpower (serial\_handle\_t serialHandle)

  \*Prepares to enter low power consumption.
- serial\_manager\_status\_t SerialManager\_ExitLowpower (serial\_handle\_t serialHandle)

  \*Restores from low power consumption.

#### **Data Structure Documentation**

### 42.2.1 struct serial manager config t

#### **Data Fields**

• uint8 t \* ringBuffer

Ring buffer address, it is used to buffer data received by the hardware.

• uint32\_t ringBufferSize

The size of the ring buffer.

serial\_port\_type\_t type

Serial port type.

• serial\_manager\_type\_t blockType

Serial manager port type.

void \* portConfig

Serial port configuration.

#### 42.2.1.0.0.39 Field Documentation

#### 42.2.1.0.0.39.1 uint8 t\* serial manager config t::ringBuffer

Besides, the memory space cannot be free during the lifetime of the serial manager module.

#### MCUXpresso SDK API Reference Manual

#### **Macro Definition Documentation**

### 42.2.2 struct serial manager callback message t

#### **Data Fields**

- uint8\_t \* buffer

  Transferred buffer.
- uint32\_t length

Transferred data length.

#### **Macro Definition Documentation**

- 42.3.1 #define SERIAL\_MANAGER\_TIME\_DELAY\_DEFAULT\_VALUE (1U)
- 42.3.2 #define SERIAL\_MANAGER\_HANDLE\_SIZE (SERIAL\_MANAGER\_HANDLE\_-SIZE\_TEMP + 12U)

Definition of serial manager handle size.

42.3.3 #define SERIAL\_MANAGER\_HANDLE\_DEFINE( name ) uint32\_t name[((SERIAL\_MANAGER\_HANDLE\_SIZE + sizeof(uint32\_t) - 1U) / sizeof(uint32\_t))]

This macro is used to define a 4 byte aligned serial manager handle. Then use "(serial\_handle\_t)name" to get the serial manager handle.

The macro should be global and could be optional. You could also define serial manager handle by yourself.

This is an example,

\* SERIAL\_MANAGER\_HANDLE\_DEFINE(serialManagerHandle);

#### **Parameters**

*name* The name string of the serial manager handle.

# 42.3.4 #define SERIAL\_MANAGER\_WRITE\_HANDLE\_DEFINE( name ) uint32\_t name[((SERIAL\_MANAGER\_WRITE\_HANDLE\_SIZE + sizeof(uint32\_t) - 1U) / sizeof(uint32\_t))]

This macro is used to define a 4 byte aligned serial manager write handle. Then use "(serial\_write\_handle\_t)name" to get the serial manager write handle.

MCUXpresso SDK API Reference Manual

#### **Enumeration Type Documentation**

The macro should be global and could be optional. You could also define serial manager write handle by yourself.

This is an example,

```
* SERIAL_MANAGER_WRITE_HANDLE_DEFINE(serialManagerwriteHandle);
```

#### **Parameters**

name The name string of the serial manager write handle.

# 42.3.5 #define SERIAL\_MANAGER\_READ\_HANDLE\_DEFINE( name ) uint32\_t name[((SERIAL\_MANAGER\_READ\_HANDLE\_SIZE + sizeof(uint32\_t) - 1U) / sizeof(uint32\_t))]

This macro is used to define a 4 byte aligned serial manager read handle. Then use "(serial\_read\_handle\_t)name" to get the serial manager read handle.

The macro should be global and could be optional. You could also define serial manager read handle by yourself.

This is an example,

```
* SERIAL_MANAGER_READ_HANDLE_DEFINE(serialManagerReadHandle);
```

#### Parameters

name The name string of the serial manager read handle.

- 42.3.6 #define SERIAL\_MANAGER\_USE\_COMMON\_TASK (0U)
- 42.3.7 #define SERIAL\_MANAGER\_TASK\_PRIORITY (2U)
- 42.3.8 #define SERIAL\_MANAGER\_TASK\_STACK\_SIZE (1000U)

## **Enumeration Type Documentation**

42.4.1 enum serial\_port\_type\_t

Enumerator

kSerialPort\_Uart Serial port UART.

MCUXpresso SDK API Reference Manual

```
kSerialPort_UsbCdc Serial port USB CDC.kSerialPort_Swo Serial port SWO.kSerialPort_Virtual Serial port Virtual.kSerialPort_Rpmsg Serial port RPMSG.
```

### 42.4.2 enum serial\_manager\_type\_t

#### Enumerator

**kSerialManager\_NonBlocking** None blocking handle. **kSerialManager\_Blocking** Blocking handle.

### 42.4.3 enum serial\_manager\_status\_t

#### Enumerator

```
kStatus_SerialManager_Error Failed.
kStatus_SerialManager_Busy Busy.
kStatus_SerialManager_Notify Ring buffer is not empty.
kStatus_SerialManager_Canceled the non-blocking request is canceled
kStatus_SerialManager_HandleConflict The handle is opened.
kStatus_SerialManager_RingBufferOverflow The ring buffer is overflowed.
kStatus_SerialManager_NotConnected The host is not connected.
```

#### **Function Documentation**

## 42.5.1 serial\_manager\_status\_t SerialManager\_Init ( serial\_handle\_t serialHandle, const serial\_manager\_config\_t \* config\_)

This function configures the Serial Manager module with user-defined settings. The user can configure the configuration structure. The parameter serialHandle is a pointer to point to a memory space of size SERIA-L\_MANAGER\_HANDLE\_SIZE allocated by the caller. The Serial Manager module supports three types of serial port, UART (includes UART, USART, LPSCI, LPUART, etc.), USB CDC and swo. Please refer to serial\_port\_type\_t for serial port setting. These three types can be set by using serial\_manager\_config\_t.

Example below shows how to use this API to configure the Serial Manager. For UART,

```
* #define SERIAL_MANAGER_RING_BUFFER_SIZE (256U)

* static SERIAL_MANAGER_HANDLE_DEFINE(s_serialHandle);

* static uint8_t s_ringBuffer[SERIAL_MANAGER_RING_BUFFER_SIZE];

* serial_manager_config_t config;

* serial_port_uart_config_t uartConfig;

* config.type = kSerialPort_Uart;
```

#### MCUXpresso SDK API Reference Manual

517

```
* config.ringBuffer = &s_ringBuffer[0];
* config.ringBufferSize = SERIAL_MANAGER_RING_BUFFER_SIZE;
* uartConfig.instance = 0;
* uartConfig.clockRate = 24000000;
* uartConfig.baudRate = 115200;
* uartConfig.parityMode = kSerialManager_UartParityDisabled;
* uartConfig.stopBitCount = kSerialManager_UartOneStopBit;
* uartConfig.enableRx = 1;
* uartConfig.enableTx = 1;
* uartConfig.enableTx = 0;
* uartConfig.enableTxCTS = 0;
* config.portConfig = &uartConfig;
* SerialManager_Init((serial_handle_t)s_serialHandle, &config);
```

#### For USB CDC,

```
# #define SERIAL_MANAGER_RING_BUFFER_SIZE (256U)
static SERIAL_MANAGER_HANDLE_DEFINE(s_serialHandle);
static uint8_t s_ringBuffer[SERIAL_MANAGER_RING_BUFFER_SIZE];

* serial_manager_config_t config;
serial_port_usb_cdc_config_t usbCdcConfig;
config.type = kSerialPort_UsbCdc;
config.ringBuffer = &s_ringBuffer[0];
config.ringBufferSize = SERIAL_MANAGER_RING_BUFFER_SIZE;
usbCdcConfig.controllerIndex = kSerialManager_UsbControllerKhci0;
config.portConfig = &usbCdcConfig;
SerialManager_Init((serial_handle_t)s_serialHandle, &config);
```

#### **Parameters**

serialHandle	Pointer to point to a memory space of size SERIAL_MANAGER_HANDLE_SIZE allocated by the caller. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: SERIAL_MANAGER_HANDLE_DEFINE(serialHandle); or uint32_t serialHandle[((SERIAL_MANAGER_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];
	$SIZEOI(uiiit32_1))],$
config	Pointer to user-defined configuration structure.

#### Return values

kStatus_SerialManager Error	An error occurred.
kStatus_SerialManager Success	The Serial Manager module initialization succeed.

# 42.5.2 serial\_manager\_status\_t SerialManager\_Deinit ( serial\_handle\_t serialHandle )

This function de-initializes the serial manager module instance. If the opened writing or reading handle is not closed, the function will return kStatus\_SerialManager\_Busy.

#### **Parameters**

serialHandle	The serial manager module handle pointer.
--------------	---

#### Return values

kStatus_SerialManager Success	The serial manager de-initialization succeed.
kStatus_SerialManager Busy	Opened reading or writing handle is not closed.

# 42.5.3 serial\_manager\_status\_t SerialManager\_OpenWriteHandle ( serial\_handle\_t serialHandle, serial\_write\_handle\_t writeHandle )

This function Opens a writing handle for the serial manager module. If the serial manager needs to be used in different tasks, the task should open a dedicated write handle for itself by calling SerialManager\_OpenWriteHandle. Since there can only one buffer for transmission for the writing handle at the same time, multiple writing handles need to be opened when the multiple transmission is needed for a task.

#### **Parameters**

serialHandle	The serial manager module handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices.
writeHandle	The serial manager module writing handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: SERIAL_MANAGER_WRITE_HANDLE_DEFINE(writeHandle); or uint32_t writeHandle[((SERIAL_MANAGER_W-RITE_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];

#### Return values

kStatus_SerialManager Error	An error occurred.
kStatus_SerialManager HandleConflict	The writing handle was opened.

```
kStatus_SerialManager_-
                           The writing handle is opened.
                 Success
```

Example below shows how to use this API to write data. For task 1,

```
static SERIAL_MANAGER_WRITE_HANDLE_DEFINE(s_serialWriteHandle1);
   static uint8_t s_nonBlockingWelcome1[] = "This is non-blocking writing log for task1!\r\n";
   SerialManager_OpenWriteHandle((serial_handle_t)serialHandle
     , (serial_write_handle_t)s_serialWriteHandle1);
   SerialManager_InstallTxCallback((serial_write_handle_t)s_serialWriteHandle1,
                                     Task1_SerialManagerTxCallback,
                                     s_serialWriteHandle1);
   SerialManager_WriteNonBlocking((serial_write_handle_t)s_serialWriteHandle1,
                                    s_nonBlockingWelcome1,
                                    sizeof(s_nonBlockingWelcome1) - 1U);
For task 2,
```

```
static SERIAL_MANAGER_WRITE_HANDLE_DEFINE(s_serialWriteHandle2);
static \ uint8\_t \ s\_nonBlockingWelcome2[] = "This \ is \ non-blocking \ writing \ log \ for \ task2! \ \ \ ";
SerialManager_OpenWriteHandle((serial_handle_t)serialHandle
 , (serial_write_handle_t)s_serialWriteHandle2);
SerialManager_InstallTxCallback((serial_write_handle_t)s_serialWriteHandle2,
                                  Task2_SerialManagerTxCallback,
                                  s_serialWriteHandle2);
SerialManager_WriteNonBlocking((serial_write_handle_t)s_serialWriteHandle2,
                                 s_nonBlockingWelcome2,
                                 sizeof(s_nonBlockingWelcome2) - 1U);
```

# serial\_manager\_status\_t SerialManager CloseWriteHandle ( serial write handle t writeHandle )

This function Closes a writing handle for the serial manager module.

**Parameters** 

writeHandle	The serial manager module writing handle pointer.
-------------	---

Return values

```
kStatus SerialManager -
                           The writing handle is closed.
                 Success
```

#### serial manager status t SerialManager OpenReadHandle ( serial handle t 42.5.5 serialHandle, serial\_read\_handle\_t readHandle )

This function Opens a reading handle for the serial manager module. The reading handle can not be opened multiple at the same time. The error code kStatus\_SerialManager\_Busy would be returned when

MCUXpresso SDK API Reference Manual

the previous reading handle is not closed. And there can only be one buffer for receiving for the reading handle at the same time.

MCUXpresso SDK API Reference Manual

#### **Parameters**

serialHandle	The serial manager module handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices.
readHandle	The serial manager module reading handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: SERIAL_MANAGER_READ_HAND-LE_DEFINE(readHandle); or uint32_t readHandle[((SERIAL_MANAGER_READ_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];

#### Return values

kStatus_SerialManager Error	An error occurred.
kStatus_SerialManager Success	The reading handle is opened.
kStatus_SerialManager Busy	Previous reading handle is not closed.

Example below shows how to use this API to read data.

# 42.5.6 serial\_manager\_status\_t SerialManager\_CloseReadHandle ( serial\_read\_handle\_t readHandle )

This function Closes a reading for the serial manager module.

#### **Parameters**

readHandle	The serial manager module reading handle pointer.
------------	---

#### Return values

kStatus_SerialManager	The reading handle is closed.
Success	

# 42.5.7 serial\_manager\_status\_t SerialManager\_WriteBlocking ( serial-\_write\_handle\_t writeHandle, uint8\_t \* buffer, uint32\_t length )

This is a blocking function, which polls the sending queue, waits for the sending queue to be empty. This function sends data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for transmission for the writing handle at the same time.

#### Note

The function SerialManager\_WriteBlocking and the function SerialManager\_WriteNonBlocking cannot be used at the same time. And, the function SerialManager\_CancelWriting cannot be used to abort the transmission of this function.

#### **Parameters**

writeHandle	The serial manager module handle pointer.
buffer	Start address of the data to write.
length	Length of the data to write.

#### Return values

kStatus_SerialManager Success	Successfully sent all data.
kStatus_SerialManager Busy	Previous transmission still not finished; data not all sent yet.
kStatus_SerialManager Error	An error occurred.

# 42.5.8 serial\_manager\_status\_t SerialManager\_ReadBlocking ( serial\_read\_handle\_t readHandle, uint8\_t \* buffer, uint32\_t length )

This is a blocking function, which polls the receiving buffer, waits for the receiving buffer to be full. This function receives data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for receiving for the reading handle at the same time.

MCUXpresso SDK API Reference Manual

#### Note

The function SerialManager\_ReadBlocking and the function SerialManager\_ReadNonBlocking cannot be used at the same time. And, the function SerialManager\_CancelReading cannot be used to abort the transmission of this function.

#### **Parameters**

readHandle	The serial manager module handle pointer.
buffer	Start address of the data to store the received data.
length	The length of the data to be received.

#### Return values

kStatus_SerialManager Success	Successfully received all data.
kStatus_SerialManager Busy	Previous transmission still not finished; data not all received yet.
kStatus_SerialManager Error	An error occurred.

# 42.5.9 serial\_manager\_status\_t SerialManager\_EnterLowpower ( serial\_handle\_t serialHandle )

This function is used to prepare to enter low power consumption.

#### **Parameters**

seria	lHandle	The serial manager module handle pointer.	

#### Return values

kStatus_SerialManager	Successful operation.
Success	

# 42.5.10 serial\_manager\_status\_t SerialManager\_ExitLowpower ( serial\_handle\_t serialHandle )

This function is used to restore from low power consumption.

### MCUXpresso SDK API Reference Manual

### Parameters

serialHandle	The serial manager module handle pointer.
--------------	---

#### Return values

kStatus_SerialManager	Successful operation.
Success	

MCUXpresso SDK API Reference Manual

# Chapter 43 Serial\_port\_swo

#### **Overview**

#### **Data Structures**

 struct serial\_port\_swo\_config\_t serial port swo config struct More...

#### **Macros**

• #define SERIAL\_PORT\_SWO\_HANDLE\_SIZE (12U) serial port swo handle size

#### **Enumerations**

enum serial\_port\_swo\_protocol\_t {
 kSerialManager\_SwoProtocolManchester = 1U,
 kSerialManager\_SwoProtocolNrz = 2U }
 serial port swo protocol

### **Data Structure Documentation**

### 43.2.1 struct serial\_port\_swo\_config\_t

#### **Data Fields**

```
uint32_t clockRate
clock rateuint32_t baudRate
```

baud rate

• uint32\_t port

Port used to transfer data.

• serial\_port\_swo\_protocol\_t protocol SWO protocol.

# **Enumeration Type Documentation**

### 43.3.1 enum serial\_port\_swo\_protocol\_t

#### Enumerator

*kSerialManager\_SwoProtocolManchester* SWO Manchester protocol. *kSerialManager\_SwoProtocolNrz* SWO UART/NRZ protocol.

#### **MCUXpresso SDK API Reference Manual**

**Enumeration Type Documentation** 

# Chapter 44 Serial\_port\_uart

#### **Overview**

#### **Macros**

- #define SERIAL\_PORT\_UART\_HANDLE\_SIZE (HAL\_UART\_HANDLE\_SIZE) serial port uart handle size
- #define SERIAL\_USE\_CONFIGURE\_STRUCTURE (0U)

  Enable or disable the configure structure pointer.

#### **Enumerations**

```
    enum serial_port_uart_parity_mode_t {
        kSerialManager_UartParityDisabled = 0x0U,
        kSerialManager_UartParityEven = 0x1U,
        kSerialManager_UartParityOdd = 0x2U }
        serial port uart parity mode
        enum serial_port_uart_stop_bit_count_t {
        kSerialManager_UartOneStopBit = 0U,
        kSerialManager_UartTwoStopBit = 1U }
        serial port uart stop bit count
```

# **Enumeration Type Documentation**

# 44.2.1 enum serial\_port\_uart\_parity\_mode\_t

#### Enumerator

```
kSerialManager_UartParityDisabled Parity disabled.kSerialManager_UartParityEven Parity even enabled.kSerialManager_UartParityOdd Parity odd enabled.
```

# 44.2.2 enum serial\_port\_uart\_stop\_bit\_count\_t

#### Enumerator

```
kSerialManager_UartOneStopBit One stop bit.kSerialManager_UartTwoStopBit Two stop bits.
```

**Enumeration Type Documentation** 

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address:

nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, Kinetis, Processor Expert, and Tower are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, Cortex, Keil, Mbed, Mbed Enabled, and Vision are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2018 NXP B.V.