## Analisi aapprofondita ATOMIC

## Debug flags utilizzati

TLB, TLBVerbose, PageTableWalker, RubySlicc, RubyCache, RubyCacheTrace, RubyHitMiss, RubyPort, RubySequencer, RubyGenerated, LLSC

riga 2624: entrambi i thread arrivano alla prima load reserve ed entrambe hanno come next state S (poiché quella pagina contiene un'istruzione, quindi non da modificare)

	290489694000:	board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.response_ports0: Sending packet back over port		105ac:	9fb9	addw a5,a5,a4
	290489694000:	board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.response_ports0: Hit callback done!		105ae:	2781	sext.w a5,a5
	290489694000:	board.cache_hierarchy.ruby_system.l1_controllers0: executing uu_profileInstHit		105b0:	fcf42423	sw a5,-56(s0)
	290489694000:	board.cache_hierarchy.ruby_system.l1_controllers0: executing po_observeHit		105b4:	fc842783	lw a5,-56(s0)
	290489694000:	board.cache_hierarchy.ruby_system.l1_controllers0: executing k_popMandatoryQueue		105b8:	0007859b	sext.w a1,a5
	290489694000:	board.cache_hierarchy.ruby_system.l1_controllers0: next_state: S		105bc:	fd043603	ld a2,-48(s0)
	290489694000:	board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache: No tag match for address: 0x10125e5c0		105c0:	fcc40793	addi a5,s0,-52
	290489695000:	board.processor.switch1.core.mmu.itb: lookup(vpn=0x105c8, asid=0): hit ppn 0x10125e		105c4:	4398	lw a4,0(a5)
	290489695000:	board.processor.switch1.core.mmu.itb: translate(vpn=0x105c8, asid=0): 0x10125e5c8		105c6:	86ba	mv a3,a4
		board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.response_ports0: Timing request for address 0x10	33:	105c8:	1006272f	lr.w a4,(a2)
	290489695000:	board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.response_ports0: Request ReadReq 0x10125e5c8 issi		105cc:	00d71563	bne a4,a3,105d6 <func+0xc2></func+0xc2>
	290489695000:	board.processor.switch0.core.mmu.itb: lookup(vpn=0x105c8, asid=0): hit ppn 0x10125e		105d0:	18b6252f	sc.w a0,a1,(a2)
	290489695000:	board.processor.switch0.core.mmu.itb: translate(vpn=0x105c8, asid=0): 0x10125e5c8	342	105d4:	f975	bnez a0,105c8 <func+0xb4></func+0xb4>
	290489695000:	board.cache_hierarchy.ruby_system.ll_controllers0.sequencer.response_ports0:    lming request for address 0x10		105d6:	40d706bb	subw a3,a4,a3
		board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.response_ports0: Request ReadReq 0x10125e5c8 iss		105da:	2681	sext.w a3,a3
	290489696000:	board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache: No tag match for address: 0x10125e5c0		105dc:	0016b613	seqz a2,a3
	290489696000:	board.cache_hierarchy.ruby_system.l1_controllers0: [L1Cache_Controller 0], Time: 290489696, state: S, event:		105e0:	0006069b	sext.w a3,a2
		board.cache_hierarchy.ruby_system.l1_controllers0: executing h_ifetch_hit		105e4:	e291	bnez a3,105e8 <func+0xd4></func+0xd4>
	290489696000:	board.cache_hierarchy.ruby_system.l1_controllers0: MESI_Two_Level-L1cache.sm:843: [ 0x93 0x7 0xc4 0xfc 0x98 (		105e6:	c398	sw a4,0(a5)
	290489696000:	board.cache_hierarchy.ruby_system.l1_controllers0.sequencer: Cache hit at [0x10125e5c8, line 0x10125e5c0]		105e8:	02061793	slli a5,a2,0x20
	290489696000:	board.cache_hierarchy.ruby_system.ll_controllers0.sequencer: read data [ 0x93 0x7 0xc4 0xfc 0x98 0x43 0xba 0;		105ec:	9381	srli a5,a5,0x20
		board.cache_hierarchy.ruby_system.l1_controllers0.sequencer: Hit callback for ReadReq 0x10125e5c8		105ee:	0017c793	xori a5,a5,1
	290489696000:	board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.response_ports0: Hit callback needs response 1		105f2:	0ff7f793	zext.b a5,a5
	290489696000:	board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.response_ports0: Sending packet back over port		105f6:	ffd1	bnez a5,10592 <func+0x7e></func+0x7e>
		board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.response_ports0: Hit callback done!		105f8:	fe442783	lw a5,-28(s0)
	290489696000:	board.cache_hierarchy.ruby_system.l1_controllers0: executing uu_profileInstHit		105fc:	2785	addiw a5,a5,1
2643	290489696000:	board.cache hierarchy.ruby system.ll controllers0: executing po observeHit		105fe:	fef42223	sw a528(s0)

riga 2672: il core 1 è il primo ad acquisire il lock con:

- Issuing LL
- LLSC Monitor inserting load linked addr=0x10107d880 cpu=1
  - ^-- riga 153 gem5/src/mem/ruby/system/Sequencer.cc
- Cache hit at [0x10107d8b4, line 0x10107d880]
- next state: M

(qui next state è M, nonostante basti lo stato S, poiché già era in M prima della load e non ha ancora fatto la write back)

N.B: qualsiasi richiesta la inoltra ad entrambe le cache (ICache e DCache), semplicemente una delle 2 fallirà.

```
290489696000: board.cache_hierarchy.ruby_system.ll_controllers1.L1Dcache: No tag match for address: 0x10125e5c0
290489697000: board.processor.switch0.core.mmu.dtb: lookup(vpn=0x8a8b4, asid=0): hit ppn 0x10107d
290489697000: board.processor.switch0.core.mmu.dtb: translate(vpn=0x8a8b4, asid=0): 0x10107d8b4
290489697000: board.processor.switch0.core.isa: [cid:0]: Reserved address 10107d8b4
290489697000: board.cache_hierarchy.ruby_system.ll_controllers0.sequencer.response_ports1: Timing request for address 0x10107d8b4 on port 1
290489697000: board.cache_hierarchy.ruby_system.l1_controllers0.sequencer: Issuing LL
290489697000: board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.response_ports1: Request LoadLockedReq 0x10107d8b4 issued
290489697000: board.processor.switch1.core.mmu.dtb: lookup(vpn=0x8a8b4, asid=0): hit ppn 0x10107d
290489697000: board.processor.switch1.core.mmu.dtb: translate(vpn=0x8a8b4, asid=0): 0x10107d8b4
290489697000: board.processor.switch1.core.isa: [cid:1]: Reserved address 10107d8b4
290489697000: board.cache_hierarchy.ruby_system.ll_controllers1.sequencer.response_ports1: Timing request for address 0x10107d8b4 on port 1
290489697000: board.cache_hierarchy.ruby_system.ll_controllers1.sequencer: Issuing LL
290489697000: board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.response_ports1: Request LoadLockedReq 0x10107d8b4 issued
290489698000: board.cache_hierarchy.ruby_system.ll_controllers1.L1Dcache: address: 0x10107d880 found
290489698000: board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache: No tag match for address: 0x10107d880
290489698000: board.cache_hierarchy.ruby_system.ll_controllers1: [L1Cache_Controller 1], Time: 290489698, state: M, event: Load, addr: 0x10107d880
290489698000: board.cache_hierarchy.ruby_system.l1_controllers1: executing h_load_hit
290489698000 global: Setting Lock for addr: 0x10107d880 to 1
290489698000: board.cache_hierarchy.ruby_system.ll_controllers1.sequencer: LLSC Monitor - inserting load linked - addr=0x10107d880 - cpu=1
290489698000: board.cache_hierarchy.ruby_system.l1_controllers1.sequencer: Cache hit at [0x10107d8b4, line 0x10107d880]
290489698000: board.cache_hierarchy.ruby_system.l1_controllers1.sequencer: Hit callback for LoadLockedReq 0x10107d8b4
290489698000: board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.response_ports1: Hit callback needs response 1
```

290489698000: board.cache\_hierarchy.ruby\_system.ll\_controllers1.sequencer.response\_ports1: Sending packet back over port 290489698000: board.cache\_hierarchy.ruby\_system.ll\_controllers1.sequencer.response\_ports1: Hit callback done!

290489698000: board.cache\_hierarchy.ruby\_system.l1\_controllers1: executing uu\_profileDataHit

290489698000: hoard cache hierarchy ruby system 11 controllers1 L1Dcache: address: 0x10107d880 found

290489698000: board.cache\_hierarchy.ruby\_system.ll\_controllers1: executing po\_observeHit 290489698000: board.cache\_hierarchy.ruby\_system.ll\_controllers1: executing k\_popMandatoryQueue

290489698000: board.cache\_hierarchy.ruby\_system.l1\_controllers1: next\_state: M

il core 1 ottiene il lock a seguito della found (a riga 2674) per la pagina della shared variable. Successivamente a riga 2676 c'è la risposta (come detto prima in stato M)

mentre a riga 2693 anche il core 0 fa address found, ma a riga 2695 gli ritorna con lo stato I

```
2672 : board.cache_hierarchy.ruby_system.ll_controllers1.sequencer: Issuing LL
2673 : board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.response_ports1: Request_LoadLockedReq 0x10107d8b4 issued
2674 : board.cache_hierarchy.ruby_system.ll_controllers1.L1Dcache: address: 0x10107d880 found
2675 : board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache: No tag match for address: 0x10107d880
     : board.cache_hierarchy.ruby_system.ll_controllers1: [LlCache_Controller 1], Time: 290489698, state: M. event: Load, addr: 0x10107d880
     : board.cache hierarchy.ruby system.ll controllers1: executing h load hit
     2679 : global: Setting Lock for addr: 0x10107d880 to 1
     : board.cache_hierarchy.ruby_system.l1_controllers1.sequencer: LLSC Monitor - inserting load linked - addr=0x10107d880 - cpu=1
2681 : board.cache_hierarchy.ruby_system.l1_controllers1.sequencer: Cache hit at [0x10107d8b4, line 0x10107d800]
     2683 : board.cache_hierarchy.ruby_system.l1_controllers1.sequencer: Hit callback for LoadLockedReq 0x10107d8b4
2684 : board.cache_hierarchy.ruby_system.ll_controllers1.sequencer.response_ports1: Hit callback needs response 1
2685 : board.cache hierarchy.ruby system.ll controllers1.sequencer.response ports1: Sending packet back over port
     : board.cache_hierarchy.ruby_system.ll_controllers1.sequencer.response_ports1: Hit callback done!
2687 : board.cache_hierarchy.ruby_system.l1_controllers1: executing uu_profileDataHit
2688 : board.cache_hierarchy.ruby_system.ll_controllers1: executing po_observeHit
2689 : board.cache_hierarchy.ruby_system.l1_controllers1: executing k_popMandatoryQueue
2690 : board.cache_hierarchy.ruby_system.ll_controllers1: next_state: M
2691 : board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache: address: 0x10107d880 found
2692 : board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache: No tag match for address: 0x10107d880
     : board.cache hierarchy.ruby system.ll controllers0.L1Dcache: address: 0x10107d880 found
     : board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache: No tag match for address: 0x10107d880
      : board.cache_hierarchy.ruby_system.l1_controllers0 [L1Cache_Controller 0], Time: 290489698, state: I event: Load, addr: 0x10107d880
      : board.cache_hierarchy.ruby_system.l1_controllers0: executing oo_allocateL1DCacheBlock
     : board.cache_hierarchy.ruby_system.l1_controllers0: executing i_allocateTBE
```

riga 2744 a riga 2749: il core 1 finisce con la store conditional

riga 2766-2767 e riga 2777 (con next state M)

```
: board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache: No tag match for address: 0x10125e5c0
      : board.processor.switch1.core.mmu.dtb: lookup(vpn=0x8a8b4, asid=0): hit ppn 0x10107d
     : board.processor.switch1.core.mmu.dtb: translate(vpn=0x8a8b4, asid=0): 0x10107d8b4
2746 : board.processor.switch1.core.isa: [cid:1]: load reservation addrs empty? no.
     : board.processor.switch1.core.isa: [cid:1]: addr = 10107d880
      : board.processor.switch1.core.isa: [cid:1]: last locked addr = 10107d880.
     : board.processor.switch1.core.isa: [cid:1]: SC success! Current locked addr = fffffffffffffc0.
      board.cache_hierarchy.ruby_system.ii_controllersi.sequencer.response_portsi: liming request for address 0x1010:
      : board.cache hierarchy.ruby system.ll controllers1.sequencer: Issuing SC
     : board.cache_hierarchy.ruby_system.ll_controllers1.sequencer.response_ports1: Request StoreCondReq 0x10107d8b4
     : board.cache_hierarchy.ruby_system.l2_controllers0: MESI_Two_Level-L2cache.sm:373: Addr: 0x10107d880 State: MT
     : board.cache_hierarchy.ruby_system.l2_controllers0: [L2Cache_Controller 0], Time: 290489704, state: MT, event
      : board.cache hierarchy.ruby system.12 controllers0: executing b forwardReguestToExclusive
      : board.cache hierarchy.ruby system.12 controllers0: executing uu profileMiss
     : board.cache hierarchy.ruby system.l2 controllers0: executing set setMRU
2758 : board.cache_hierarchy.ruby_system.l2_controllers0: executing jj_popL1RequestQueue
2759 : board.cache_hierarchy.ruby_system.l2_controllers0: next_state: MT_IIB
2760 : board.cache_hierarchy.ruby_system.ll_controllers1.L1Dcache: address: 0x10107d880 found
     : board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache: No tag match for address: 0x10107d880
      : board.cache hierarchy.ruby system.ll controllers1: [L1Cache Controller 1]. Time: 290489704, state: M. event:
      : board.cache_hierarchy.ruby_system.ll_controllers1: executing hh_store_hit
     2765 : board.cache_hierarchy.ruby_system.l1_controllers1.sequencer: LLSC Monitor - clearing due to store conditional
      : global: Testing Lock for addr: 0x10107d880 cur 1 con 1
      : global: Clear Lock for addr: 0x10107d880
2768 : board.cache hierarchy.ruby system.ll controllers1.seguencer: Cache hit at [0x10107d8b4. line 0x10107d880]
      : board.cache_hierarchy.ruby_system.ll_controllers1.sequencer: set data [ 0x1 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x64 0
      : board.cache_hierarchy.ruby_system.l1_controllers1.sequencer: Hit callback for StoreCondReq 0x10107d8b4
      : board.cache hierarchy.ruby system.ll controllers1.sequencer.response ports1: Hit callback needs response 1
     : board.cache_hierarchy.ruby_system.ll_controllers1.sequencer.response_ports1: Sending packet back over port
      : board.cache hierarchy.ruby system.ll controllers1.sequencer.response ports1: Hit callback done!
2774 : board.cache_hierarchy.ruby_system.l1_controllers1: executing uu_profileDataHit
     : board.cache_hierarchy.ruby_system.l1_controllers1: executing po_observeHit
      : board.cache_hierarchy.ruby_system.ll_controllers1: executing k_popMandatoryQueue
      : board.cache hierarchy.ruby system.ll controllers1 next state: M
      : board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache: address: 0x10107d880 found
2779 : board.cache hierarchy.ruby system.ll controllers1.L1Icache: No tag match for address: 0x10107d880
     : board.processor.switch1.core.mmu.itb: lookup(vpn=0x105d4, asid=0): hit ppn 0x10125e
```

```
ISA::handleLockedWrite(const RequestPtr &reg, Addr cacheBlockMask)
   Addr& load_reservation_addr = load_reservation_addrs[tc->contextId()];
   bool 1r addr empty = (load reservation addr == INVALID RESERVATION ADDR);
           rea->contextId().
           lr_addr_empty ? "yes" : "no");
   if (!lr addr empty) {
       DPRINTF(LLSC, "[cid:%d]: addr = %x.\n", reg->contextId().
               req->getPaddr() & cacheBlockMask);
       DPRINTF(LLSC, "[cid:%d]: last locked addr = %x.\n", req->contextId(),
              load reservation addr & cacheBlockMask);
   if (lr_addr_empty ||
           (load reservation addr & cacheBlockMask)
           != ((req->getPaddr() & cacheBlockMask))) {
       req->setExtraData(0);
       int stCondFailures = tc->readStCondFailures();
       tc->setStCondFailures(++stCondFailures):
       if (stCondFailures % WARN FAILURE == 0) {
           warn("%i: context %d: %d consecutive SC failures.\n",
                   curTick(), tc->contextId(), stCondFailures);
       load_reservation_addr = INVALID_RESERVATION_ADDR;
   if (req->isUncacheable()) {
       reg->setExtraData(2):
   load_reservation_addr = INVALID_RESERVATION_ADDR;
           req->contextId(), load_reservation_addr & cacheBlockMask);
```

riga 828 gem5/src/arch/riscv/isa.cc

riga 2899: il core 0 fa miss sulla entry di cache della shared variable, quindi recupera la entry che adesso può tornare in stato S (riga 2909) (viene fatta fare la write back dal core 1) in gem5/src/mem/ruby/system/RubyPort.cc a riga 454 ho la

: board.cache\_hierarchy.ruby\_system.l1\_controllers0: MESI\_Two\_Level-L1cache.sm:814: 0x10107d880

: board.cache\_hierarchy.ruby\_system.l1\_controllers0.sequencer: Hit callback for LoadLockedReq 0x10107d8b4

callback dell'evento di ricerca stimolato dalla miss

: board.cache\_hierarchy.ruby\_system.l1\_controllers0: executing hx\_load\_hit

: global: Setting Lock for addr: 0x10107d880 to 0

```
RubyPort::ruby_hit_callback(PacketPtr pkt)
                                                                           DPRINTF(RubyPort, "Hit callback for %s 0x%x\n", pkt->cmdString(),
                                                                                 pkt->getAddr());
                                                                           assert(system->isMemAddr(pkt->getAddr()) || system->isDeviceMemAddr
                                                                           assert(pkt->isRequest());
                                                                           RubyPort::SenderState *senderState =
                                                                              safe cast<RubyPort::SenderState *>(pkt->popSenderState());
                                                                           MemResponsePort *port = senderState->port;
                                                                           assert(port != NULL);
                                                                           delete senderState;
                                                                           port->hitCallback(pkt);
                                                                           trySendRetries();
: board.cache_hierarchy.ruby_system.l1_controllers0.sequencer: LLSC Monitor - inserting load linked - addr=0x10107d880 - cpu=0
: board.cache hierarchy.ruby system.ll controllers0.seguencer: Cache miss at [0x10107d8b4, line 0x10107d8b8
```

```
: board.cache_hierarchy.ruby_system.ll_controllers0.sequencer.response_ports1: Hit callback needs response 1
: board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.response_ports1: Sending packet back over port
: board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.response_ports1: Hit callback done!
: board.cache_hierarchy.ruby_system.l1_controllers0: executing s_deallocateTBE
: board.cache_hierarchy.ruby_system.l1_controllers0: executing o_popIncomingResponseQueue
: board.cache_hierarchy.ruby_system.l1_controllers0:_executing_kd_wakeUpDependents
: board.cache_hierarchy.ruby_system.l1_controllers0: next_state: S
: board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache: address: 0x10107d880 found
: board.cache hierarchy.ruby system.ll controllers0.LlIcache: No tag match for address: 0x10107d880
: board.cache_hierarchy.ruby_system.l2_controllers0: [L2Cache_Controller 0], Time: 290489715, state: MT_IIB, event: WB_Data, addr: 0x10107d880
```

```
4719 : board.processor.switch0.core.mmu.itb: lookup(vpn=0x105c8, asid=0): hit ppn 0x10125e
4720 : board.processor.switch0.core.mmu.itb: translate(vpn=0x105c8, asid=0): 0x10125e5c8
4721 : board.cache_hierarchy.ruby_system.ll_controllers0.sequencer.response_ports0: Timing request
```

riga 4719: il core 0 raggiunge la load reserve riga 4757: il core 0 fa lookup sulla shared variable riga 4784: il core 0 riesce a concludere la load reserve con la riga N.B: da qui in poi quando prendo la load reserve sulla shared variable lo stato è S e va in stato M solo dopo la store conditional (riga 5122)

```
board.processor.switch0.core.mmu.dtb: lookup(vpn=0x8a8b4, asid=0): hit ppn 0x10107d
: board.processor.switch0.core.mmu.dtb: translate(vpn=0x8a8b4, asid=0): 0x10107d8b4
: board.processor.switch0.core.isa: [cid:0]: Reserved address 10107d8b4.
 board.cache_hierarchy.ruby_system.ll controllers0.sequencer.response_ports1: Timing request for address 0x10107d8b4 on port 1
: board.cache_hierarchy.ruby_system.l1_controllers0.sequencer: Issuing LL
: board.cache_hierarchy.ruby_system.ll_controllers0.sequencer.response_ports1: Request LoadLockedReq 0x10107d8b4 issued
: board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache: No tag match for address: 0x10125e580
: board.cache_hierarchy.ruby_system.l1_controllers1: [L1Cache_Controller 1], Time: 290489810, state: S, event: Ifetch, addr: 0x10125e580
: board.cache_hierarchy.ruby_system.ll_controllers1: executing h_ifetch_hit
: board.cache hierarchy.ruby system.l1 controllers1: MESI Two Level-L1cache.sm:843: [ 0xe1 0xd3 0x23 0x22 0x4 0xfe 0xb5 0xa8 0x83 0x27 0xc
: board.cache_hierarchy.ruby_system.l1_controllers1.sequencer: Cache hit at [0x10125e5bc, line 0x10125e580]
: board.cache_hierarchy.ruby_system.ll_controllers1.sequencer: read data [ 0xe1 0xd3 0x23 0x22 0x4 0xfe 0xb5 0xa8 0x83 0x27 0xc4 0xfc 0x23
: board.cache_hierarchy.ruby_system.l1_controllers1.sequencer: Hit callback for ReadReq 0x10125e5bc
: board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.response_ports0: Hit callback needs response 1
: board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.response_ports0: Sending packet back over port
: board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.response_ports0: Hit callback done!
: board.cache_hierarchy.ruby_system.l1_controllers1: executing uu_profileInstHit
 board.cache_hierarchy.ruby_system.l1_controllers1: executing po_observeHit
: board.cache_hierarchy.ruby_system.l1_controllers1: executing k_popMandatoryQueue
: board.cache_hierarchy.ruby_system.l1_controllers1: next_state: S
 board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache: No tag match for address: 0x10125e580
: board.processor.switch1.core.mmu.dtb: lookup(vpn=0x3fd4660c00, asid=0): hit ppn 0x2781c4
: board.processor.switch1.core.mmu.dtb: translate(vpn=0x3fd4660c00, asid=0): 0x2781c4c00
 board.cache hierarchy.ruby system.ll controllers1.sequencer.response ports1: Timing request for address 0x2781c4c00 on port 1
: board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.response_ports1: Request ReadReq 0x2781c4c00 issued
: board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache: address: 0x10107d880 found
: board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache: No tag match for address: 0x10107d880
: board.cache_hierarchy.ruby_system.l1_controllers0: [L1Cache_Controller 0], Time: 290489811, state: S, event: Load, addr: 0x10107d880
 hoard cache hierarchy ruby system 11 controllers0: executing h load hit
```

riga 5034: il core 0 sta per fare la store quindi la entry di shared variable della sua cache va da stato S a SM, invalidando così le altre cache.

Infatti a riga 5043 il core 1 si trova in stato I per quella entry

```
: board.cache_hierarchy.ruby_system.l1_controllers0: [L1Cache_Controller 0], Time: 290489828, state: SM, event: Ack, addr: 0x10107d880
: board.cache_hierarchy.ruby_system.ll_controllers0: executing q_updateAckCount
: board.cache_hierarchy.ruby_system.l1_controllers0: executing o_popIncomingResponseQueue
: board.cache_hierarchy.ruby_system.l1_controllers0: next_state: SM
: board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache: address: 0x10107d880 found
: board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache: No tag match for address: 0x10107d880
: board.cache_hierarchy.ruby_system.ll_controllers1.L1Dcache: address: 0x10107d880 found
: board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache: No tag match for address: 0x10107d880
: board.cache hierarchy.ruby system.l1 controllers1: [L1Cache Controller 1], Time: 290489828, state: S, event: Inv, addr: 0x10107d880
: board.cache_hierarchy.ruby_system.l1_controllers1: executing forward_eviction_to_cpu
: board.cache_hierarchy.ruby_system.l1_controllers1: executing fi_sendInvAck
: board.cache_hierarchy.ruby_system.l1_controllers1: executing l_popRequestQueue
: board.cache hierarchy.ruby_system.l1_controllers1: next_state: I
: board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache: address: 0x10107d880 found
: board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache: No tag match for address: 0x10107d880
: board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache: No tag match for address: 0x10125e5c0
: board.cache_hierarchy.ruby_system.l1_controllers1: [L1Cache_Controller 1], Time: 290489828, state: S, event: Ifetch, addr: 0x10125e5c0
: board.cache_hierarchy.ruby_system.ll_controllers1: executing h_ifetch_hit
: board.cache hierarchy.ruby system.l1 controllers1: MESI Two Level-L1cache.sm:843: [ 0x93 0x7 0xc4 0xfc 0x98 0x43 0xba 0x86 0x2f 0x27 0
: board.cache_hierarchy.ruby_system.l1_controllers1.sequencer: Cache hit at [0x10125e5d4, line 0x10125e5c0]
: board.cache_hierarchy.ruby_system.l1_controllers1.sequencer: read data [ 0x93 0x7 0xc4 0xfc 0x98 0x43 0xba 0x86 0x2f 0x27 0x6 0x10 0x6
: board.cache_hierarchy.ruby_system.l1_controllers1.sequencer: Hit callback for ReadReq 0x10125e5d4
```

N.B: quando passa da stato S a M, invalida anche la entry nella propria cache, tanto è vero che la prima volta, era già in stato M e dopo i messaggi

LLSC Monitor - clearing due to store conditional - addr=0x10107d880 - cpu=0

^-- riga 180 gem5/src/mem/ruby/system/Sequencer.cc

global: Testing Lock for addr: 0x10107d880 cur 0 con 0

global: Clear Lock for addr: 0x10107d880

faceva comunque hit.

Mentre da quel punto in poi, dopo la transizione da S a M, abbiamo sempre una miss

```
line->clearlocked().
               DPR bool gem5::ruby::Sequencer::llscStoreConditional(gem5::Addr claddr)
                   Searches for cache line address in the global monitor tagged with this Sequencer object's version id. If
176
                   a match is found, the entry is is erased from the global monitor.
                   Returns:
                   a boolean indicating if the line address was found.
179
      Sequencer::llscStoreConditional(const Addr claddr)
182
          fatal_if(m_dataCache_ptr == NULL,
               "%s must have a dcache object to support LLSC requests.", name());
          AbstractCacheEntry *line = m_dataCache_ptr->lookup(claddr);
          if (!line)
               return false;
187
          DPRINTF(LLSC, "LLSC Monitor - clearing due to "
                          "store conditional - "
                          "addr=0x%1x - cpu=%u\n",
                          claddr, m version);
          if (line->isLocked(m_version)) {
               line->clearLocked();
               return true;
            else {
               line->clearLocked();
               return false;
200
```