



FranciscaCampos / Digital-electronics-1

Notifications

Star

0

Fork

0

<> Code

Issues

Pull requests

Actions

Projects

Security

Insights

main ▾

Digital-electronics-1 / Labs / 03-vivado / README.md

Go to file



FranciscaCampos Update README.md

Latest commit 5ba0132 6 minutes ago

History

1 contributor

177 lines (128 sloc) | 4.95 KB


Raw

Blame



Lab 3: Introduction to Vivado

1. Figure with connection of 16 slide switches and 16 LEDs on Nexys A7 board.



2. Two-bit wide 4-to-1 multiplexer. Submit:

```
-- Company:
-- Engineer:
--
-- Create Date: 03.03.2021 19:54:51
-- Design Name:
```

```

-- Module Name: mux_2bit_4to1 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
-----

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity mux_2bit_4to1 is
    Port ( a_i : in STD_LOGIC_VECTOR (1 downto 0);
          b_i : in STD_LOGIC_VECTOR (1 downto 0);
          c_i : in STD_LOGIC_VECTOR (1 downto 0);
          d_i : in STD_LOGIC_VECTOR (1 downto 0);
          sel_i : in STD_LOGIC_VECTOR (1 downto 0);
          f_o : out STD_LOGIC_VECTOR (1 downto 0));
end mux_2bit_4to1;

architecture Behavioral of mux_2bit_4to1 is
begin

```

```
f_o <= a_i when sel_i = "00" else
      b_i when sel_i = "01" else
      c_i when sel_i = "10" else
      d_i when sel_i = "11";
```

```
end Behavioral;
```

```
-----
-- Company:
-- Engineer:
--
-- Create Date: 03.03.2021 20:25:32
-- Design Name:
-- Module Name: tb_mux_2bit_4to1 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
-----
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

```
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
```

```

-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity tb_mux_2bit_4to1 is
end entity;

architecture test of tb_mux_2bit_4to1 is

    signal s_a_i : std_logic_vector(1 downto 0);
    signal s_b_i : std_logic_vector(1 downto 0);
    signal s_c_i : std_logic_vector(1 downto 0);
    signal s_d_i : std_logic_vector(1 downto 0);
    signal s_sel_i : std_logic_vector(1 downto 0);
    signal s_f_o : std_logic_vector(1 downto 0);

begin
    -- Connecting testbench signals with comparator_2bit entity (Unit Under Test)
    uut_mux_2bit_4to1: entity work.mux_2bit_4to1
        port map(
            a_i          => s_a_i,
            b_i          => s_b_i,
            c_i          => s_c_i,
            d_i          => s_d_i,
            sel_i        => s_sel_i,
            f_o          => s_f_o
        );


    -----
    -- Data generation process
    -----

    p_stimulus : process
    begin
        -- Report a note at the beginning of stimulus process
        report "Stimulus process started" severity note;

        s_a_i <= "00";
        s_b_i <= "01";
        s_c_i <= "10";

```

```
s_d_i <= "11";  
s_sel_i <= "00";  
  
wait for 100 ns;  
-- First test values  
  
s_sel_i <= "00"; wait for 100 ns;  
s_sel_i <= "01"; wait for 100 ns;  
s_sel_i <= "10"; wait for 100 ns;  
s_sel_i <= "11"; wait for 100 ns;  
  
end process p_stimulus;  
  
end test;
```



3. Vivado Tutorial

First we create a project and pick the corresponding board. In our case Nexys A7-50T

Default Part

Choose a default Xilinx part or board for your project.



Parts | **Boards**

[Reset All Filters](#)

[Install/Update Boards](#)

Vendor:

Name:

Board Rev:

Search: (5 matches)

Display Name	Preview	Vendor	File Version	Part	I/O Pin Cou
Nexys A7-100T		digilentinc.com	1.0	xc7a100tcsg324-1	324
Nexys A7-50T		digilentinc.com	1.0	xc7a50tcsg324-1L	324
Nexys4		digilentinc.com	1.1	xc7a100tcsg324-1	324
Nexys4 DDR		digilentinc.com	1.1	xc7a100tcsg324-1	324
Nexys Video					



< Back


Next >


Finish

Cancel

Then we'll see the summary of the created project

New Project Summary

 A new RTL project named 'multiplexer' will be created.

 The default part and product family for the new project:

Default Board: Nexys A7-50T

Default Part: xc7a50t1cs324-1L

Product: Artix-7

Family: Artix-7

Package: csg324

Speed Grade: -1L




< Back

Next >

Finish

Cancel

Once we have our project created, we add the design and the simulation files, in our case the design and the testbench. Also, we edit the .xdc file and save it.



Scope **Sources** **Objects** **Protocol Inst** **tb_mux_2bit_4to1.vhd** **mux_2bit_4to1.vhd** **tb_mux_2t**

C:/Users/eleni/Desktop/FranciscaCampos/Digital-electronics-1/Labs/03-vivado/multipl

40
41
42

architecture test of tb_mux_2bit_4to1 is

(1 downto 0);
(1 downto 0);
(1 downto 0);
(1 downto 0);
tor(1 downto 0);
(1 downto 0);

with comparator_2bit
mux_2bit_4to1

i,

VIVADO
HLx Editions

Add Sources

This guides you through the process of adding and creating sources for your project

- ☐ Add or create constraints
- ☐ Add or create design sources
- ☒ Add or create simulation sources

3



29 : ## LEDs

