


```
-- Company:
-- Engineer:
--
-- Create Date: 03.03.2021 19:54:51
-- Design Name:
```

```
-- Module Name: mux_2bit_4to1 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity mux_2bit_4to1 is
    Port ( a_i : in STD_LOGIC_VECTOR (1 downto 0);
           b_i : in STD_LOGIC_VECTOR (1 downto 0);
           c_i : in STD_LOGIC_VECTOR (1 downto 0);
           d_i : in STD_LOGIC_VECTOR (1 downto 0);
           sel_i : in STD_LOGIC_VECTOR (1 downto 0);
           f_o : out STD_LOGIC_VECTOR (1 downto 0));
end mux_2bit_4to1;
architecture Behavioral of mux_2bit_4to1 is
begin
```

PDF hecho con ♥ en https://www.htmlapdf.com. ¿Quieres convertir un sitio web completo a PDF? Mira el tutorial aquí!

```
f_o <= a_i when sel_i = "00" else
       b i when sel_i = "01" else
       c_i when sel_i = "10" else
       d_i when sel_i = "11";
end Behavioral;
-- Company:
-- Engineer:
-- Create Date: 03.03.2021 20:25:32
-- Design Name:
-- Module Name: tb_mux_2bit_4to1 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
```

```
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity tb_mux_2bit_4to1 is
end entity;
architecture test of tb_mux_2bit_4to1 is
    signal s_a_i : std_logic_vector(1 downto 0);
    signal s_b_i : std_logic_vector(1 downto 0);
    signal s_c_i : std_logic_vector(1 downto 0);
    signal s_d_i : std_logic_vector(1 downto 0);
    signal s_sel_i : std_logic_vector(1 downto 0);
    signal s_f_o : std_logic_vector(1 downto 0);
begin
    -- Connecting testbench signals with comparator_2bit entity (Unit Under Test)
    uut_mux_2bit_4to1: entity work.mux_2bit_4to1
       port map(
           a_i
                     => s_a_i,
           b_i => s_b_i,
                     => s_c_i,
           c_i
           d_i
                      => s_d_i,
           sel_i => s_sel_i,
           fо
                        => s f o
       );
    -- Data generation process
    p_stimulus : process
    begin
       -- Report a note at the beginning of stimulus process
       report "Stimulus process started" severity note;
       s a i <= "00";
       s_b_i <= "01";
       s_c_i <= "10";
```


PDF hecho con ♥ en https://www.htmlapdf.com. ¿Quieres convertir un sitio web completo a PDF? Mira el tutorial aquí!

```
s_d_i <= "11";
s_sel_i <= "00";

wait for 100 ns;
-- First test values


s_sel_i <= "00"; wait for 100 ns;
s_sel_i <= "01"; wait for 100 ns;
s_sel_i <= "10"; wait for 100 ns;
s_sel_i <= "11"; wait for 100 ns;
end process p_stimulus;

end test;</pre>
```




⊘ 3. Vivado Tutorial


First we create a project and pick the corresponding board. In our case Nexys A7-50T




Then we'll see the summary of the created project




Once we have our project created, we add the design and the simulation files, in our case the design and the testbench. Also, we edit the .xdc file and save it.





tb mux 2bit 4to1.vhd x mux 2bit 4to1.vhd x tb mux 2bit 4to1 behav.wcfg x nexys-a7-50t.xdc ? 团[C:/Users/eleni/Desktop/FranciscaCampos/Digital-electronics-1/Labs/03-vivado/multiplexer/multiplexer.srcs/constrs 1/imports/XDCFile/nexys-a7-50t.xdc Q 🖺 🛧 🗻 🐰 📳 🛣 🖊 ## - rename the used ports (in each line, after get ports) according to the top level signal names in the project 5 6 : ## Clock signal #create clock -add -name sys clk pin -period 10.00 -waveform {0 5} [get ports {CLK100MHZ}]; 9 10 11 ##Switches 12 | set property -dict { PACKAGE_PIN J15 | IOSTANDARD LVCMOS33 } [get ports { a_i[0] }]; #IO_L24N_T3_RSO_15 Sch=sw[0] 16 | set property -dict { PACKAGE_PIN R17 | IOSTANDARD LVCMOS33 } [get ports { c_i[0] }]; #IO L12N T1 MRCC 14 Sch=sw[4] 17 | set property -dict { PACKAGE_PIN T18 IOSTANDARD LVCMOS33 } [get ports { c_i[1] }]; #IO L7N T1 D10 14 Sch=sw[5] 18 set property -dict { PACKAGE PIN U18 IOSTANDARD LVCMOS33 } [get ports { d_i[0] }]; #IO L17N T2 A13 D29 14 Sch=sw[6] 19 | set property -dict { PACKAGE PIN R13 IOSTANDARD LVCMOS33 } [get ports { d_i[1] }]; #IO L5N T0 D07 14 Sch=sw[7] 20 #set property -dict { PACKAGE PIN T8 IOSTANDARD LVCMOS18 } [get ports { SW[8] }]; #IO L24N T3 34 Sch=sw[8] 21 | #set property -dict { PACKAGE PIN U8 IOSTANDARD LVCMOS18 } [get_ports { SW[9] }]; #IO_25_34 Sch=sw[9] 22 '#set property -dict { PACKAGE PIN R16 | IOSTANDARD LVCMOS33 } [get ports { SW[10] }]; #IO L15P T2 DQS RDWR B 14 Sch=sw[10] 23 | #set property -dict { PACKAGE PIN T13 IOSTANDARD LVCMOS33 } [get ports { SW[11] }]; #IO L23P T3 A03 D19 14 Sch=sw[11] 24 | #set property -dict { PACKAGE PIN H6 IOSTANDARD LVCMOS33 } [get ports { SW[12] }]; #IO L24P T3 35 Sch=sw[12] 25 #set property -dict { PACKAGE PIN U12 IOSTANDARD LVCMOS33 } [get ports { SW[13] }]; #IO L20P T3 A08 D24 14 Sch=sw[13] 26 | set property -dict { PACKAGE PIN Ull IOSTANDARD LVCMOS33 } [get ports { sel_i[0] }]; #IO L19N T3 A09 D25 VREF 14 Sch=sw[14] 27 set property -dict { PACKAGE PIN V10 IOSTANDARD LVCMOS33 } [get ports { sel i[0] }]; #IO L21P T3 DQS 14 Sch=sw[15] 28 29 : ## LEDs



© 2021 GitHub, Inc. Terms Privacy Security Status Docs Contact GitHub Pricing API Training Blog About