





DQ.0-15 = GPIO.0-15
 PCLK = GPIO.16
 CTL.0-12 = GPIO.17-29
 DQ.16-27 = GPIO.33-44
 TP13(S/C)= GPIO.45
 INT N CTL15 = INT#



PMODE.0-2=GPIO.30-32
 I2C SDA/SCL=GPIO59/58




I2S_MCLK = GPIO.57
 I2S_CLK = GPIO.50
 I2S_SD = GPIO.51
 I2S_WP = GPIO.52

DQ.28 = UART_RTS = GPIO.46
 DQ.29 = UART_CTS = GPIO.47
 DQ.30 = UART_TX = GPIO.48
 DQ.31 = UART_RX = GPIO.49


FIUBA-LABCATyP-2014		
File: u3_fusion.sch		
Sheet: /		
Title: Interfaz entre kit CYUSB3KIT-001-FX3 y kit fusion		
Size: A4	Date: 10 dec 2013	Rev: 01
KiCad E.D.A.		Id: 1/1

P PORT TO SAMTEC




Title		
FX3 DVK DEVICE BOARD		
Size	Document Number	Rev
B	630-60013-01 REV02	2.0
Date:	Thursday, September 08, 2011	Sheet 3 of 14



P-PORT CONNECTIONS



FX3_121_BUMP



RESET_CONNECTION



Title		
FX3 DVK DEVICE BOARD		
Size B	Document Number 630-60013-01 REV02	Rev 2.0
Date:	Thursday, September 08, 2011	Sheet 2 of 14

Pin Description

Table 16. Pin List

Pin	I/O	Name	Description		
			GPIO (VIO1 Power Domain) J136 : 3V3		
			GPIO™II Interface	Slave FIFO Interface	
F10	VIO1	I/O	GPIO[0]	DQ[0]	DQ[0]
F9	VIO1	I/O	GPIO[1]	DQ[1]	DQ[1]
F7	VIO1	I/O	GPIO[2]	DQ[2]	DQ[2]
G10	VIO1	I/O	GPIO[3]	DQ[3]	DQ[3]
G9	VIO1	I/O	GPIO[4]	DQ[4]	DQ[4]
F8	VIO1	I/O	GPIO[5]	DQ[5]	DQ[5]
H10	VIO1	I/O	GPIO[6]	DQ[6]	DQ[6]
H9	VIO1	I/O	GPIO[7]	DQ[7]	DQ[7]
J10	VIO1	I/O	GPIO[8]	DQ[8]	DQ[8]
J9	VIO1	I/O	GPIO[9]	DQ[9]	DQ[9]
K11	VIO1	I/O	GPIO[10]	DQ[10]	DQ[10]
L10	VIO1	I/O	GPIO[11]	DQ[11]	DQ[11]
K10	VIO1	I/O	GPIO[12]	DQ[12]	DQ[12]
K9	VIO1	I/O	GPIO[13]	DQ[13]	DQ[13]
J8	VIO1	I/O	GPIO[14]	DQ[14]	DQ[14]
G8	VIO1	I/O	GPIO[15]	DQ[15]	DQ[15]
J6	VIO1	I/O	GPIO[16]	PCLK	CLK
K8	VIO1	I/O	GPIO[17]	CTL[0]	SLCS#
K7	VIO1	I/O	GPIO[18]	CTL[1]	SLWR#
J7	VIO1	I/O	GPIO[19]	CTL[2]	SLOE#
H7	VIO1	I/O	GPIO[20]	CTL[3]	SLRD#
G7	VIO1	I/O	GPIO[21]	CTL[4]	FLAGA
G6	VIO1	I/O	GPIO[22]	CTL[5]	FLAGB
K6	VIO1	I/O	GPIO[23]	CTL[6]	GPIO
H8	VIO1	I/O	GPIO[24]	CTL[7]	PKTEND#
G5	VIO1	I/O	GPIO[25]	CTL[8]	GPIO
H6	VIO1	I/O	GPIO[26]	CTL[9]	GPIO
K5	VIO1	I/O	GPIO[27]	CTL[10]	GPIO
J5	VIO1	I/O	GPIO[28]	CTL[11]	A1
H5	VIO1	I/O	GPIO[29]	CTL[12]	A0
G4	VIO1	I/O	GPIO[30]	PMODE[0]	PMODE[0]
H4	VIO1	I/O	GPIO[31]	PMODE[1]	PMODE[1]
L4	VIO1	I/O	GPIO[32]	PMODE[2]	PMODE[2]
L8	VIO1	I/O	INT#	INT#/CTL[15]	CTL[15]
C5	CVDDQ	I	RESET#	RESET#	RESET#
			IO2 (VIO2 Power Domain)		
			GPIO II (32-bit data mode)		
K2	VIO2	I/O	GPIO[33]	DQ[16]	GPIO
J4	VIO2	I/O	GPIO[34]	DQ[17]	GPIO
K1	VIO2	I/O	GPIO[35]	DQ[18]	GPIO
J2	VIO2	I/O	GPIO[36]	DQ[19]	GPIO
J3	VIO2	I/O	GPIO[37]	DQ[20]	GPIO

Table 16. Pin List (continued)

Pin		I/O	Name	Description						
J1	VIO2	I/O	GPIO[38]	DQ[21]				GPIO		
H2	VIO2	I/O	GPIO[39]	DQ[22]				GPIO		
H3	VIO2	I/O	GPIO[40]	DQ[23]				GPIO		
F4	VIO2	I/O	GPIO[41]	DQ[24]				GPIO		
G2	VIO2	I/O	GPIO[42]	DQ[25]				GPIO		
G3	VIO2	I/O	GPIO[43]	DQ[26]				GPIO		
F3	VIO2	I/O	GPIO[44]	DQ[27]				GPIO		
F2	VIO2	I/O	GPIO[45]	GPIO						
				IO3 (VIO3 Power Domain) J145: 3V3						
				GPIO+SPI	GPIO+UART	GPIO only	GPIOF II - 32 (FX3)+UART+I2S	GPIO+I2S	UART+SPI+I2S	
F5	VIO3	I/O	GPIO[46]	GPIO	GPIO	GPIO	DQ[28]	GPIO	UART_RTS	
E1	VIO3	I/O	GPIO[47]	GPIO	GPIO	GPIO	DQ[29]	GPIO	UART_CTS	
E5	VIO3	I/O	GPIO[48]	GPIO	GPIO	GPIO	DQ[30]	GPIO	UART_TX	
E4	VIO3	I/O	GPIO[49]	GPIO	GPIO	GPIO	DQ[31]	GPIO	UART_RX	
D1	VIO3	I/O	GPIO[50]	GPIO	GPIO	GPIO	I2S_CLK	GPIO	I2S_CLK	
D2	VIO3	I/O	GPIO[51]	GPIO	GPIO	GPIO	I2S_SD	GPIO	I2S_SD	
D3	VIO3	I/O	GPIO[52]	GPIO	GPIO	GPIO	I2S_WS	GPIO	I2S_WS	
				IO4 (VIO4) Power Domain						
D4	VIO4	I/O	GPIO[53]	SPI_SCK	UART_RTS	GPIO	UART_RTS	GPIO	SPI_SCK	
C1	VIO4	I/O	GPIO[54]	SPI_SSN	UART_CTS	GPIO	UART_CTS	I2S_CLK	SPI_SSN	
C2	VIO4	I/O	GPIO[55]	SPI_MISO	UART_TX	GPIO	UART_TX	I2S_SD	SPI_MISO	
D5	VIO4	I/O	GPIO[56]	SPI_MOSI	UART_RX	GPIO	UART_RX	I2S_WS	SPI_MOSI	
C4	VIO4	I/O	GPIO[57]	GPIO	GPIO	GPIO	I2S_MCLK	I2S_MCLK	I2S_MCLK	
				USB Port (VBATT/VBUS Power Domain)						
C9	VBUS/ VBATT	I	OTG_ID	OTG_ID						
				USB Port (U3TXVDDQ/U3RXVDDQ Power Domain)						
A3	U3RXVDDQ	I	SSRXM	SSRX-						
A4	U3RXVDDQ	I	SSRXP	SSRX+						
A6	U3TXVDDQ	O	SSTXM	SSTX-						
A5	U3TXVDDQ	O	SSTXP	SSTX+						
				USB Port (VBATT/VBUS Power Domain)						
A9	VBUS/VBATT	I/O	DP	D+						
A10	VBUS/VBATT	I/O	DM	D-						
A11			NC	No connect						
				Crystal/Clocks (CVDDQ Power Domain)						
B2	CVDDQ	I	FSLC[0]	FSLC[0]						
C6	AVDD	I/O	XTALIN	XTALIN						
C7	AVDD	I/O	XTALOUT	XTALOUT						
B4	CVDDQ	I	FSLC[1]	FSLC[1]						
E6	CVDDQ	I	FSLC[2]	FSLC[2]						
D7	CVDDQ	I	CLKIN	CLKIN						
D6	CVDDQ	I	CLKIN_32	CLKIN_32						
				I2C and JTAG (VIO5 Power Domain) J134: 3V3						
D9	VIO5	I/O	I2C_GPIO[58]	I ² C_SCL						
D10	VIO5	I/O	I2C_GPIO[59]	I ² C_SDA						

Table 16. Pin List (continued)

Pin		I/O	Name	Description
E7	VIO5	I	TDI	TDI
C10	VIO5	O	TDO	TDO
B11	VIO5	I	TRST#	TRST#
E8	VIO5	I	TMS	TMS
F6	VIO5	I	TCK	TCK
D11	VIO5	I/O	O[60]	Charger detect output
Power				
E10		PWR	VBATT	
B10		PWR	VDD	
A1		PWR	U3VSSQ	
E11		PWR	VBUS	
D8		PWR	VSS	
H11		PWR	VIO1	
E2		PWR	VSS	
L9		PWR	VIO1	
G1		PWR	VSS	
F1		PWR	VIO2	
G11		PWR	VSS	
E3		PWR	VIO3	
L1		PWR	VSS	
B1		PWR	VIO4	
L6		PWR	VSS	
B6		PWR	CVDDQ	
B5		PWR	U3TXVDDQ	
A2		PWR	U3RXVDDQ	
C11		PWR	VIO5	
L11		PWR	VSS	
A7		PWR	AVDD	
B7		PWR	AVSS	
C3		PWR	VDD	
B8		PWR	VSS	
E9		PWR	VDD	
B9		PWR	VSS	
F11		PWR	VDD	
H1		PWR	VDD	
L7		PWR	VDD	
J11		PWR	VDD	
L5		PWR	VDD	
K4		PWR	VSS	
L3		PWR	VSS	
K3		PWR	VSS	
L2		PWR	VSS	
A8		PWR	VSS	
Precision Resistors				
C8	VBUS/VBATT	I/O	R_usb2	Precision resistor for USB 2.0 (Connect a 6.04 k Ω +/-1% resistor between this pin and GND)
B3	U3TXVDDQ	I/O	R_usb3	Precision resistor for USB 3.0 (Connect a 200 Ω +/-1% resistor between this pin and GND)