M.EEC041 - Digital Systems Design

2023/2024

Assessment project 2 - V1.0

13 November 2023

TO BE CONCLUDED UNTIL THE LAST PL CLASS (week of Dec 11th)

Revision history

Date	Notes	Author
Nov 13th, 2023	First release V1.0	jca@fe.up.pt

1. Introduction

This project consists in implementing a digital system for calculating the division of two complex numbers. That module must be integrated with a project for the ATLYS FPGA development board, using the same low speed serial interface utilized in previous projects.

2. Functional description

The circuit should calculate the arithmetic division of two complex numbers given in cartesian format (real and imaginary part). The real and imaginary parts of the two operands are represented as 16 bit fixed-point signed numbers (two's complement), with 8 bits for the integer part and 8 bits for the fractional part. The real and imaginary part of the result are represented as 32-bit fixed-point signed numbers, with 16 bits representing the fractional part and 16 bits representing the integer part.
The calculation of the complex division can be represented by the following elementary operations:

Operands are two complex number given in Cartesian format (real and imaginary parts):

$$A = Re_A + jIm_A$$
$$B = Re_B + jIm_B$$

The result to compute is the division A/B:

$$\frac{A}{B} = Re_{AdivB} + jIm_{AdivB}$$

Where the real and imaginary parts (Re_{AdivB} and Im_{AdivB}, respectively) are calculated as:

$$Re_{AdivB} = (Re_A \times Re_B + Im_A \times Im_B)/({Re_B}^2 + {Im_B}^2)$$
$$Im_{AdivB} = (Re_B \times Im_A - Re_A \times Im_B)/({Re_B}^2 + {Im_B}^2)$$

All multiplications receive two 16-bit operands representing 8 integer bits and 8 fractional bits, and generate a 32-bit result with 16 integer bits and 16 fractional bits. The divisions are performed between a 32-bit dividend and only the most significant 16 bits of the divisor (the integer part of $({Re_B}^2 + {Im_B}^2)$), generating a 32-bit quotient where the high 16 bits represent the integer part and the low 16 bits are the fractional part. The rest of the integer division is not used in this implementation.

3. Implementation

The circuit must be designed as a clocked synchronous sequential system using a single clock signal, active on the rising edge. All registers must have a synchronous reset signal that loads the registers with zero. The circuit must have only two control inputs, having a function similar to the control signals used by the sequential divider: setting the input **start** to 1 for one clock cycle starts the division process and the output **busy** is high while the circuit is performing the division (setting **start** while **busy** is high should be ignored). Figure 1 shows the toplevel interface and the timing diagram with the winput and output signals.




```
module cpxdiv(
          input         clock,
          input         reset,
          input         run,
          input [15:0] ReA,
          input [15:0] ImA,
          input [15:0] ReB,
          input [15:0] ImB,
          output[31:0] ReY,
          output[31:0] ImY,
          output       busy
              );
```

Figure 1 – Toplevel interface of the complex number divider.

This circuit may be implemented by synthesizing the expressions above. However, such implementation results into an extremely large circuit that is not an acceptable solution. For example, synthesizing the following Verilog code results into a circuit that uses 6 combinational multipliers and two combinational dividers. Implementing this for the Spartan6 FPGA results in 5780 LUTs and 315 flip-flops, and a maximum clock of 7.7 MHz (130 ns period).

```
always @(posedge clock)
begin
  ar <= a; br <= b; cr <= c; dr <= d;
  yrealr <= ( ar*cr + br*dr ) / ( cr*cr + dr*dr );
  yimagr <= ( cr*br - ar*dr ) / ( cr*cr + dr*dr );
end
```

The solution to build should perform the arithmetic operations by re-using along time the most complex operators (the multipliers and dividers). For example, using only one multiplier and one divider the calculation could be done in 8 “stages”: six “stages” for calculating the 6 cross multiplications and then two more for the divisions. Is fully combinational operators are used, each “stage” may be a single clock cycle which duration is constrained by the slowest operator (the combinational divider). If one of the operators is built as a sequential implementation, than the corresponding “stage” will last for the number of clock cycles needed to complete that operation. Between the trivial, but unacceptable, solution given using 6 combinational multipliers and two combinational dividers, and the smallest, but slow, solution using only one sequential multiplier and one sequential divider, there are many other alternatives that should be considered.

As discussed above, the arithmetic operators can be implemented by synthesizing the corresponding Verilog operators, resulting in fully combinational circuits. Although this is the normal way to implement the additions and subtractions, the multiplication and the division are much more complex operations that may be built with sequential implementations, trading area for time.

To force the no utilization of the DSP48 blocks that exist in the Spartan6 FPGA, the flag “**-use_dsp48**” in the Synthesis options must be set to “**No**” (see figure 2).



Figure 2 – Before running the RTL synthesis, set the flag "**-use_dsp48**" to "**No**".

To help building the system, two implementation of a sequential divider and a sequential multiplier are provided and can be used freely in your design. These implementations are based on the exercises done in the lab classes and were adapted for handling signed operands with the required number of bits. The sequential divider receives a 32-bit signed dividend, a 16 bit unsigned divisor and generates a 32-bit signed quotient. The sequential multiplier receives two 16-bit signed operands and generates a 32-bit signed result.

The following table presents the main speed-area characteristics obtained after RTL synthesis in XILINX ISE, using the optimization goal "speed high". Note that the maximum clock frequency reported for these implementations was obtained after synthesis and should be used only as a rough estimate for the maximum clock frequency, and for the relative comparison between these four different implementations.

Operator	**Number of LUTs**	**Number of FFs**	**Max clock frequency**
Sequential divider	207	120	257 MHz
Combinational divider	1865	N.A.	7.9 MHz
Sequential multiplier	180	88	284 MHz
Combinational multiplier	397	N.A.	131 MHz

Table 1 – Synthesis results for the sequential and combinational multipliers and dividers.

Both the sequential multiplier and the divider have a similar set of two control signals: setting to high the input **run** starts the operation in the first clock transition with run set to high. When the operation is running the output busy is set to high and returns to low when the operation concludes. The results are loaded to the outputs in the clock transition when busy goes low. Thus, the external circuit using these operators should set the input run to high for at least one clock cycle and read the results when busy returns to low (see the timing diagrams in figure 3). The sequential multiplication completes in 18 clocks cycles and the division in 34 clock cycles.

Sequential multiplication (18 clock cycles)



Sequential division (34 clock cycles)



Figure 3 – Timing diagrams for the sequential implementations of the multiplier and divider.

The source code of these operators is available in the project design kit in folder ./src/IP_verilog/rtl:

psddivide_top.v	top-level module of the sequential divider
psddivide.v	datapath
psddivide_ctrl.v	controller
psdmult_top.v	top-level module of the sequential multiplier
psdmult.v	datapath
psdmult_ctrl.v	controller

Two basic testbenches are provided for these modules in folder ./src/IP_verilog/testbench:

psddiv_tb.v	testbench of the sequential divider
psdmult_tb.v	testbench of the sequential multiplier

4. Design goals and evaluation

The system will be integrated in a FPGA project similar to the design used in the last training laboratory (implementation of the sequential divider in the ATLYS FPGA board). The system clock frequency can be chosen among 50 MHz, 100 MHz or 200 MHz. Note that to calculate the time required to compute one complex division you must consider the highest clock frequency that can be used in your design.

The two metrics that will evaluate the quality of your design are the time needed to perform one complex division (not the clock frequency!) and the FPGA occupancy, measured as the number of lookup tables ("Slice LUT")[1]. The design strategy should try to minimize the computation time while minimizing the FPGA resource utilization and the evaluation of the project will be penalized according to the speed-area results obtained.

The speed-area solution space is divided into 7 regions, representing different levels of quality of the design (figure 4). Each region translates to a penalization that will be applied to the project grade. Outside the regions shown in figure 4 the penalization will be 100%.

The area to consider (number of LUTs) is obtained by the synthesis of your module alone and the whole design must be able to run with the clock frequency used to calculate the computation time for the division operation.

[1] The number of flip-flops is also important but can be estimated as a fraction of the number of LUTs



Figure 4 – Penalization levels based on the speed-area result.

The final evaluation will be based on the achievement of the 4 principal design stages:

1) Functional verification of the synthesizable RTL code: 50%
2) RTL Synthesis, optimization and post-synthesis verification: 20%
3) Integration in the FPGA reference project and verification: 20%
4) Final implementation (P&R) and demonstration in the FPGA board: 10%

Example: a team completed the final integration in the FPGA project but missed the final implementation and FPGA demonstration: will be graded 90%. If the design metrics fits in the 0% penalization region the final grade will be 90% (18/20), but if it falls into the 40% penalization the final classification will be 90% * 0.6 = 54% (10.8/20)