

### **TEEOD**

### Trusted Execution Environments On-Demand via Reconfigurable FPGA

### Sérgio Pereira

#### **Advisors:**

Prof. Dr. Sandro Pinto


Prof. Dr. Jorge Cabral

Prof. Dr. Mongkol Ekpanyapong










The Internet Of Things (IoT) is here.





## Trusted Execution Environment (TEE)



Environment that provides a level of assurance of the following three properties:

- Data confidentiality: Unauthorized entities cannot view data while in use within the TEE
- Data Integrity: Unauthorized entities cannot add, remove, or alter data while it is in use within the TEE
- Code integrity: Unauthorized entities cannot add, remove, or alter code executing in the TEE






# Virtual Secure Processor Approach










Dedicated Secure Processor Approach










**Trusted Execution Environments On-Demand** 





### TEEOD approach







## **MSc Thesis Proposal**

# DPR-based Secure Cryptographic Solutions





Full hardware implementation is very expensive in terms of area, power and can also deteriorate speed of information transitions

2018 4th International Conference for Convergence in Technology (I2CT SDMIT Uiire, Mangalore, India, Oct 27-28, 2018

secure FPGA-erable counter

(DPA) and

Visvesvaray

AES, which h

of 128bits, 1

method imple 14.7, which re

method. In

the main r

#### Designing of AES Algorithm using Verilog

Reconfiguration



fl: sj.kumar@utrgv.edu

International Conference on Trends in Electronics and Informatics

#### Fast FPGA Implementation for Triple DES icryption Scheme

Protecting the FPGA IPs against Higher-order Side Channel Attacks using Dynamic Partial

cryptography, the Triple DES (3DES, TDES or officially TDEA) is a stric-key block cipher which applies the Data Encryption Standard (DES her algorithm three times to each data block. Electronic payment systems nce faster implementations are of great significance. Field Programmable te Arrays (FPGAs) offer a new solution for optimizing the performance o

and right rotations in the done II FPGA as our plat h the EDA tools provide ion from the synthesis and ar design to common im-

ance increase of up to 16

#### Advanced Encryption Standard (AES) implementation on FPGA with hardware in loop

Pratibha P. Shingare Department of Electronics & Telecommunication

#### Hardware Acceleration of the AES Algorithm using Nios-II Processor

A high-speed and

high security and reliabi

used in the terminal eq

With the develop

cryptanalysis, the DES

algorithm is already n

Encryption Standard)

becomes the new star

supported by a few inte

AES algorithm is wide

domestic, such as real

disadvantage that is at

in accordance that AE

high safety and cost-e

On the current situ abroad[1-3], AES algor

POS, ATM, magnetism

Argyrios Sideris Department of Electrical & Computer Engineering University of Western Macedonia Kozani, 50131, Greece asideris@uowm.gr

Abstract-Nowadays, cryptography both transmitting and receiving sensitive any unauthorized person does not have ac Encryption Standard (AES) is the most encryption algorithm widely used in many in Very High Speed Integrated Circuit I language (VHDL) programming language bit key sizes using the Nios II processor in th (10AX115N2F45E1SG). We implemented two the two implementations the three AES k integration time, number of cycle clocks, as used hardware resources (LUTs used in the have shown that, the larger key size, requi and longer integration time as well. Imple Point 2 shows over 11,07% acceleration in c time on all key sizes. The results of two compared with existing similar designs and

Index Terms-Cryptography, Advanced (AES), NIOS II Processor, SOPC Builder ware Implementation.

#### I. INTRODUCTION

Today, in order to increase perform graphic algorithms are implemented in years, the use of FPGAs has increased sign architectures have been used for this purpo ally intensive algorithms, like AES. The replaced the Double Encryption Standard been adopted as a standard for symmetric c National Institute of Standards and Techn constitutes the most commonly used symm gorithm in many applications such as Smar Teller Machines (ATM), Magnetic Cards,

SSD Device [3]. As a symmetric cryptographic algorithm and decrypt information. The process of e 2010 International Conference on Challenges in Environmental Science and Computer Engineering

BITSTREAM ENCRYPTION AND AUTHENTICATION WITH AES-GCM IN

#### FPGA-based design and implementation of reduced AES algorithm

Yang Jun Ding Jun Li Na Guo Yixiong School of Information Science and Engineering, Yunnan University

r implementation of AES algorithm. Xilinx ISE suite eve interface between software & nent Kit (EDK) is an Integrated combined in this EDK kit for n. EDK is responsible for as per the requirement whereas guring software of the device orks with hardware constraints er, MATLAB is used as the hardware & user defined data & sends processed data to served. SDK is responsible for

ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS Kraków, September 14-17, 2008



#### AES hardware implementation in FPGA for algorithm acceleration purpose

AGH-UST. Dept. of E Mickiewicza 30, 30-059 Ci e-mail: gielata@agh

Abstract—In this paper we investion of AES-128 cipher standard algorithms are slow and ineffic speed up the performance and f ficiency of cipher process, therefor and synthesis of VHDL code utiliz

At present a majority of com systems requires data security network. Thus data encryption sion sensible data. Usually appr used for coding data at sender sit

2017 Devices for Integrated Circuit (DevIC), 23-24 March, 2017, Kalyani, India

Development of Dynamic Reconfiguration

Implementation of AES on FPGA Platform \* Department of Electronics and Communication Engineering, National Institute of Technology Meghalaya

Shillong 793003, Meghalaya India Department of Computer Science and Engineering, National Institute of Technology Meghalaya

Shillong 793003, Meghalaya India Email: shuchishmanburman@gmail.com, {p.rangababu, kdatta}@nitm.ac.in

the FPGA while rest of the design is running. This feature allows to reuse the same hardware for different applications. In this er we have chosen various Advanced Encryption Standard (AES) key sizes, viz. 128-bit, 192-bit and 256-bit as parameter for AES) Rey Sizes, VI. 122-101, 172-101 and 230-101 as partameter for reconfiguration. A dynamic reconfigurable implementation for high speed and low area AES has been developed on Digilent's Zed board (XC7z020CLG484-1). The proposed work implements

n using modular pipelining, (ii) Area efficient version

389.25 & 386.2 MHz have been achieved using modular pipelined

Abstract-Dynamic partial reconfiguration is the ability of FPGA while it is still in operation. This will allow a high modern FPGA's to dynamically change some selected area(s) of level of security in various applications. Reconfiguration can also be very useful for hardware reuse

done. In [1], Wankhade et al. have represented dynamic partial reconfiguration within different variants of AES. In [2]. Ashruf et al. have implemented AES reconfiguration on MOLEN two pipelined versions of AES for reconfiguration, (i) High speed architecture which gives high speed of reconfiguration as compared to conventional FPGA reconfiguration. In [3], au Area efficient version using compared to conventional FPGA reconfiguration. In [3], au-onal frequencies of 389.25, thors have implemented self-partial reconfiguration of AES algorithm where they have created a ESM which can switch



### DPR-based Secure Cryptographic Solutions

- Research and develop Advanced Encryption Standard (AES) in hardware;
- Develop a DPR-based system that only loads the algorithm to the PL when it is needed;
- Adapt the implemented algorithm to increase the granularity of the system and thus take even more advantage of DPR's advantages.





# THANK YOU!

ANY QUESTIONS?

sergio.pereira@dei.uminho.pt