

_DIS ==> Discrete Only
_SW ==> Optimus Only
_UMA ==> UMA Only

VER : 1A
PWA:
PWB:

GM6C MLK Optimus, Discrete & UMA





Table of Contents

PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-6	Clarksfield/Auburndale
7-12	PCH
13-14	DDRIII SO-DIMM(204P)
15	Clock Generator
16-22	N11P-GE
23	LCD CONN
24	HDMI CONN
25	MINI DP CONN
26	Card Reader (JMB389)
27	SIO (ITE8502)
28	FLASH / RTC
29	MINI-Card (WLANWPAN)
30	MINI-Card (WWAN)
31	LAN(RTL8111EL/RJ-45)
32	Right PUSB/ESATA
33	SATA (HDD & ODD)
34	TP / KEYBOARD
35	SWITCH / LED / T-Screen
36	FAN / THERMAL
37	Azelia CODEC
38	AUDIO AMP
39	Left USB/MMB CONN
40	System Reset Circuit
41	Charger (ISL88731)
42	CPU CORE(ADP3212)
43	1.5_DDR/0.75(RT8207A)
44	1.05V_VTT(VT358)
45	1.05V_PCH(VT356)
46	3V/5V (TPS51427A)
47	GFX_CORE(ADP3211)
48	1.8V_RUN(HPA00835RTER)
49	VGA_N11P-dGFX(MAX17007)
50	Run Power Switch
51	DCin & Batt
52	PAD & SCREW
53	SMBUS BLOCK
54	THERMAL MAP
55	Power Block Diagram
56	Power sequence Block
57	
58	
59	
60	

Power States


POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	24,30,45,46,47,48,49,50,51	MAIN POWER		S0~S5
+RTC_CELL	+3.0V~+3.3V	08,11,29,30	RTC		S0~S5
+5V_ALW2	+5V	37,46,52,53	LARGE POWER	MAIN POWER	S0~S5
+5V_ALW	+5V	13,33,44,46,47,48,49,50,51,52	LARGE POWER	ALW_ON	S0~S5
+3.3V_ALW	+3.3V	29,30,35,36,37,42,44,45,46,47,51,52,53	8051 POWER	3.3V_ALW_ON	S0~S5
+5V_SUS	+5V	11,33,34,37,51,52	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	07,08,09,10,11,13,14,19,24,28,29,37,41,42,44,48,49,50,52	SLP_S5# CTRLD POWER	SUS_ON	
+1.5V_SUS	+1.5V	03,05,13,14,47,50,52	SODIMM POWER	SUS_ON	
+0.75V_DDR_VTT	+0.75V	13,14,47,52	SODIMM POWER	RUN_ON	
+5V_RUN	+5V	11,18,24,25,35,36,38,39,40,51,52	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	3,7,8,9,10,11,13,14,15,17,24,25,26,28,29,30,31,32,33,35,37,38,39,40,41,42,46,51,52,60	SLP_S3# CTRLD POWER	RUN_ON	
+1.8V_RUN	+1.8V	05,11,44,52	SDVO POWER	RUN_ON	
+1.8V_RUN_GFX	+1.8V	17,18,21,22,44,52	VGA POWER	RUN_ON	
+1.5V_RUN	+1.5V	11,18,19,20,28,31,32,52	VGA POWER	RUN_ON	
+VCC_GFX_CORE	+0.9V~+1.2V	18,21,50	VGA POWER	RUN_ON	
+1.05V_PCH	+1.05V	08,09,11,15,48	PCH POWER	RUN_ON	
+VCC_CORE	+0.7V~+1.77V	05,51	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	24	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	35	MOD Power	MODC_EN	
+5V_HDD	+5V	35	HDD Power	HDDC_EN	
+1.1V_VTT	+1.1V	03,05,10,11,49,60	CPU POWER	RUN_ON	
+1.1V_GFX_PCIE	+1.1V	18,50	VGA POWER	GFX_ON	

GND PLANE	PAGE	DESCRIPTION
 GND	ALL	

Sandy Bridge Processor (DMI,PEG,FDI)

Sandy Bridge Processor (CLK,MISC,JTAG)

WW31.MOW Page 5




Sandy Bridge Processor (DDR3)

U28C

CPU-989P-rPGA


DDR SYSTEM MEMORY A



U28D

CPU-989P-rPGA


DDR SYSTEM MEMORY B




Quanta Computer Inc.

PROJECT : GM6C MLK DIS

Sandy Bridge Processor (GRAPHIC POWER)



Sandy Bridge Processor (RESERVED, CFG)



The CFG signals have a default value of '1' if not terminated on the board.

CFG2 R342 1K/F

CFG3 R370 *1K/F_NC

CFG4 R361 *1K/F_NC

```
11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```





Size	Document Number	Rev
------	-----------------	-----

	Sandy Bridge 4/4	TA
2	5/11/2016	53


Date: Friday, August 27, 2010 Sheet 6 of 57

U29C






1138D




100



er	Re
----	----

August 27, 2010 Sheet 7 of 57

Cougar Point (HDA,JTAG,SATA)







Cougar Point-M (PCI,USB,NVRAM)



Cougar Point-M (PCI-E,SMBUS,CLK)

Note:Place 7X DC blocking caps close to PCH.

U298




change to R01 schematic



Change as big package (UM9)

Cougar Point (GPIO,VSS_NCTF,RSVD)



FDI TERMINATION VOLTAGE OVERRIDE

LOW - Tx, Rx terminated to same voltage

DMI TERMINATION VOLTAGE OVERRIDE

Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

internal PD resistor 20K-ohm
To avoid voltage be divided, please change GPIO36 PU resistor from 10K-ohm to 200K-ohm. (07/12)


HOST_ALERT# R687 1K/J

Intel ME Crypto Transport Layer Security (TLS) cipher suite




Low = Disable (Default)

High = Enable







Cougar Point-M (POWER)




IBEX PEAK-M (GND)



DDR_STD(DDR)







31.56A

0802

+VCC_GFX_CORE

U26F

[GPU VDD]


U26G

[GPU GND]

PLACE UNDER BALLS

+VCC_GFX_CORE


MVVDD
DA-05206_V04:Page 20
Scott-0710



0717

PLACE NEAR BALLS

+VCC_GFX_CORE




0717

0817

N12X_GSD

(16) VMA_DQ[63..0]
(16) VMA_DM[7..0]
(16) VMA_WDQS[7..0]
(16) VMA_RDQS[7..0]


CHANNEL A: 256MB/512MB DDR3





PROJECT : TWH
Quanta Computer Inc.


Size Custom	Document Number	Rev 1A
	DGPU Memory 1/2 (DDR3)	
Date: Friday, August 27, 2010	Sheet 20 of 57	

CHANNEL B: 256MB/512MB DDR3







DISPLAY PORT Re-driver




MINI DISPLAY PORT CONNECTOR



For Mini DP to HDMI and DVI dongle,
SINK(Pin13)=Low, the others is high.



OE	Output
L	A=B
H	Z






PROJECT : GM6C MLK DIS


Size	Document Number	Rev
	SIO (ITE8518)	1A

Date: Friday, August 27, 2010 Sheet 26 of 57


For EC 4Mbit (512K Byte)




For PCH 32Mbit (4M Byte)



RTC BATTERY



iTPM ENABLE/DISABLE




TPM Function	R428
Enable	Mount
Disable	NC (Default)




Quanta Computer Inc.

PROJECT : GM6C MLK DIS





MiniCard WLAN connector










Support Dell BT375 (Little Stone) module (XPS) W TO B




MiniCard WWAN connector






ESATA + USB Conn + Power Share





USB_BACK_EN# needs to be low when system S3 and S5 for USB charge




0716

This pin connects to 3VALW ON POWER LOGIC




E-SATA Re-driver

Layout Note: Please put those on the same side of MB PCB



Note: Boost:5dB, Standard SATA:0dB

EN	D0	D1	CH : 0	CH : 1
0	X	X	Standby	Standby
1	0	0	Standard SATA	Standard SATA
1	1	0	Boost	Standard SATA
1	0	1	Standard SATA	Boost
1	1	1	Boost	Boost



EC needs to drive CB0/CB1 pins to low when system S3/S5 and drive high when system S0.


U49 PN and Footprint needs to double check

R15 needs to be 49.9K_F if we use external resistors.



CB0	CB1	Function
0	0	Auto Detection active
1	1	USB Function only

(5V)-43.2K-(D)-49.9K-GND (about 2.68V)
 (5V)-75.0K-(D+)-49.9K-GND (about 2.00V)



SATA Connector.



ODD Connector




3-axis Fall Sensor (HDD data protector)




Touch Pad

ON:White light on
OFF:Amber light on




KEYBOARD CONNECTOR




Layout Note: 100P CAPS CLOSE TO JKB3

Key board illumination


+KB_LED power trace width >10 mil




Touch Screen Module




Battery status.





HDD activity LED.







Power button for Engineer



3VALW ON POWER LOGIC





Need to check with BIOS

ADDR_SEL

HIGH: 0101 110xb

OPN: 0111 101xb



GND: 0101 111xb

SHDN_SEL


HIGH: External Diode 2 Mode

OPN: AMD CPU/Diode Mode


GND: Intel Transistor Mode




for UMA is NA







Main Speaker AMP



SUBWOOFER AMP



EAPD#	NB_MUTE#	TEST_WOOFER_EN	SPK_MUTE#	WOOFER_MUTE#
0	0	0	L	L
0	0	1	L	L
0	1	0	L	L
0	1	1	L	L
1	0	0	L	L
1	0	1	L(Disable SPK)	H(Test Woofer)
1	1	0	H(Test SPK)	L(Disable Woofer)
1	1	1	H	H



TBC 0628

change SUS to RUN

+3.3V_RUN

R179
10K/J

HWPG

HWPG

(7,26,35)

delet VTT_POWERGOOD(07/12)

(43) 1.05V_VTT_PWRGD

R180

0/J

(10,15) dGPU_PWROK

R178

0/J DIS

(45) VCCSA_PWRGD

R185

0/J

(42) 1.5V_DDR_PWRGD

R177

0/J

08/04

(26) RUN_ON_1

SJ 1

2

SJ 4

RUN_ON (22,42,43,45,46,48)

R107

*10K/J NC

RUN_ON



Quanta Computer Inc.

PROJECT : GM6C MLK DIS

Size

Document Number


System Reset Circuit

Rev

1A

Date: Friday, August 27, 2010


Sheet 39 of 57





+VCHGR
Control IC: ISL88731A
H/S MOSFET: FDS8884(Fairchild), Qg=13nC, Rds(on)=30mohm, PD:2.5W
L/S MOSFET: FDS8884(Fairchild), Qg=13nC, Rds(on)=30mohm, PD:2.5W
Inductor: 5.8uH +/-30% 5.5A SDSLI0D40F-5R8Y(TTA), DCR=21mohm
Output Cap: 2*10U 25V(+/-10%,X6S,1206)

0819

Adapter type	90W	130W
ADAPT_TRIP_SET	0	1



+VCCSA	VCCSA_VID
0.8V	High
0.9V	Low






N12P-GT:


	1.075V	0.825V	
GPU_VID3	0	1	
GPU_VID2	0	0	
GPU_VID1	0	1	

N12P-GE:


	0.975V	0.95V	0.85V
GPU_VID3	0	0	1
GPU_VID2	1	1	0
GPU_VID1	0	1	1









Function	IC	SMBus Address
DDR3	DIMM0	A0
	DIMM1	A4
VGA	N11P	9E
Thermal IC	EMC2112	0011100xb
Charge IC	BQ24765RUVR	0x12
Battery	Battery	0X37
Fall Sensor	DE351DLTR	0101110xb
WLAN	WLAN Module	X
WWAN	WWAN Module	X







UM6C-MLK Power Design Block Diagram




OPTIMUS	UMA	DIS
(1)	(1)	AC : DC IN -> DC_IN_SS -> +PWR_SRC
(2)	(2)	Bat : +VCHGR -> +PWR_SRC, +5V_ALW2, SYS_PWR_SW#
(3)	(3)	3.3V_ALW_ON
(4)	(4)	3.3V_ALW
(5)	(5)	ALW_ON
(6)	(6)	+5V_ALW, +15V_ALW
(7)	(7)	SUS_ON
(8)	(8)	+5V_SUS, +3V_SUS
(9)	(9)	+1.5V_SUS
(10)	(10)	1.5V_DDR_PWRGD
(11)	(11)	RSMRST#
(12)	(12)	AC_PRESENT
(13)	(13)	SIO_PWRBTN#
(14)	(14)	SIO_SLP_S#
(15)	(15)	SIO_SLP_S3#
(16)	(16)	+1.5V_SUS_CPU
(17)	(17)	RUN_ON
(18)	(18)	+0.75V_DDR_VTT, +5V_RUN, +3.3V_RUN, +1.5V_RUN
(19)	(19)	+1.8V_RUN
(20)	(20)	+1.05V_VTT, +1.05V_VTT_PWRGD
(21)	(21)	+VCCSA, VCCSA_PWRGD
(22)	(22)	dGPU_PWR_EN
(23)	(23)	+3.3V_GFX, +1.05V_GFX
(24)	(24)	+VCC_GFX_CORE
(25)	(25)	DGFX_VR_PWGD
(26)	(26)	+1.8V_GFX, +1.5V_GFX
(27)	(27)	dGPU_PWROK
(28)	(28)	HWPG
(29)	(29)	IMVP_VR_ON
(30)	(30)	+VCC_CORE, +VCC_IGPU_CORE
(31)	(31)	EC_PWROK
(32)	(32)	SYS_PWROK
(33)	(33)	PM_DRAM_PWRGD
(34)	(34)	CLK_CPU_BCLKN, CLK_CPU_BCLKP
(35)	(35)	H_PWRGOOD
(36)	(36)	PLTRST#(PCI_PLTRST#)



UM6B_MLK_DIS Power on Timing(BATTERY MODE)



UM6B_MLK_UMA Power on Timing(BATTERY MODE)



UM6B_MLK_OPTIMUS Power on Timing(BATTERY MODE)

