_DIS ==> Discrete Only _SW ==> Optimus Only _UMA ==> UMA Only

GM6C MLK Optimus, Discrete & UMA

VER : 1A PWA: PWB:




Table of Contents


PAGE	DESCRIPTION			
1	Schematic Block Diagram			
2	Front Page			
3-6	Clarksfield/Auburndale			
7-12	PCH			
13-14	DDRIII SO-DIMM(204P)			
15	Clock Generator			
16-22	N11P-GE			
23	LCD CONN			
24	HDMI CONN			
25	MINI DP CONN			
26	Card Reader (JMB389)			
27	SIO (ITE8502)			
28	FLASH / RTC			
29	MINI-Card (WLAN\WPAN)			
30	MINI-Card (WWAN)			
31	LAN(RTL8111EL/RJ-45)			
32	Right PUSB/ESATA			
33	SATA (HDD & ODD)			
34	TP / KEYBOARD			
35	SWITCH / LED / T-Screen			
36	FAN / THERMAL			
37	Azelia CODEC			
38	AUDIO AMP			
39	Left USB/MMB CONN			
40	System Reset Circuit			
41	Charger (ISL88731)			
42	CPU CORE(ADP3212)			
43	1.5_DDR/0.75(RT8207A)			
44	1.05V_VTT(VT358)			
45	1.05V_PCH(VT356)			
46	3V/5V (TPS51427A)			
47	GFX_CORE(ADP3211)			
48	1.8V_RUN(HPA00835RTER)			
49	VGA_N11P-dGFX(MAX17007)			
50	Run Power Switch			
51	DCin & Batt			
52	PAD & SCREW			
53	SMBUS BLOCK			
54	THERMAL MAP			
55	Power Block Diagram			
56	Power sequence Block			
57				
58				
59				
60				


Power States


POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	24,30,45,46,47,48,49,50,51	MAIN POWER		S0~S5
+RTC_CELL	+3.0V~+3.3V	08,11,29,30	RTC		S0~S5
+5V_ALW2	+5V	37,46,52,53	LARGE POWER	MAIN POWER	S0~S5
+5V_ALW	+5V	13,33,44,46,47,48,49,50,51,52	LARGE POWER	ALW_ON	S0~S5
+3.3V_ALW	+3.3V	29,30,35,36,37,42,44,45,46,47,51,52,53	8051 POWER	3.3V_ALW_ON	S0~S5
+5V_SUS	+5V	11,33,34,37,51,52	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	07,08,09,10,11,13,14,19,24,28,29,37,41,42,44 ,48,49,50,52	SLP_S5# CTRLD POWER	SUS_ON	
+1.5V_SUS	+1.5V	03,05,13,14,47,50,52	SODIMM POWER	SUS_ON	
+0.75V_DDR_VTT	+0.75V	13,14,47,52	SODIMM POWER	RUN_ON	
+5V_RUN	+5V	11,18,24,25,35,36,38,39,40,51,52	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	3,7,8,9,10,11,13,14,15,17,24,25,26,28,29,30 ,31,32,33,35,37,38,39,40,41,42,46,51,52,60	SLP_S3# CTRLD POWER	RUN_ON	
+1.8V_RUN	+1.8V	05,11,44,52	SDVO POWER	RUN_ON	
+1.8V_RUN_GFX	+1.8V	17,18,21,22,44,52	VGA POWER	RUN_ON	
+1.5V_RUN	+1.5V	11,18,19,20,28,31,32,52	VGA POWER	RUN_ON	
+VCC_GFX_CORE	+0.9V~+1.2V	18,21,50	VGA POWER	RUN_ON	
+1.05V_PCH	+1.05V	08,09,11,15,48	PCH POWER	RUN_ON	
+VCC_CORE	+0.7V~+1.77V	05,51	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	24	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	35	MOD Power	MODC_EN	
+5V_HDD	+5V	35	HDD Power	HDDC_EN	
+1.1V_VTT	+1.1V	03,05,10,11,49,60	CPU POWER	RUN_ON	
+1.1V_GFX_PCIE	+1.1V	18,50	VGA POWER	GFX_ON	


GND PLANE	PAGE	DESCRIPTION
— GND	ALL	


	G	Qua			-			
Size	Document Number							Rev
	Frontage 14							1A
Date:	Friday, August 27, 20	10		Sheet	2	of	57	



































Memory ODT,CKE,RST Termination DG-05093-001_V02:Page 97 PRD-05272-002_v01:Page 3 A (20) FBA_CMD[30:0] FBA_CMD0 (FBA_CMD25)
FBA_CMD1 (FBA_CMD23) [MEMORY I/F A] FBA_D01 (21) FBC CMD[30:0] FBB_CMD0 (FBC_CMD25) V30 N33 F19 FBB_CMD1 (FBC_CMD23)
FBC CMD2 MEMORY I/F C D13 FBC D01 R348 10K/F_GSD FBA_CMD2 FBC_D0 C17 V/32 N34 FBB_CMD3_(FBC_CMD0 A14 FBA CMD3 (FBA CMD0) FRA DOS FBC D03 EBA CMD3 R635 10K/F_GS FBA CMD4 (FBA CMD10) FBB CMD4 (FBC CMD10) 1133 R16 FBA CMD5 (FBA CMD26) FRA DOS FBB_CMD5 (FBC_CMD26) FBC D05 W32 R639 10K/F_GSD FBA_CMD6 (FBA_CMD14) FBA_DOG FBB_CMD6 (FBC_CMD14) W33 P34 F20 D16 FBA_CMD7 FBA_CMD8 (FBA_CMD1) FBC_CMD7 FBB_CMD8 (FBC_CMD1) FBC_D07 FBC_D08 EBY DO B19 R632 10K/F_GSD W31 C13 FBA_D08 W34 U34 K33 B11 C11 FBA_CMD9 (FBA_CMD22) FBA_CMD10 (FBA_CMD20 FBB_CMD9 (FBC_CMD22)
FBB_CMD10 (FBC_CMD20) FBA_D09 FBC D09 R350 10K/F_GSD A19 FRA FRC D1 U35 U32 H33 D19 C20 A11 FBA_CMD10 (FBA_CMD24) FBA_CMD11 (FBA_CMD24) FBA_CMD12 (FBA_CMD18) FBB_CMD10 (FBC_CMD20)
FBB_CMD11 (FBC_CMD24)
FBB_CMD12 (FBC_CMD18) FRA R305 10K/F_GSC G34 C10 FBA D1 FBC D12 T34 T33 G33 E34 FBA_CMD13 (FBA_CMD9) FBA_ FBA_CMD13 (FBC_CMD9) FBC_ R601 10K/F_GSD R20 R8 FRA CMD14 (FRA CMD29) FRA FRB CMD14 (FRC CMD29) FRC D1 G21 FBA CMD15 (FBA CMD8) FBB_CMD15 (FBC_CMD8) R614 10K/F_GSD AB30 G31 F22 FBA CMD16 (FBA CMD27 FRA I FRR CMD16 (FRC CMD27 FBC D1 FBB_CMD17 (FBC_CMD15 R618 10K/F_GSD AR31 G30 F23 F10 FRA CMD18 (FRA CMD11 FRA F FRR CMD18 (FRC CMD11 FRC D18 AA32 FBA_CMD19 (FBA_CMD16) FBB CMD19 (FBC CMD16 FBA D19 FBC D19 FBC_CMD19 R331 10K/F_GSD AB33 K30 C23 F12 FBA CMD20 (FBA CMD28 FRA D FBB_CMD20 (FBC_CMD28) FBC D20 Y32 F21 FBA CMD21 (FBA CMD3) FBA D21 FBB CMD21 (FBC CMD3) FBC D21 D11 E11 Y33 H30 K31 E22 D21 For Fermi FBA CMD22 (FBA CMD17 FBA D2 FBB CMD22 (FBC CMD17 FBC D22 AB34 FBA CMD23 (FBA CMD5) FBA D2 FBB_CMD23 (FBC_CMD5) FBC D23 AR35 D12 E13 FBA_CMD24 (FBA_CMD4)
FBA_CMD25 (FBA_CMD21) FBA_ FBB_CMD24(FBC_CMD4) FBC_D24 1.30 Y35 D22 FRA D25 FBB_CMD25_(FBC_CMD21 FBC D25 VMA_DQ[63:0 M32 B23 F13 FBA_CMD26 (FBA_CMD21)
FBA_CMD26 (FBA_CMD6)
FBA_CMD27 (FBA_CMD13) FBA_D26 FBB_CMD26 (FBC_CMD21)
FBB_CMD26 (FBC_CMD6)
FBB_CMD27 (FBC_CMD13) FBC_D26 FBC_D27 VMA_DQ[63:0] (20) Y34 N30 C22 F14 FBA_CMD28 (FBA_CMD19 FBB_CMD28 (FBC_CMD19) VMC_DQ[63:0] (21) Y30 P31 A22 F16 FBA CMD29 (FBA CMD12) FBA D29 FBB_CMD29 (FBC_CMD12) FBC D29 W29 A20 FBA CMD30 FBA D30 FBC CMD30 FBC D30 × Y29 R30 FBA_CMD31 (NC) FBA D3 FBC CMD31 (NC) FBC D31 AG30 D29 FBA FBC D32 AG32 F27 FBA FBC D33 F28 P32 AH31 20) VMA_DM[7:0] (21) VMC_DM[7:0] FBA DOMO FBA D34 FBC D34 H34 AF31 D10 E28 D26 FBA_DQM1 FBA_DQM2 FBA_ FBA FBC_DQM1 FBC_DQM2 FBC_D35 J30 AF30 F11 FBC D36 P30 AE30 D15 F25 FBA_D37 FBA_D38 FBA_DQM3 FBC_DQM3 FBC_D37 FBC_D38 AC32 AF32 D27 D24 FRA DOM4 FBC DOM4 AL32 AL34 AD30 AN33 D34 E25 E32 FBA_DQM5 FBA_ FBC_DQM5 A34 FBA DOM6 FBA D40 FBC DQM6 FBC D40 F32 FBA DQM7 FBA FBC DQM7 FBC D41 AM33 D33 FRA D42 FBC D42 E31 FBA FBC D43 **AK30** C33 (20) VMA WDQS[7:0] FBA_DQS_WP0 FBA_DQS_WP1 FRA (21) VMC WDQS[7:0] FBC_DQS_WP0 FBC_DQS_WP1 H35 AK32 A10 F29 FBA_ FBC_D45 D30 E29 .132 A.130 F10 FBA_DQS_WP2 FBA_DQS_WP3 FBA_D46 FBA_D47 FBC_DQS_WP2 FBC_DQS_WP3 FBC_D46 N31 D14 AH30 FBC D47 AE31 AJ32 AH33 AH35 E26 D32 B29 C31 FBA_D48 FBA_D49 FBC_D48 FBC_D49 FBA_DQS_WP4 FBC_DQS_WP4 FBA DQS WP5 FBC DQS WP5 AJ34 C29 B31 FBA_DQS_WP6 FBA_ FBC_DQS_WP6 AH32 FBA DQS WP7 FBA D5 FBC DOS WP7 FBC D51 C32 FBC D52 AI 35 R32 FRA FBC D53 20) VMA_RDQS[7:0] BA_DQS_RN0 (21) VMC_RDQS[7:0] G35 AM35 B10 B34 FBA_DQS_RN1 FBA_DQS_RN2 FBC_DQS_RN1 FBC_DQS_RN2 FRΔ FBC D55 H31 AF33 D9 A29 FBA_ FBC_D56 N32 AD32 AF32 E14 F26 R28 FBA_DQS_RN3 FBA_DQS_RN4 FBC_DQS_RN3 FBC_DQS_RN4 FRA D57 FBC_D57 AF34 A28 FBA_D58 FBC D58 AJ31 AJ35 ΔE35 D31 A31 C28 FBA_DQS_RN5 FBA_DQS_RN6 FBA_D59 FBA_D60 FBC_DQS_RN5 FBC_DQS_RN6 FBC_D59 FBC_D60 AE34 C26 AE33 D25 FBA_DQS_RN7 FBA_D61 FBC_DQS_RN7 AB32 B25 FBA D62 FBC D62 AA27 +1.5V_GFXO-+1.5V_GFXO-FRVDDO FRVDDO 20 AA29 J17 BVDDQ_2 BVDDQ_21 AA31 .120 VMA_CLK0 (20) VMC_CLK0 (21) FRV/DDO FBA_CLK0 FBA_CLK0_N B//DDO 22 FBC CLK0 AB27 J21 FBVDDQ_4 VMA_CLK0# (20) VMA_CLK1 (20) BVDDQ_23 FBC_CLK0_N VMC_CLK0# (21) VMC_CLK1 (21) AR29 AC31 .122 FBVDDQ_5 FBVDDQ_6 FBA_CLK1 FBA_CLK1_N FBVDDQ_24 FBVDDQ_25 FBC_CLK1 FBC_CLK1_N PRD-05272-002_v01:Page 3 AC27 VMA_CLK1# (20) VMC_CLK1# (21) AD27 AE27 FBVDDQ_7 FBVDDQ 8 15mils width .124 SVDDQ 26 0717 C388 4.7U/6.3V/X5R 6_GSD J29 FBVDDQ 27 R327 *60.4/F_NC_+1.5V_GFX R314___*60.4/F_NC AJ28 B18 N27 (FBA_DEBUG) FBA_DEBUG (NC) FBA_DEBUG FB_VREF_NC -0+1.5V GEX FBVDDQ_9 FBVDDQ_10 BVDDQ_28 (FBC_DEBUG) FBB_DEBUG (NC) FBB_DEBUG G19 FBC 1U/6.3V/X5R_GSD P27 FBVDDQ 29 E21 R27 FBVDDQ_11 BVDDQ_30 0.1u/16V/X7R GSE 0.1u/16V/X7R GSE 15mils width G17 G18 T27 FRVDDO 12 FRVDDO 31 R326 40.2/F_GSD 0+1.5V_GFX 0.1u/16V/X/R GSD 0.1u/16V/X/R GSD 0.1u/16V/X/R GSD 0.1u/16V/X/R GSD 0.1u/16V/X/R GSD 0.1u/16V/X/R GSD BVDDQ_13 SVDDQ_32 FB_CAL_PD_VDD C330 C213 L26 ____BLM18PG300SN1_GSD_O+1.05V GFX K28 0809 G22 1129 (NC) FB_CAL_PD_VDD FB_CAL_PU_GN FRVDDO 1/ EB//DDO 33 G8 AF28 R323 40.2/F_GSD V27 (NC) FB_DLLAVDD BVDDQ_15 GSD C362 2 4.7U/6.3V/X5R 6 GSDar C331 1U/6.3V/X5R GSD C357 0.1u/16V/X7R_GSD Under C356 0.1u/16V/X7R_GSD Under BVDDQ_34 321 0/J GSD 12mils width G9 V29 L28 0809 FBVDDQ_16 FBVDDQ_17 FBVDDQ_35 FBVDDQ_36 (NC) FB_DLLAVDD (NC) FB_CAL_PU_GN H29 V34 AF27 AE28 J14 J15 W27 Y27 FRVDDQ 18 FR PLLAVDD FRVDDO 37 _____60.4/F_G\$D C333 0.1u/16V/X7R_GSD M27 FBVDDQ_19 (NC) FB PLLAVDD FB CAL TERM GN FBVDDQ 38 "o/J csp M28 0809 (NC) FB_PLLAVDD (NC) FB_CAL_TERM_GN DG-05093-001_V02:Page 98 DA-05206_V04:Page 21 N12x GSD DG-05093-001_V02:Page 94 DA-05206-001_V04: Page 22 FB_CAL_TERM_GND DG-05093-001_V02:Page 94 40.2/F or 60.4/F dependent on GPU SKU


NB5


PROJECT: TWH Quanta Computer Inc.


Rev 1A


Size A3 DGPU 2/5 (Memory) Date: Friday, August 27, 2010 Sheet 16 of


(15,17,48) +1.05V_GFX (20,21,48) +1.5V_GFX















PROJECT : TWH Quanta Computer Inc.


Rev 1A


Size Document Number
A3 DGPU 5/5 (Power/Ground)


Date: Friday, August 27, 2010 Sheet 19 of

















































































Quanta Computer Inc.
PROJECT : GM6C MLK DIS
3.3V_ALW/5V_ALW(TP\$51427A)


Rev. 1A

































UM6B_MLK_DIS Power on Timing(BATTERY MODE)





UM6B_MLK_UMA Power on Timing(BATTERY MODE)





UM6B_MLK_OPTIMUS Power on Timing(BATTERY MODE)

