Xilinx EDK in a Giant Nutshell

References

- Xilinx Platform Format Specification Reference Manual
 - · <u>7.1</u>
 - · <u>10.1</u>
 - 0 11.1
- EDK Tutorial
- Xilinx FPGA Design Flow Overview
 - http://www.xilinx.com/itp/xilinx10/isehelp/ise_c_fpga_design_flow_overview.htm

Background

- Target market: programmable system on chip (PSoC) embedded systems
 - Subdivision into "IP cores"
- ▶ EDK: Embedded Development Kit
 - Primary tool: Xilinx Platform Studio (XPS)
 - Handles embedded processor and associated peripherals
 - Generates files for ISE
- ▶ ISE: Integrated Software Environment
 - Primary interface: Project Navigator
 - Suite of tools for to go from HDL to bitstream

EDK Project Files

- xmp XPS Microprocessor Project
 - Main project file
 - Target architecture
 - Project paths & included files
- .mhs Microprocessor Hardware Specification
 - Top-level wrapper
 - IP core instantiation and interconnection
 - Top–level ports
- .mss Microprocessor Software Specification
 - Defines drivers for instantiated cores

EDK PCores

- Modular, reusable design subcomponents
- Built-in EDK pcores in \$XILINX_EDK\hw
- Naming convention: bus_name_vX_YZ_n
 - I.e., opb_adccontroller_v1_00_a
- Can use Create/Import Peripheral Wizard

EDK PCores Structure

- \data Pcore information
 - .mpd: Microprocessor Peripheral Definition defines connectivity and parameters
 - .pao: Periperal Analyze Order defines list of HDL files used by core
 - .bbd: Black-Box Definition defines list of black-box files used by core
- \hdl HDL source
 - Separate \verilog and \vhdl directories
- \netlist Black-box netlist
- \doc Associated documentation

ISE Project Files

- .ucf User Constraints File
 - Defines physical, hardware-specific constraints
 - I/O pin locations, user-defined placement & routing
 - Timing constraints