### **COMPUTER ARCHITECTURE SPRING 2013**

#### MIDTERM EXAM

Time: 60 minutes **Total Points: 100%** 

#### **Instructions:**

- 1. Sign your name, student ID and solutions on your answer sheet.
- 2. Show all work. If you cannot finish a problem, your written work will help us to give you partial credit. (NOTE: You don't need to write pages of explanation; just be clear.)
- 3. Write legibly and clearly.
- 4. Work alone.
- 5. Read each question carefully before answering it. Try to solve the problems that seem easy before attacking the harder ones.

### Problem 1: Performance and CPI. (20%)

1. Assume a typical program has the following instruction type:

30% loads

15% stores

50% adds

4% multiplies

1% divides

Assume the current-generation processor has the following instruction latencies:

loads: 2 cycles

stores: 6 cycles

2×0.3+6×0.15+1×0.5+1px0.04+50×0.01 =7.56 2.06 time. adds: 1 cycles

multiplies: 14 cycles

divides: 50 cycles

What is the average CPI?

S= (1-a+a)

## Problem 2: Amdahl's Law (2\*10% = 20%)

2. Suppose you have a machine which executes a program consisting of 50% floating point multiply, 20% floating point divide, and the remaining 30% are from other instructions.

$$S1 = \frac{1 - \frac{1}{1 - \frac{1}{1}} + \frac{\frac{1}{1}}{\frac{1}{1}}}{1 - \frac{1}{1}} = \frac{1.1538}{1 - \frac{1}{1}} = \frac{1.78}{8} = \frac{1.78}{1 - \frac{1}{1}} = \frac{1.78}{1 - \frac{$$

- (1) Management wants the machine to run 4 times faster. You can make the divide run at most 3 times faster and the multiply run at most 8 times faster. Can you meet management's goal by making only one improvement, and which one?
- (2) If you make both the <u>multiply</u> and <u>divide</u> improvements, what is the speed of s3 = 1-70% + 20% + 50% = 2-33 < Ψ. the improved machine

### Problem 3: pipeline speedup (2\*10% = 20%)

- 3. In this problem, we will explore how deepening the pipeline affects performance in two ways: faster clock cycle and increased stalls due to data and control hazards. Assume that the original machine is a 5 stage pipeline with a 1 rs clock cycle. The second machine is a 12-stage pipeline with a 0.6 ps clock cycle. The 5-stage pipeline experiences 2 stall due to 2 data hazard every 7 instructions, whereas the 12-stage pipeline experiences 5 stalls every 9 instructions. In addition, branches constitute 20% of the instructions, and the misprediction rate for both machines is 5%.
  - (1) What is the speedup of the 12-stage pipeline over the 5-stage pipeline, taking into account only data hazards?
  - (2) If the branch mispredict penalty for the first machine is 2 cycles but the second machine is 5 cycles, what are the CPIs of each, taking into account the stalls due to (1) cputime = cpl. Clorkcycletine. N branch mispredictions?

15toge: time: (1+ 7) · 1 · n 12 stage: time= (1+ g). 0.6.11

S = time = 1.714

CP15. chage = 1+ = + 20/x5/x2=1.301)

1+ 2+ 50/. 1/. 1= 1. pot

# Problem 4: pipeline hazards (4\*10%=40%)

**4.** Consider the following code, answer the questions:

.text

2: LD R8, 0(R3)

3: **DADDI R3, R3, 4** 

4: LD R9, 0(R3)

5: BNE R8, R9, Loop

6: end: halt

- (1) What is the difference between a dependence and hazard?
- (2) What is the difference between a name dependence and a true dependence?
- (3) Which of WAW, RAW, WAR are true dependencies and which are name dependencies?
- (4) List all of the dependencies in each loop above by describing where the dependencies occur, on which registers, and the kind of dependency.