




Project: <i>Driver_Display.PrjPcb</i>		<div>MIDNIGHTSUN</div>
Title: *		
Project Lead: Kelly Tang		University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9 Website: www.uwmidsun.com
Size: Letter	Revision: 1.0	
Date: 2018-06-22	Sheet* of *	




Carrier Board Power




LCD Display 1



LCD Display 2



Project: <i>Driver_Display.PrjPcb</i>		<div><div>MIDNIGHT</div><div></div><div>SUN</div></div>	
Title: *			
Project Lead: Kelly Tang		University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9	
Size: Letter	Revision: 1.0		
Date: 2018-06-22	Sheet* of *		Website:

A

B

C



D


A


B

C

D







Project: <i>Driver_Display.PrjPcb</i>		
Title: *		
Project Lead: Kelly Tang		University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9 Website: www.uwmidsun.com
Size: Letter	Revision: 1.0	
Date: 2018-06-22	Sheet* of *	





Project: <i>Driver_Display.PrjPcb</i>		<div><div>MIDNIGHT</div><div>SUN</div></div>
Title: *		
Project Lead: Kelly Tang		University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9
Size: Letter	Revision: 1.0	
Date: 2018-06-22	Sheet* of *	
		Website: www.uwmidsun.com


Part	Manufacturer	Part Number	Quantity	Price	Attributes
Cbst	TDK	C2012X5R2A104	1	\$0.04	Cap=100nF, ESR=0.021Ohm, Total Derated Cap=1.0E-7F
Cin	TDK	C4532X5R1E226	1	\$0.54	Cap=22uF, ESR=2.434mOhm, Total Derated Cap=1.1E-5F
Cout	Panasonic	EEH2C1E331P	1	\$1.30	Cap=330uF, ESR=0.02Ohm, Total Derated Cap=3.3E-4F
L1	Bourns	SRN6045-100M	1	\$0.18	L=10uH, DCR=0.059Ohm, IDC=2.5A
Ren	Panasonic	ERJ-6ENF4993V	1	\$0.01	Resistance=499kOhm, Tolerance=1%, Power=0.125W
Rfbb	Panasonic	ERJ-6ENF1372V	1	\$0.01	Resistance=13.7kOhm, Tolerance=1%, Power=0.125W
Rfbb	Panasonic	ERJ-6ENF1003V	1	\$0.01	Resistance=100kOhm, Tolerance=1%, Power=0.125W
U1	Texas Instruments	TPS54202HDDC	1	\$0.65	
Cff	MuRata	GRM033R71E68	1	\$0.01	Cap=680pF, ESR=1mOhm, Total Derated Cap=6.8E-10F



Project: <i>Driver_Display.PrjPcb</i>		
Title: *		
Project Lead: Kelly Tang		<div>University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9</div> <div>Website: www.uwmidsun.com</div>
Size: Letter	Revision: 1.0	
Date: 2018-06-22	Sheet* of *	







Electrical Rules Check Report

Class	Document	Message
Warning	Ambient Light Sensor.SchDoc	Floating Net Label IN- at (425,570)
Error	Ambient Light Sensor.SchDoc	Net IN- has only one pin (Pin P1-1)
Warning	Ambient Light Sensor.SchDoc	Net NetC2_1 has no driving source (Pin C2-1,Pin P1-2,Pin R2-2,Pin U1-3)
Warning	Voltage Regulator.SchDoc	Net NetC9_2 has no driving source (Pin C9-2,Pin R6-2,Pin R8-1,Pin U3-4)
Warning	Voltage Regulator.SchDoc	Net NetR5_1 has no driving source (Pin R5-1,Pin U3-5)
Warning	Voltage Regulator.SchDoc	Net NetR9_2 has no driving source (Pin R9-2,Pin R10-1,Pin U5-3)
Warning	RTC.SchDoc	Net NetU2_1 has no driving source (Pin U2-1,Pin Y1-1)
Warning	Connectors.SchDoc	NetP3_8 contains IO Pin and Output Port objects (Port Pi_TX_Controller_RX)
Warning	Connectors.SchDoc	NetP3_10 contains IO Pin and Input Port objects (Port Pi_RX_Controller_TX)
Error	Ambient Light Sensor.SchDoc	Net PA2/AN2/USART2_TX has only one pin (Pin P6-23)
Error	Ambient Light Sensor.SchDoc	Net PA3/AN3/USART2_RX has only one pin (Pin P6-22)
Error	Ambient Light Sensor.SchDoc	Net PA4/AN4/SPI1_NSS has only one pin (Pin P6-21)
Error	Ambient Light Sensor.SchDoc	Net PA5/AN5/SPI1_SCK has only one pin (Pin P6-20)
Error	Ambient Light Sensor.SchDoc	Net PA6/AN6/SPI1_MISO has only one pin (Pin P6-19)
Error	Ambient Light Sensor.SchDoc	Net PA7/AN7/SPI1_MOSI has only one pin (Pin P6-18)
Warning	Connectors.SchDoc	Net PA8 has no driving source (Pin P4-2,Pin P6-7)
Warning	Connectors.SchDoc	Net PA9 has no driving source (Pin P5-2,Pin P6-6)
Error	Ambient Light Sensor.SchDoc	Net PA10 has only one pin (Pin P6-5)
Error	Ambient Light Sensor.SchDoc	Net PA15/LED_RED has only one pin (Pin P6-39)
Error	Ambient Light Sensor.SchDoc	Net PB0/AN8 has only one pin (Pin P6-17)
Error	Ambient Light Sensor.SchDoc	Net PB1/AN9 has only one pin (Pin P6-16)
Error	Ambient Light Sensor.SchDoc	Net PB2 has only one pin (Pin P6-15)
Error	Ambient Light Sensor.SchDoc	Net PB3/LED_GREEN has only one pin (Pin P6-38)
Error	Ambient Light Sensor.SchDoc	Net PB4/LED_BLUE has only one pin (Pin P6-37)
Error	Ambient Light Sensor.SchDoc	Net PB5/LED_BLUE has only one pin (Pin P6-36)
Error	Ambient Light Sensor.SchDoc	Net PB6/USART1_TX has only one pin (Pin P6-34)
Error	Ambient Light Sensor.SchDoc	Net PB7/USART1_RX has only one pin (Pin P6-33)
Error	Ambient Light Sensor.SchDoc	Net PB8/I2C1_SCL has only one pin (Pin P6-32)
Error	Ambient Light Sensor.SchDoc	Net PB9/I2C1_SDA has only one pin (Pin P6-31)
Error	Ambient Light Sensor.SchDoc	Net PB12/SPI2_NSS has only one pin (Pin P6-11)
Error	Ambient Light Sensor.SchDoc	Net PB13/SPI2_SCK has only one pin (Pin P6-10)
Error	Ambient Light Sensor.SchDoc	Net PB14/SPI2_MISO has only one pin (Pin P6-9)
Error	Ambient Light Sensor.SchDoc	Net PB15/SPI2_MOSI has only one pin (Pin P6-8)
Error	Ambient Light Sensor.SchDoc	Net PC13 has only one pin (Pin P6-30)

Design Rules Verification Report

Filename : C:\Users\Taiping\Documents\MidnightSun\hardware\MSXII_DriverDisplay\Driver

Warnings 0

Rule Violations 140

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=0.152mm) (All),(All)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ((All))	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=0.152mm) (Max=2.54mm) (Preferred=0.254mm) (All)	0
Power Plane Connect Rule(Relief Connect)(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm)	0
Minimum Annular Ring (Minimum=0.152mm) (All)	48
Hole Size Constraint (Min=0.3mm) (Max=6.3mm) (All)	0
Hole To Hole Clearance (Gap=0.254mm) (All),(All)	1
Minimum Solder Mask Sliver (Gap=0.3mm) (All),(All)	42
Silk To Solder Mask (Clearance=0.178mm) (IsPad),(All)	44
Silk to Silk (Clearance=0.254mm) (All),(All)	4
Net Antennae (Tolerance=0mm) (All)	0
Board Clearance Constraint (Gap=0mm) (All)	1
Height Constraint (Min=0mm) (Max=25.4mm) (Preferred=12.7mm) (All)	0
Total	140

Minimum Annular Ring (Minimum=0.152mm) (All)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (-1.436mm,7.925mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (-1.4mm,16.495mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (1.4mm,29.738mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (-1.4mm,8.95mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (11.475mm,31.923mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (12.725mm,33.823mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (12.9mm,29.125mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (15.4mm,32.873mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (15.7mm,8.6mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (16.35mm,45.9mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (16.375mm,44.15mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (2.175mm,8.575mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (2.55mm,9.4mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (20mm,32.2mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (21.6mm,33.6mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (21mm,35.419mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (23.6mm,39.675mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (25.05mm,41.15mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (25.3mm,35.325mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (28.325mm,32.125mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (29.5mm,41.3mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (31.388mm,10.15mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (34.225mm,42.125mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (38.04mm,34.5mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (38.325mm,22.275mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (39.375mm,34.85mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (39.781mm,11.469mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (40.275mm,20.225mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (42.25mm,1.688mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (43.9mm,8.3mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (47.875mm,24.4mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (5.65mm,23.725mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (5.771mm,16.55mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (5.875mm,13.05mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (5.8mm,8.1mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (54.341mm,33.25mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (63.25mm,31.7mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (67.175mm,19.8mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (67.1mm,33mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (7.685mm,8.1mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (70.1mm,27.619mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (73.49mm,7.498mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (73.525mm,5.65mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (73.875mm,24.675mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (73.875mm,26.774mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (8.7mm,15.7mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (9.4mm,4.1mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)
Minimum Annular Ring: (0.15mm < 0.152mm) Via (9.925mm,28.475mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)

Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-(-0.075mm,0mm) on Multi-Layer And Pad Free-1(0mm,0mm) on Multi-Layer

Minimum Solder Mask Sliver (Gap=0.3mm) (All),(All)
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C1-1(6.875mm,4.1mm) on Top Layer And Pad C1-2(8.225mm,4.1mm) on Top
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C11-1(26.5mm,36.675mm) on Top Layer And Pad C11-2(26.5mm,35.325mm)
Minimum Solder Mask Sliver Constraint: (0.222mm < 0.3mm) Between Pad C11-2(26.5mm,35.325mm) on Top Layer And Via (25.3mm,35.325mm) from
Minimum Solder Mask Sliver Constraint: (0.247mm < 0.3mm) Between Pad C1-2(8.225mm,4.1mm) on Top Layer And Via (9.4mm,4.1mm) from Top Layer
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C12-1(26.5mm,39.775mm) on Top Layer And Pad C12-2(26.5mm,41.125mm)
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C13-1(12.825mm,31.923mm) on Top Layer And Pad
Minimum Solder Mask Sliver Constraint: (0.022mm < 0.3mm) Between Pad C13-1(12.825mm,31.923mm) on Top Layer And Pad
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C2-1(16.8mm,36.15mm) on Top Layer And Pad C2-2(15.45mm,36.15mm) on
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C3-1(8.5mm,28.498mm) on Top Layer And Pad C3-2(8.5mm,29.848mm) on
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C4-1(41.325mm,10.275mm) on Bottom Layer And Pad
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C5-1(45.25mm,10.275mm) on Bottom Layer And Pad
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C6-1(30.55mm,18.318mm) on Bottom Layer And Pad
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C7-1(60.124mm,29.325mm) on Top Layer And Pad
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C9-1(54.325mm,27mm) on Top Layer And Pad C9-2(55.675mm,27mm) on Top
Minimum Solder Mask Sliver Constraint: (0.297mm < 0.3mm) Between Pad C9-1(54.325mm,27mm) on Top Layer And Pad R6-1(54.344mm,28.9mm) on
Minimum Solder Mask Sliver Constraint: (0.297mm < 0.3mm) Between Pad C9-2(55.675mm,27mm) on Top Layer And Pad R6-1(54.344mm,28.9mm) on
Minimum Solder Mask Sliver Constraint: (0.297mm < 0.3mm) Between Pad C9-2(55.675mm,27mm) on Top Layer And Pad R6-2(56.994mm,28.9mm) on
Minimum Solder Mask Sliver Constraint: (0.272mm < 0.3mm) Between Pad P5-3(72mm,26.6mm) on Top Layer And Via (73.875mm,26.774mm) from Top
Minimum Solder Mask Sliver Constraint: (0.272mm < 0.3mm) Between Pad P5-4(72mm,24.6mm) on Top Layer And Via (73.875mm,24.675mm) from Top
Minimum Solder Mask Sliver Constraint: (0.105mm < 0.3mm) Between Pad P6-(0.8mm,20.55mm) on Multi-Layer And Pad P6-(2.3mm,21.3mm) on Top
Minimum Solder Mask Sliver Constraint: (0.105mm < 0.3mm) Between Pad P6-(0.8mm,6.45mm) on Multi-Layer And Pad P6-(2.3mm,5.7mm) on Top Layer
Minimum Solder Mask Sliver Constraint: (0.252mm < 0.3mm) Between Pad P6-21(4.1mm,9.5mm) on Top Layer And Via (2.55mm,9.4mm) from Top Layer
Minimum Solder Mask Sliver Constraint: (0.153mm < 0.3mm) Between Pad R10-2(34.225mm,41.044mm) on Top Layer And Via (34.225mm,42.125mm)
Minimum Solder Mask Sliver Constraint: (0.147mm < 0.3mm) Between Pad U1-1(16.775mm,31.923mm) on Top Layer And Pad
Minimum Solder Mask Sliver Constraint: (0.147mm < 0.3mm) Between Pad U1-2(16.775mm,32.873mm) on Top Layer And Pad
Minimum Solder Mask Sliver Constraint: (0.297mm < 0.3mm) Between Pad U1-4(14.025mm,33.823mm) on Top Layer And Via (12.725mm,33.823mm) from
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad U3-1(62.35mm,27.7mm) on Top Layer And Pad U3-2(63.3mm,27.7mm) on Top
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad U3-2(63.3mm,27.7mm) on Top Layer And Pad U3-3(64.25mm,27.7mm) on Top
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad U3-4(64.25mm,30.1mm) on Top Layer And Pad U3-5(63.3mm,30.1mm) on Top
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad U3-5(63.3mm,30.1mm) on Top Layer And Pad U3-6(62.35mm,30.1mm) on Top
Minimum Solder Mask Sliver Constraint: (0.147mm < 0.3mm) Between Pad U4-1(24.2mm,38.809mm) on Top Layer And Pad U4-2(23.6mm,38.809mm) on
Minimum Solder Mask Sliver Constraint: (0.012mm < 0.3mm) Between Pad U4-1(24.2mm,38.809mm) on Top Layer And Pad U4-5(23.9mm,38.094mm) on
Minimum Solder Mask Sliver Constraint: (0.234mm < 0.3mm) Between Pad U4-1(24.2mm,38.809mm) on Top Layer And Via (23.6mm,39.675mm) from Top
Minimum Solder Mask Sliver Constraint: (0.012mm < 0.3mm) Between Pad U4-2(23.6mm,38.809mm) on Top Layer And Pad U4-5(23.9mm,38.094mm) on
Minimum Solder Mask Sliver Constraint: (0.113mm < 0.3mm) Between Pad U4-2(23.6mm,38.809mm) on Top Layer And Via (23.6mm,39.675mm) from Top
Minimum Solder Mask Sliver Constraint: (0.147mm < 0.3mm) Between Pad U4-3(23.6mm,37.369mm) on Top Layer And Pad U4-4(24.2mm,37.369mm) on
Minimum Solder Mask Sliver Constraint: (0.022mm < 0.3mm) Between Pad U4-3(23.6mm,37.369mm) on Top Layer And Pad U4-5(23.9mm,38.094mm) on
Minimum Solder Mask Sliver Constraint: (0.022mm < 0.3mm) Between Pad U4-4(24.2mm,37.369mm) on Top Layer And Pad U4-5(23.9mm,38.094mm) on
Minimum Solder Mask Sliver Constraint: (0.147mm < 0.3mm) Between Pad U5-1(29.55mm,37.125mm) on Top Layer And Pad U5-2(30.5mm,37.125mm) on
Minimum Solder Mask Sliver Constraint: (0.147mm < 0.3mm) Between Pad U5-2(30.5mm,37.125mm) on Top Layer And Pad U5-3(31.45mm,37.125mm) on
Minimum Solder Mask Sliver Constraint: (0.222mm < 0.3mm) Between Via (-1.436mm,7.925mm) from Top Layer to Bottom Layer And Via
Minimum Solder Mask Sliver Constraint: (0.103mm < 0.3mm) Between Via (2.175mm,8.575mm) from Top Layer to Bottom Layer And Via (2.55mm,9.4mm)

Silk To Solder Mask (Clearance=0.178mm) (IsPad),(All)

Silk To Solder Mask Clearance Constraint: (0.15mm < 0.178mm) Between Pad C9-1(54.325mm,27mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.15mm < 0.178mm) Between Pad C9-2(55.675mm,27mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (Collision < 0.178mm) Between Pad Free-1(0mm,0mm) on Multi-Layer And Track
Silk To Solder Mask Clearance Constraint: (Collision < 0.178mm) Between Pad Free-1(0mm,0mm) on Multi-Layer And Track
Silk To Solder Mask Clearance Constraint: (0.14mm < 0.178mm) Between Pad P1-3(-0.8mm,38.02mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.163mm < 0.178mm) Between Pad P1-3(8.4mm,38.02mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.15mm < 0.178mm) Between Pad P6-1(4.1mm,19.5mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.15mm < 0.178mm) Between Pad P6-25(4.1mm,7.5mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.166mm < 0.178mm) Between Pad P6-26(0.5mm,7.5mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.166mm < 0.178mm) Between Pad P6-50(0.5mm,19.5mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad R5-1(67.2mm,30.925mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad R5-1(67.2mm,30.925mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad R5-2(67.2mm,28.275mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad R5-2(67.2mm,28.275mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad R6-1(54.344mm,28.9mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad R6-1(54.344mm,28.9mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad R6-2(56.994mm,28.9mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad R6-2(56.994mm,28.9mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad R8-1(56.994mm,31.374mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad R8-1(56.994mm,31.374mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad R8-2(54.344mm,31.374mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad R8-2(54.344mm,31.374mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad U1-1(16.775mm,31.923mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad U1-2(16.775mm,32.873mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad U1-3(16.775mm,33.823mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad U1-4(14.025mm,33.823mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad U1-5(14.025mm,31.923mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.15mm < 0.178mm) Between Pad U4-1(24.2mm,38.809mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.177mm < 0.178mm) Between Pad U4-2(23.6mm,38.809mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.15mm < 0.178mm) Between Pad U4-3(23.6mm,37.369mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.15mm < 0.178mm) Between Pad U4-4(24.2mm,37.369mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad U5-1(29.55mm,37.125mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.177mm < 0.178mm) Between Pad U5-2(30.5mm,37.125mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.177mm < 0.178mm) Between Pad U5-3(31.45mm,37.125mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.177mm < 0.178mm) Between Pad U5-4(31.45mm,39.875mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.177mm < 0.178mm) Between Pad U5-5(29.55mm,39.875mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.039mm < 0.178mm) Between Pad Y1-1(34.55mm,12.4mm) on Bottom Layer And Track
Silk To Solder Mask Clearance Constraint: (0.039mm < 0.178mm) Between Pad Y1-1(34.55mm,12.4mm) on Bottom Layer And Track
Silk To Solder Mask Clearance Constraint: (0.127mm < 0.178mm) Between Pad Y1-2(34.55mm,6.9mm) on Bottom Layer And Track
Silk To Solder Mask Clearance Constraint: (0.078mm < 0.178mm) Between Pad Y1-2(34.55mm,6.9mm) on Bottom Layer And Track
Silk To Solder Mask Clearance Constraint: (0.127mm < 0.178mm) Between Pad Y1-3(31.35mm,6.9mm) on Bottom Layer And Track
Silk To Solder Mask Clearance Constraint: (0.078mm < 0.178mm) Between Pad Y1-3(31.35mm,6.9mm) on Bottom Layer And Track
Silk To Solder Mask Clearance Constraint: (0.039mm < 0.178mm) Between Pad Y1-4(31.35mm,12.4mm) on Bottom Layer And Track
Silk To Solder Mask Clearance Constraint: (0.039mm < 0.178mm) Between Pad Y1-4(31.35mm,12.4mm) on Bottom Layer And Track

Silk to Silk (Clearance=0.254mm) (All),(All)

Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "LED2" (46.625mm,16.8mm) on Top Overlay And Track
Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "P1" (-2.075mm,43.325mm) on Top Overlay And Track
Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "P1" (-2.075mm,43.325mm) on Top Overlay And Track
Silk To Silk Clearance Constraint: (0.05mm < 0.254mm) Between Text "PHOTODIODE" (-1.75mm,33.725mm) on Top Overlay And Track

Board Clearance Constraint (Gap=0mm) (All)

Board Outline Clearance(Outline Edge): (Collision < 0.406mm) Between Board Edge And Text "LCD

DISP 2" (76.5mm,35.75mm) on Top Overlay