




Project: <i>Carrier_Board_Template.PrjPcb</i>		
Title: *		
Project Author		University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9
Size: Letter	Revision:	
Date: 3/18/2019	Sheet* of *	Website: <a href="http://www.uwmidsun.com">www.uwmidsun.com</a>





## Electrical Rules Check Report

Class	Document	Message
Warning	hw_tutorial.SchDoc	Extra Pin R3-2 (Inferred) in Alternate 1 of part R
Warning	hw_tutorial.SchDoc	Extra Pin R3-2 in Normal of part R:
Warning	hw_tutorial.SchDoc	Extra Pin R3-3 (Inferred) in Alternate 1 of part R
Warning	hw_tutorial.SchDoc	Extra Pin R3-3 in Normal of part R:

## Design Rules Verification Report

Filename : \\Mac\Home\Documents\midsun\hardware\MSXII\_HW\_Tutorial\hw\_tutorial.Pct

Warnings 0

Rule Violations 115

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=0.152mm) (All),(All	0
Short-Circuit Constraint (Allowed=No) (All),(All	0
Un-Routed Net Constraint ( (All)	0
Modified Polygon (Allow modified: No), (Allow shelved: No	0
Width Constraint (Min=0.152mm) (Max=2.54mm) (Preferred=0.254mm) (Al	0
Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm	0
Minimum Annular Ring (Minimum=0.152mm) (Al	55
Hole Size Constraint (Min=0.3mm) (Max=6.3mm) (Al	0
Hole To Hole Clearance (Gap=0.254mm) (All),(Al	0
Minimum Solder Mask Sliver (Gap=0.3mm) (All),(Al	45
Silk To Solder Mask (Clearance=0.178mm) (IsPad),(Al	0
Silk to Silk (Clearance=0.254mm) (All),(All	2
Net Antennae (Tolerance=0mm) (Al	0
Board Clearance Constraint (Gap=0mm) (All	13
Height Constraint (Min=0mm) (Max=25.4mm) (Preferred=12.7mm) (Al	0
Total	115

**Minimum Annular Ring (Minimum=0.152mm) (All**

[illegible]

**Minimum Annular Ring (Minimum=0.152mm) (All)**

Minimum Annular Ring: (0.15mm < 0.152mm) Via (9.75mm,33.069mm) from Top Layer to Bottom Layer (Annu
Minimum Annular Ring: (0.15mm < 0.152mm) Via (9.775mm,7mm) from Top Layer to Bottom Layer (Annular Ring=0.15r
Minimum Annular Ring: (0.15mm < 0.152mm) Via (9.8mm,18.5mm) from Top Layer to Bottom Layer (Annular Ring=0.15r

**Minimum Solder Mask Sliver (Gap=0.3mm) (All),(All)**

Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C1-1(16.933mm,25.2mm) on Top Layer And F
Minimum Solder Mask Sliver Constraint: (0.089mm < 0.3mm) Between Pad C1-2(18.283mm,25.2mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C2-1(9.8mm,9.3mm) on Top Layer And F
Minimum Solder Mask Sliver Constraint: (0.022mm < 0.3mm) Between Pad C2-2(9.8mm,7.95mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C3-1(16.125mm,10.3mm) on Top Layer And F
Minimum Solder Mask Sliver Constraint: (0.105mm < 0.3mm) Between Pad C3-2(17.475mm,10.3mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.247mm < 0.3mm) Between Pad C4-1(1.2mm,21.075mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.248mm < 0.3mm) Between Pad C4-1(1.2mm,21.075mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.023mm < 0.3mm) Between Pad C4-2(1.2mm,19.325mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C5-1(10.95mm,17.2mm) on Top Layer And F
Minimum Solder Mask Sliver Constraint: (0.208mm < 0.3mm) Between Pad C5-1(10.95mm,17.2mm) on Top Layer And F
Minimum Solder Mask Sliver Constraint: (0.272mm < 0.3mm) Between Pad C5-1(10.95mm,17.2mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.176mm < 0.3mm) Between Pad C5-2(10.95mm,18.55mm) on Top Layer And F
Minimum Solder Mask Sliver Constraint: (0.147mm < 0.3mm) Between Pad C5-2(10.95mm,18.55mm) on Top Layer And F
Minimum Solder Mask Sliver Constraint: (0.172mm < 0.3mm) Between Pad C5-2(10.95mm,18.55mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C6-1(12.025mm,8.9mm) on Top Layer And F
Minimum Solder Mask Sliver Constraint: (0.172mm < 0.3mm) Between Pad C6-1(12.025mm,8.9mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C7-1(14.8mm,1.625mm) on Top Layer And F
Minimum Solder Mask Sliver Constraint: (0.022mm < 0.3mm) Between Pad C7-2(14.8mm,2.975mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.258mm < 0.3mm) Between Pad LED1-2(31.939mm,46.805mm) on Top Layer A
Minimum Solder Mask Sliver Constraint: (0.258mm < 0.3mm) Between Pad LED2-2(31.939mm,44.012mm) on Top Layer A
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad LED3-2(23.55mm,46.7mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.105mm < 0.3mm) Between Pad P1-(4mm,22.05mm) on Multi-Layer And P
Minimum Solder Mask Sliver Constraint: (0.105mm < 0.3mm) Between Pad P1-(4mm,7.95mm) on Multi-Layer And P
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad P1-1(7.3mm,21mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.248mm < 0.3mm) Between Pad P1-2(7.3mm,20.5mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.022mm < 0.3mm) Between Pad P1-26(3.7mm,9mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.187mm < 0.3mm) Between Pad P1-27(3.7mm,9.5mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.09mm < 0.3mm) Between Pad P1-39(3.7mm,15.5mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.09mm < 0.3mm) Between Pad P1-41(3.7mm,16.5mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.156mm < 0.3mm) Between Pad P1-44(3.7mm,18mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.053mm < 0.3mm) Between Pad P1-45(3.7mm,18.5mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.265mm < 0.3mm) Between Pad P1-46(3.7mm,19mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.092mm < 0.3mm) Between Pad P2-2(13.3mm,47.495mm) on Multi-Layer And
Minimum Solder Mask Sliver Constraint: (0.147mm < 0.3mm) Between Pad R10-2(11.325mm,25.7mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad R12-1(13.775mm,21.075mm) on Top Layer A
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad R13-1(13.575mm,13.5mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.239mm < 0.3mm) Between Pad R3-3(37.1mm,46.8mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.172mm < 0.3mm) Between Pad R6-1(16.933mm,20.2mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad S2-1(40.1mm,10.1mm) on Multi-Layer And
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad U1-1(14.4mm,18.15mm) on Top Layer And F
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad U1-2(14.4mm,18.8mm) on Top Layer And F
Minimum Solder Mask Sliver Constraint: (0.126mm < 0.3mm) Between Pad U1-2(14.4mm,18.8mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad U2-1(14.2mm,10.55mm) on Top Layer And F
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad U2-2(14.2mm,11.2mm) on Top Layer And F

**Silk to Silk (Clearance=0.254mm) (All),(All)**

Silk To Silk Clearance Constraint: (0.137mm &lt; 0.254mm) Between Text "C4" (0.302mm,22.496mm) on Top Overlay And Tr

Silk To Silk Clearance Constraint: (0.132mm &lt; 0.254mm) Between Text "LED2" (31.189mm,44.7mm) on Top Overlay /

**Board Clearance Constraint (Gap=0mm) (All)**

Board Outline Clearance(Outline Edge): (0.227mm &lt; 0.406mm) Between Board Edge And Text "C4" (0.302mm,22.496mm)

Board Outline Clearance(Outline Edge): (0.125mm &lt; 0.406mm) Between Board Edge And Text "P2" (18.2mm,49.4mm)

Board Outline Clearance(Outline Edge): (0.356mm &lt; 0.406mm) Between Board Edge And Tra

Board Outline Clearance(Outline Edge): (0.356mm &lt; 0.406mm) Between Board Edge And Tra

Board Outline Clearance(Outline Edge): (0.356mm &lt; 0.406mm) Between Board Edge And Tra

Board Outline Clearance(Outline Edge): (Collision &lt; 0.406mm) Between Board Edge And Track (0mm,0mm)(0mm,30mm)

Board Outline Clearance(Outline Edge): (Collision &lt; 0.406mm) Between Board Edge And Track (0mm,0mm)(35mm,0mm)

Board Outline Clearance(Outline Edge): (Collision &lt; 0.406mm) Between Board Edge And Track (0mm,30mm)(35mm,30m

Board Outline Clearance(Outline Edge): (Collision &lt; 0.406mm) Between Board Edge And Tra

Board Outline Clearance(Outline Edge): (Collision &lt; 0.406mm) Between Board Edge And Tra

Board Outline Clearance(Outline Edge): (Collision &lt; 0.406mm) Between Board Edge And Track (35mm,0mm)(35mm,30m

Board Outline Clearance(Outline Edge): (Collision &lt; 0.406mm) Between Board Edge And Tra

Board Outline Clearance(Outline Edge): (Collision &lt; 0.406mm) Between Board Edge And Tra