





Project: <i>MSXII_MotorControllerInterface.PrjPcb</i>		
Title: Controller Board Interface		
Project Author: Peiliang Guo		University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9
Size: Letter	Revision: 1.6	
Date: 2018-05-21	Sheet 1 of 3	
		Website: www.uwmidsun.com

Precharge Control




Relay Connectors




Project: <i>MSXII_MotorControllerInterface.PrjPcb</i>		<div><div>MIDNIGHT</div><div></div><div>SUN</div></div>
Title: PreCharge Interface		
Project Author: Peiliang Guo		University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9
Size: Letter	Revision: 1.6	
Date: 2018-05-21	Sheet2 of 3	
		Website: www.uwmidsun.com


CAN






Power Test Points




Connectors





MCU + Peripherals




Project: MSXII_MotorControllerInterface.PrpCpb		
Title: Slave Controller		
Project Lead: Peiliang Guo		University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9 Website: www.uwmidson.com
Size: Letter	Revision: 1.6	
Date: 2018-05-21	Sheet 3 of 3	

MSX11 MOTOR CONTROLLER INTERFACE
REV 1.6







Electrical Rules Check Report

Class	Document	Message
Warning	Slave_Controller.SchDoc	Net BOOT0 has no driving source (Pin R10-2,Pin U2-44)

Design Rules Verification Report

Filename : C:\Users\Taiping\Documents\MidnightSun\hardware\MSXII_MotorControllerInterf

Warnings 0

Rule Violations 92

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=0.254mm) (All),(All)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ((All))	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=0.152mm) (Max=2.54mm) (Preferred=0.254mm) (All)	0
Width Constraint (Min=0.381mm) (Max=0.381mm) (Preferred=0.381mm) (InNet('12V'))	0
Power Plane Connect Rule(Relief Connect)(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm)	0
Minimum Annular Ring (Minimum=0.15mm) (All)	0
Hole Size Constraint (Min=0.3mm) (Max=6.3mm) (All)	0
Hole To Hole Clearance (Gap=0.254mm) (All),(All)	0
Minimum Solder Mask Sliver (Gap=0.3mm) (All),(All)	46
Silk To Solder Mask (Clearance=0.178mm) (IsPad),(All)	36
Silk to Silk (Clearance=0.254mm) (OnLayer('Bottom Overlay')),(OnLayer('Bottom Overlay'))	0
Silk to Silk (Clearance=0.254mm) (OnLayer('Top Overlay')),(OnLayer('Top Overlay'))	5
Net Antennae (Tolerance=0mm) (All)	0
Board Clearance Constraint (Gap=0mm) (All)	5
Height Constraint (Min=0mm) (Max=25.4mm) (Preferred=12.7mm) (All)	0
Total	92

Minimum Solder Mask Sliver (Gap=0.3mm) (All),(All)
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C10-1(22.375mm,7.2mm) on Top Layer And Pad C10-2(21.025mm,7.2mm) on
Minimum Solder Mask Sliver Constraint: (0.222mm < 0.3mm) Between Pad C10-1(22.375mm,7.2mm) on Top Layer And Via (22.375mm,6mm) from Top
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C1-1(20.809mm,28.875mm) on Top Layer And Pad
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C11-1(4.579mm,31.1mm) on Top Layer And Pad C11-2(5.929mm,31.1mm) on
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C2-1(19.004mm,28.875mm) on Top Layer And Pad
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C3-1(24.104mm,6.471mm) on Top Layer And Pad C3-2(24.104mm,7.821mm)
Minimum Solder Mask Sliver Constraint: (0.293mm < 0.3mm) Between Pad C3-1(24.104mm,6.471mm) on Top Layer And Via (25.375mm,6.471mm) from
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C4-1(23.9mm,22.229mm) on Top Layer And Pad C4-2(23.9mm,20.879mm) on
Minimum Solder Mask Sliver Constraint: (0.259mm < 0.3mm) Between Pad C4-1(23.9mm,22.229mm) on Top Layer And Via (23.9mm,23.416mm) from Top
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C5-1(13.525mm,20.954mm) on Top Layer And Pad
Minimum Solder Mask Sliver Constraint: (0.268mm < 0.3mm) Between Pad C5-1(13.525mm,20.954mm) on Top Layer And Via (13.525mm,22.2mm) from
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C6-1(12.925mm,10.4mm) on Bottom Layer And Pad C6-2(14.275mm,10.4mm)
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C9-1(16.125mm,7.2mm) on Top Layer And Pad C9-2(17.475mm,7.2mm) on
Minimum Solder Mask Sliver Constraint: (0.105mm < 0.3mm) Between Pad P1-(29.5mm,22.8mm) on Top Layer And Pad P1-(31mm,22.05mm) on
Minimum Solder Mask Sliver Constraint: (0.105mm < 0.3mm) Between Pad P1-(29.5mm,7.2mm) on Top Layer And Pad P1-(31mm,7.95mm) on Multi-Layer
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.3mm) Between Pad Q1-1(34.675mm,15.15mm) on Top Layer And Pad Q1-2(34.675mm,14.5mm) on
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.3mm) Between Pad Q1-2(34.675mm,14.5mm) on Top Layer And Pad Q1-3(34.675mm,13.85mm) on
Minimum Solder Mask Sliver Constraint: (0.275mm < 0.3mm) Between Pad Q1-2(34.675mm,14.5mm) on Top Layer And Pad Q1-8(35.6mm,13.76mm) on
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.3mm) Between Pad Q1-3(34.675mm,13.85mm) on Top Layer And Pad Q1-7(35.6mm,14.8mm) on
Minimum Solder Mask Sliver Constraint: (0.202mm < 0.3mm) Between Pad Q1-3(34.675mm,13.85mm) on Top Layer And Pad Q1-8(35.6mm,13.76mm) on
Minimum Solder Mask Sliver Constraint: (0.178mm < 0.3mm) Between Pad Q1-3(34.675mm,13.85mm) on Top Layer And Via (34.261mm,13mm) from Top
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.3mm) Between Pad Q1-4(36.525mm,13.85mm) on Top Layer And Pad Q1-5(36.525mm,14.5mm) on
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.3mm) Between Pad Q1-4(36.525mm,13.85mm) on Top Layer And Pad Q1-7(35.6mm,14.8mm) on
Minimum Solder Mask Sliver Constraint: (0.202mm < 0.3mm) Between Pad Q1-4(36.525mm,13.85mm) on Top Layer And Pad Q1-8(35.6mm,13.76mm) on
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.3mm) Between Pad Q1-5(36.525mm,14.5mm) on Top Layer And Pad Q1-6(36.525mm,15.15mm) on
Minimum Solder Mask Sliver Constraint: (0.275mm < 0.3mm) Between Pad Q1-5(36.525mm,14.5mm) on Top Layer And Pad Q1-8(35.6mm,13.76mm) on
Minimum Solder Mask Sliver Constraint: (0.187mm < 0.3mm) Between Pad Q1-7(35.6mm,14.8mm) on Top Layer And Pad Q1-8(35.6mm,13.76mm) on Top
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.3mm) Between Pad Q2-1(35.439mm,33.05mm) on Top Layer And Pad Q2-2(35.439mm,32.4mm) on
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.3mm) Between Pad Q2-2(35.439mm,32.4mm) on Top Layer And Pad Q2-3(35.439mm,31.75mm) on
Minimum Solder Mask Sliver Constraint: (0.275mm < 0.3mm) Between Pad Q2-2(35.439mm,32.4mm) on Top Layer And Pad Q2-8(36.364mm,31.66mm) on
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.3mm) Between Pad Q2-3(35.439mm,31.75mm) on Top Layer And Pad Q2-7(36.364mm,32.7mm) on
Minimum Solder Mask Sliver Constraint: (0.202mm < 0.3mm) Between Pad Q2-3(35.439mm,31.75mm) on Top Layer And Pad Q2-8(36.364mm,31.66mm)
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.3mm) Between Pad Q2-4(37.289mm,31.75mm) on Top Layer And Pad Q2-5(37.289mm,32.4mm) on
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.3mm) Between Pad Q2-4(37.289mm,31.75mm) on Top Layer And Pad Q2-7(36.364mm,32.7mm) on
Minimum Solder Mask Sliver Constraint: (0.202mm < 0.3mm) Between Pad Q2-4(37.289mm,31.75mm) on Top Layer And Pad Q2-8(36.364mm,31.66mm)
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.3mm) Between Pad Q2-5(37.289mm,32.4mm) on Top Layer And Pad Q2-6(37.289mm,33.05mm) on
Minimum Solder Mask Sliver Constraint: (0.275mm < 0.3mm) Between Pad Q2-5(37.289mm,32.4mm) on Top Layer And Pad Q2-8(36.364mm,31.66mm) on
Minimum Solder Mask Sliver Constraint: (0.187mm < 0.3mm) Between Pad Q2-7(36.364mm,32.7mm) on Top Layer And Pad Q2-8(36.364mm,31.66mm) on
Minimum Solder Mask Sliver Constraint: (0.297mm < 0.3mm) Between Pad Y1-1(19.2mm,4.021mm) on Top Layer And Pad Y1-2(20.9mm,4.021mm) on
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad Y1-1(19.2mm,4.021mm) on Top Layer And Pad Y1-4(19.2mm,5.321mm) on
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad Y1-2(20.9mm,4.021mm) on Top Layer And Pad Y1-3(20.9mm,5.321mm) on
Minimum Solder Mask Sliver Constraint: (0.118mm < 0.3mm) Between Pad Y1-2(20.9mm,4.021mm) on Top Layer And Via (20.916mm,2.9mm) from Top
Minimum Solder Mask Sliver Constraint: (0.297mm < 0.3mm) Between Pad Y1-3(20.9mm,5.321mm) on Top Layer And Pad Y1-4(19.2mm,5.321mm) on
Minimum Solder Mask Sliver Constraint: (0.222mm < 0.3mm) Between Pad Y1-4(19.2mm,5.321mm) on Top Layer And Via (19.2mm,6.546mm) from Top
Minimum Solder Mask Sliver Constraint: (0.234mm < 0.3mm) Between Via (33.6mm,13.8mm) from Top Layer to Bottom Layer And Via (34.261mm,13mm)
Minimum Solder Mask Sliver Constraint: (0.122mm < 0.3mm) Between Via (36.364mm,30.666mm) from Top Layer to Bottom Layer And Via

Silk To Solder Mask (Clearance=0.178mm) (IsPad),(All)
Silk To Solder Mask Clearance Constraint: (0.155mm < 0.178mm) Between Pad P4-7(12.17mm,34mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.17mm < 0.178mm) Between Pad P4-7(12.17mm,47.2mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.155mm < 0.178mm) Between Pad P5-7(25mm,34mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.17mm < 0.178mm) Between Pad P5-7(25mm,47.2mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.05mm < 0.178mm) Between Pad Q1-1(34.675mm,15.15mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.112mm < 0.178mm) Between Pad Q1-2(34.675mm,14.5mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.112mm < 0.178mm) Between Pad Q1-2(34.675mm,14.5mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.05mm < 0.178mm) Between Pad Q1-3(34.675mm,13.85mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.05mm < 0.178mm) Between Pad Q1-4(36.525mm,13.85mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.112mm < 0.178mm) Between Pad Q1-5(36.525mm,14.5mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.112mm < 0.178mm) Between Pad Q1-5(36.525mm,14.5mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.05mm < 0.178mm) Between Pad Q1-6(36.525mm,15.15mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.05mm < 0.178mm) Between Pad Q2-1(35.439mm,33.05mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.112mm < 0.178mm) Between Pad Q2-2(35.439mm,32.4mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.112mm < 0.178mm) Between Pad Q2-2(35.439mm,32.4mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.05mm < 0.178mm) Between Pad Q2-3(35.439mm,31.75mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.05mm < 0.178mm) Between Pad Q2-4(37.289mm,31.75mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.112mm < 0.178mm) Between Pad Q2-5(37.289mm,32.4mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.112mm < 0.178mm) Between Pad Q2-5(37.289mm,32.4mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.05mm < 0.178mm) Between Pad Q2-6(37.289mm,33.05mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad U1-1(15.225mm,26.175mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.177mm < 0.178mm) Between Pad U1-2(15.875mm,26.175mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.177mm < 0.178mm) Between Pad U1-3(16.525mm,26.175mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.177mm < 0.178mm) Between Pad U1-4(17.175mm,26.175mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad U1-5(17.175mm,28.825mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad U1-6(16.525mm,28.825mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad U1-7(15.875mm,28.825mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.175mm < 0.178mm) Between Pad U1-8(15.225mm,28.825mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.15mm < 0.178mm) Between Pad Y1-1(19.2mm,4.021mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.15mm < 0.178mm) Between Pad Y1-1(19.2mm,4.021mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.15mm < 0.178mm) Between Pad Y1-2(20.9mm,4.021mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.15mm < 0.178mm) Between Pad Y1-2(20.9mm,4.021mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.15mm < 0.178mm) Between Pad Y1-3(20.9mm,5.321mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.15mm < 0.178mm) Between Pad Y1-3(20.9mm,5.321mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.15mm < 0.178mm) Between Pad Y1-4(19.2mm,5.321mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.15mm < 0.178mm) Between Pad Y1-4(19.2mm,5.321mm) on Top Layer And Track

Silk to Silk (Clearance=0.254mm) (OnLayer("Top Overlay")),(OnLayer("Top Overlay"))
Silk To Silk Clearance Constraint: (0.151mm < 0.254mm) Between Text "P2" (36.384mm,0.8mm) on Top Overlay And Track
Silk To Silk Clearance Constraint: (0.151mm < 0.254mm) Between Text "P2" (36.384mm,0.8mm) on Top Overlay And Track
Silk To Silk Clearance Constraint: (0.168mm < 0.254mm) Between Text "P6" (44.4mm,44.9mm) on Top Overlay And Track
Silk To Silk Clearance Constraint: (0.168mm < 0.254mm) Between Text "P6" (44.4mm,44.9mm) on Top Overlay And Track
Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "Y1" (16.9mm,5.2mm) on Top Overlay And Track

Board Clearance Constraint (Gap=0mm) (All)
Board Outline Clearance(Outline Edge): (0.181mm < 0.406mm) Between Board Edge And Text "MSXII MOTOR CONTROLLER INTERFACE"

REV 1.6" (14.1mm,47.4mm) on Top Overlay

Board Clearance Constraint (Gap=0mm) (All)
Board Outline Clearance(Outline Edge): (Collision < 0.406mm) Between Board Edge And Track (0mm,0mm)(0mm,30mm) on Top Overlay
Board Outline Clearance(Outline Edge): (Collision < 0.406mm) Between Board Edge And Track (0mm,0mm)(35mm,0mm) on Top Overlay
Board Outline Clearance(Outline Edge): (Collision < 0.406mm) Between Board Edge And Track (0mm,30mm)(35mm,30mm) on Top Overlay
Board Outline Clearance(Outline Edge): (Collision < 0.406mm) Between Board Edge And Track (35mm,0mm)(35mm,13.1mm) on Top Overlay