


Project: <i>MSXII_DriverControlsCarrierBoard.PrjPcb</i>		
Title: Controller Board Interface		
Project Author: Mena Labib		University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9 Website: www.uwmidsun.com
Size: Letter	Revision: 2.1	
Date: 2018-05-21	Sheet 1 of 2	

MSXII DRIVER
CONTROLS CARRIER
REV 2.1

P3

DAISY CHAIN

TP3 SCL
TP4 SDA
ACTIVE
PULL-UP

U1

C1

3V3


POWER
R1
LED1


GND


P2 +12V

P1

POWER







Electrical Rules Check Report

Class	Document	Message
		Successful Compile for MSXII_DriverControlsCarrierBoard.PrjPcb

Design Rules Verification Report

Filename : C:\Users\Taiping\Documents\MidnightSun\hardware\MSXII_DriverControlsCarrier

Warnings 0

Rule Violations 11

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=0.152mm) (All),(All)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ((All))	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=0.203mm) (Max=2.54mm) (Preferred=0.203mm) (All)	0
Power Plane Connect Rule(Relief Connect)(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm)	0
Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)	7
Hole To Hole Clearance (Gap=0.254mm) (All),(All)	0
Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)	4
Silk To Solder Mask (Clearance=0.254mm) (Disabled)(IsPad),(All)	0
Silk to Silk (Clearance=0.254mm) (Disabled)(All),(All)	0
Net Antennae (Tolerance=0mm) (All)	0
Height Constraint (Min=0mm) (Max=25.4mm) (Preferred=12.7mm) (All)	0
Total	11

Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)	
Hole Size Constraint: (2.7mm > 2.54mm) Pad Free-(17.5mm,2.5mm) on Multi-Layer Actual Hole Size = 2.7mm	
Hole Size Constraint: (2.7mm > 2.54mm) Pad Free-(17.5mm,27.5mm) on Multi-Layer Actual Hole Size = 2.7mm	
Hole Size Constraint: (2.7mm > 2.54mm) Pad Free-(2.5mm,2.5mm) on Multi-Layer Actual Hole Size = 2.7mm	
Hole Size Constraint: (2.7mm > 2.54mm) Pad Free-(2.5mm,47.5mm) on Multi-Layer Actual Hole Size = 2.7mm	
Hole Size Constraint: (2.7mm > 2.54mm) Pad Free-(47.5mm,2.5mm) on Multi-Layer Actual Hole Size = 2.7mm	
Hole Size Constraint: (2.7mm > 2.54mm) Pad Free-(47.5mm,27.5mm) on Multi-Layer Actual Hole Size = 2.7mm	
Hole Size Constraint: (2.7mm > 2.54mm) Pad Free-(47.5mm,47.5mm) on Multi-Layer Actual Hole Size = 2.7mm	

Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)	
Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad ACTIVE PULL UP-1(28.475mm,32.75mm) on Top Layer And Pad ACTIVE	
Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad ACTIVE PULL UP-2(28.475mm,33.7mm) on Top Layer And Pad ACTIVE	
Minimum Solder Mask Sliver Constraint: (0.105mm < 0.254mm) Between Pad P1-(19mm,22.05mm) on Multi-Layer And Pad P1-(20.5mm,22.8mm) on Top	
Minimum Solder Mask Sliver Constraint: (0.105mm < 0.254mm) Between Pad P1-(19mm,7.95mm) on Multi-Layer And Pad P1-(20.5mm,7.2mm) on Top	