




Controller Board




Project: <i>BMS_Carrier_Board.PrjPcb</i>		<div><div>MIDNIGHT</div><div></div><div>SUN</div></div>
Title: Controller Board Interface		
Project Lead: Aashmika Mali & Liam Hawkins		University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9
Size: Letter	Revision: 4.0	
Date: 2019-04-06	Sheet1 of 4	
		Website: www.uwmidsun.com

Table 4. SPI Modes


MODE	POL	PHA	DESCRIPTION
0	0	0	SCK Idles Low, Latches on Rising (1st) Edge
1	0	1	SCK Idles Low, Latches on Falling (2nd) Edge
2	1	0	SCK Idles High, Latches on Falling (1st) Edge
3	1	1	SCK Idles High, Latches on Rising (2nd) Edge

SCK idles high, latches on 2nd rising edge

Pulse Drive Current $I_{IP} = 20 \cdot I_{BIAS} = 20\text{mA}$

Transmitted Differential Signal Amplitude $V_A = I_{IP} \cdot 120/2 = 1.2\text{V}$

Bias Current I_{BIAS} can be adjusted from 0.1mA to 1mA
Currently set to 1mA



Project: **BMS_Carrier_Board.PrjPcb**

Title: **BMS Interface**

Project Lead: **Aashmika Mali & Liam Hawkins**

Size: **Letter**

Date: **2019-04-06**



Revision: **4.0**


Sheet3 of 4




University of Waterloo
200 University Ave W
Waterloo, ON, Canada
N2L 3E9

Website: www.uwmidsun.com




Project: BMS_Carrier_Board.PrjPcb		
Title: BMS Fan and Relay Control		
Project Lead: Aashmika Mali & Liam Hawkins		University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9
Size: Letter	Revision: 4.0	
Date: 2019-04-06	Sheet4 of 4	
		Website: www.uwmidsun.com


12V Power






BMS Current Sense




AFE isoSPI



Fan & Relays



Kill Switch



Manually short with a harness for slave

Project: **BMS_Carrier_Board.PrjPcb**

Title: **BMS Fan and Relay Control**

Project Lead: Aashmika Mali & Liam Hawkins

Size: Letter

Revision: 4.0





Date: 2019-04-06


Sheet4 of 4


MIDNIGHT SUN

University of Waterloo
200 University Ave W
Waterloo, ON, Canada
N2L 3E9


Website: www.uwmidsun.com




PROJECT		BMS_Carrier_Board.PrjPcb		<div><div>MIDNIGHT</div><div></div><div>S</div></div>
DOCUMENT		BMS Fan and Relay Control		
PART NUMBER	MS-ELE0003	VARIANT	BMS Carrier - Master Battery Box	
DRAWN BY	Aashmika Mali & Liam Hawkins	REVISION	4.0	Engineering 5 - 1002 University of Waterloo (519) 888-4567 x32978 hardware@uwmidssun.com
LAST MODIFIED	2019-04-06	SHEET	4 OF 4	





Test Point




Project: BMS_Carrier_Board.PrjPcb		<div><div>MIDNIGHT</div><div></div><div>SUN</div></div>
Title: Current Sense isoSPI Interface		
Project Lead: Aashmika Mali & Liam Hawkins		University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9
Size: Letter	Revision: 4.0	
Date: 2019-04-06	Sheet* of *	
		Website: www.uwmidsun.com

Firmware Detection State of Contactor



Project: BMS_Carrier_Board.PrjPcb		<div><div>MIDNIGHT</div><div>SUN</div></div>
Title: Firmware Detection State of Contactor		
Project Author: Aashmika Mali & Liam Hawkins		University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9
Size: Letter	Revision: 4.0	
Date: 2019-04-06	Sheet* of *	Website:



MSXII BMS CARRIER BOARD
REV 4

MIDNIGHT SUN XII

AFE isoSPI

BMS
CURRENT SENSE

POWER LED
LED2

LED1
ON: MASTER BAT BOX
OFF: SLAVE BAT BOX

C4 XFMR1

R33 LED6

R32 LED5

R35

R34

R37

R36

C10

FAN 3 & 4 P6

FAN 1 & 2 P3

+12V

POWER

C8

HV GND RELAY

HV POS RELAY

Q5

K1

C5

Q2

Q1

Q6

Q3

R28

R30

R20

R40

R26

R18

R45

R31

R21

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14

C6

C12

C11

C1

R28

R30

R20

R41

R27

R29

C18

C14


C6


C12

C11

C1

R28





Electrical Rules Check Report

Class	Document	Message
Warning	BMS Carrier - Firmware Contactor Control.SchDoc	Global Power-Object 3V3 at 2600mil,5100milhas been reduced to local level bypresence of port at 2800mil,4500mil
Warning	Controller_Board_Interface.SchDoc	Net 3V3 has no driving source (Pin C1-1,Pin C3-1,Pin C15-1,Pin C16-1,Pin P1-40,Pin P1-41,Pin P1-42,Pin P1-43,Pin P1-44,Pin P1-45,Pin P2-3,Pin P5-3,Pin R1-1,Pin R5-1,Pin R9-1,Pin R11-1,Pin R12-1,Pin R18-2,Pin U1-5,Pin U1-6,Pin U1-7,Pin U1-8,Pin U1-11,Pin U1-16,Pin U2-5,Pin U2-8,Pin U2-11,Pin U2-16)
Error	BMS Carrier - Connectors.SchDoc	Net 12V_CONTACTOR_COIL_SW contains multiple Input Ports (Port 12V_CONTACTOR_COIL_SW,Port 12V_CONTACTOR_COIL_SW)
Error	BMS Carrier - Battery Relay Controls.SchDoc	Net 12V_CONTACTOR_COIL_SW contains multiple Input Ports (Port 12V_CONTACTOR_COIL_SW,Port 12V_CONTACTOR_COIL_SW,Port HV_GND_RELAY_12V_SW,Port HV_PWR_RELAY_12V_SW)
Error	BMS Carrier - Battery Relay Controls.SchDoc	Net 12V_CONTACTOR_COIL_SW contains multiple Input Ports (Port HV_GND_RELAY_12V_SW,Port HV_PWR_RELAY_12V_SW)
Error	BMS Carrier - Battery Relay Controls.SchDoc	Net NetD1_1 contains multiple Input Ports (Port HV_PWR_RELAY_GND,Port HV_PWR_RELAY_GND)
Error	BMS Carrier - Battery Relay Controls.SchDoc	Net NetD3_1 contains multiple Input Ports (Port HV_GND_RELAY_GND,Port HV_GND_RELAY_GND)
Error	BMS Carrier - Fan Controls.SchDoc	Net NetLED5_2 contains multiple Input Ports (Port FAN_1_GND,Port FAN_1_GND)
Error	BMS Carrier - Fan Controls.SchDoc	Net NetLED6_2 contains multiple Input Ports (Port FAN_2_GND,Port FAN_2_GND)
Error	BMS Carrier - Fan Controls.SchDoc	Net PA9_FAN_2_PWM contains multiple Input Ports (Port PA9_FAN_2_PWM,Port PA9_FAN_2_PWM)
Error	BMS Carrier - Fan Controls.SchDoc	Net PA10_FAN_1_PWM contains multiple Input Ports (Port PA10_FAN_1_PWM,Port PA10_FAN_1_PWM)
Warning	Controller_Board_Interface.SchDoc	Net PB0_MOSFET_SOFT_START_INPUT has no driving source (Pin P1-17)
Error	BMS Carrier - AFE Interface.SchDoc	Net PB0_MOSFET_SOFT_START_INPUT has onlyone pin (Pin P1-17)
Warning	BMS Carrier - Battery Relay Controls.SchDoc	Unconnected line (4850mil,2100mil) T o (4950mil,2100mil)

Design Rules Verification Report

Filename : C:\Users\Aashmika Mali\Documents\First Year\Midnight Sun\hardware\MSXII_BN

Warnings 0
Rule Violations 99

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=0.152mm) (All),(All)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ((All))	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=0.203mm) (Max=2.54mm) (Preferred=0.203mm) (All)	0
Power Plane Connect Rule(Direct Connect)(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm)	0
Hole Size Constraint (Min=0.025mm) (Max=5.08mm) (All)	0
Hole To Hole Clearance (Gap=0.254mm) (All),(All)	0
Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)	99
Silk To Solder Mask (Clearance=0.254mm) (Disabled)(IsPad),(All)	0
Silk to Silk (Clearance=0.254mm) (Disabled)(All),(All)	0
Net Antennae (Tolerance=0mm) (All)	0
Height Constraint (Min=0mm) (Max=25.4mm) (Preferred=12.7mm) (All)	0
Total	99

Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)	
Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Pad C13-1(9.324mm,7.675mm) on Top Layer And Pad C13-2(9.324mm,7.675mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.105mm < 0.254mm) Between Pad P1-(4mm,22.05mm) on Multi-Layer And Pad P1-(5.5mm,22.8mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.105mm < 0.254mm) Between Pad P1-(4mm,7.95mm) on Multi-Layer And Pad P1-(5.5mm,7.2mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q1-1(48.025mm,57.8mm) on Top Layer And Pad Q1-2(48.025mm,57.15mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q1-2(48.025mm,57.15mm) on Top Layer And Pad Q1-3(48.025mm,56.5mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q1-3(48.025mm,56.5mm) on Top Layer And Pad Q1-4(48.875mm,56.5mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q1-4(48.875mm,56.5mm) on Top Layer And Pad Q1-5(48.875mm,57.15mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q1-5(48.875mm,57.15mm) on Top Layer And Pad Q1-6(48.875mm,57.8mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q1-6(48.875mm,57.8mm) on Top Layer And Pad Q1-7(48.95mm,57.45mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q1-7(48.95mm,57.45mm) on Top Layer And Pad Q2-1(59.075mm,57.884mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q2-1(59.075mm,57.884mm) on Top Layer And Pad Q2-2(59.075mm,57.234mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q2-2(59.075mm,57.234mm) on Top Layer And Pad Q2-3(59.075mm,56.584mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q2-3(59.075mm,56.584mm) on Top Layer And Pad Q2-4(60.925mm,56.584mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q2-4(60.925mm,56.584mm) on Top Layer And Pad Q2-5(60.925mm,57.234mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q2-5(60.925mm,57.234mm) on Top Layer And Pad Q2-6(60mm,57.534mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Q2-6(60mm,57.534mm) on Top Layer And Pad Q2-7(60mm,56.494mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q2-7(60mm,56.494mm) on Top Layer And Pad Q3-1(10.4mm,30.525mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q3-1(10.4mm,30.525mm) on Top Layer And Pad Q3-2(11.05mm,30.525mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q3-2(11.05mm,30.525mm) on Top Layer And Pad Q3-3(11.7mm,30.525mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q3-3(11.7mm,30.525mm) on Top Layer And Pad Q3-4(11.7mm,32.375mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q3-4(11.7mm,32.375mm) on Top Layer And Pad Q3-5(11.05mm,32.375mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q3-5(11.05mm,32.375mm) on Top Layer And Pad Q3-6(10.75mm,31.45mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Q3-6(10.75mm,31.45mm) on Top Layer And Pad Q4-1(26.975mm,30.695mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q4-1(26.975mm,30.695mm) on Top Layer And Pad Q4-2(27.625mm,30.695mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q4-2(27.625mm,30.695mm) on Top Layer And Pad Q4-3(28.275mm,30.695mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q4-3(28.275mm,30.695mm) on Top Layer And Pad Q4-4(28.275mm,32.545mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q4-4(28.275mm,32.545mm) on Top Layer And Pad Q4-5(27.625mm,32.545mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad Q4-5(27.625mm,32.545mm) on Top Layer And Pad Q4-6(27.325mm,31.62mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Q4-6(27.325mm,31.62mm) on Top Layer And Pad Q5-1(41.115mm,66.966mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Q5-1(41.115mm,66.966mm) on Top Layer And Pad Q5-2(41.115mm,67.916mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Q5-2(41.115mm,67.916mm) on Top Layer And Pad Q5-3(38.385mm,68.866mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Q5-3(38.385mm,68.866mm) on Top Layer And Pad Q5-4(38.385mm,67.916mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad U1-1(30.325mm,11mm) on Top Layer And Pad U1-2(30.325mm,10.5mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-2(30.325mm,10.5mm) on Top Layer And Pad U1-3(33.175mm,10mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-3(33.175mm,10mm) on Top Layer And Pad U1-4(33.175mm,9.5mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-4(33.175mm,9.5mm) on Top Layer And Pad U1-5(32.5mm,11.675mm) on Top Layer	
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1-5(32.5mm,11.675mm) on Top Layer And Pad U1-6(32mm,11.675mm) on Top Layer	

