DIGITAL DESIGN AND COMPUTER ARCHITECTURE (252-0028-00L), SPRING 2023 OPTIONAL HW 2: SEQUENTIAL LOGIC AND VERILOG

Instructor: Prof. Onur Mutlu

TAs: Juan Gomez Luna, Mohammad Sadrosadati, Mohammed Alser, Ataberk Olgun, Giray Yaglikci, Can Firtina, Geraldo De Oliveira Junior, Rahul Bera, Konstantinos Kanellopoulos, Nika Mansouri Ghiasi, Nisa Bostancı, Rakesh Nadig, Joel Lindegger, İsmail Emir Yüksel, Haocong Luo, Yahya Can Tuğrul, Julien Eudine

Released: Wednesday, March 15, 2023

1 Verilog (I)

Please answer the following three questions about Verilog.

(a) Does the following code result in a D Flip-Flop with a synchronous active-low reset? Please explain your answer.

```
module mem (input clk, input reset, input [1:0] d, output reg [1:0] q);
always @ (posedge clk or negedge reset)
begin
if (!reset) q <= 0;
else q <= d;
end
endmodule</pre>
```

(b) Does the following code result in a sequential circuit or a combinational circuit? Please explain your answer.

```
module Mask (input [1:0] data_in, input mask, output reg [1:0] data_out);
always @ (*)
begin
data_out[1] = data_in[1];
if (mask)
data_out[0] = 0;
end
endmodule
```

(c) Is the following code syntactically correct? If not, please explain the mistake(s) and how to fix it/them.

```
module fulladd(input a, b, c, output reg s, c_out);
2
          assign s = a^b;
          assign c_out = (a & b) | (b & c) & (c & a);
3
       endmodule
4
       module top (input wire [5:0] instr, input wire op, output z);
6
         reg[1:0] r1, r2;
         wire [3:0] w1, w2;
10
         fulladd FA1 (.a(instr[0]), .b(instr[1]), .c(instr[2]),
11
                                       .c_out(r1[1]), .z(r1[0]));
12
         fulladd FA2 (.a(instr[3]), .b(instr[4]), .c(instr[5]),
13
                                       .z(r2[0]), .c_out(r2[1]));
14
15
         assign z = r1 \mid op;
16
         assign w1 = r1 + 1;
17
         assign w2 = r2 \ll 1;
18
         assign op = r1 ^r2;
19
20
       endmodule
21
```

2 Verilog (II)

Please answer the following four questions about Verilog.


(a) Does the following code result in a D Flip-Flop with asynchronous reset? Please explain why.

```
module dff (input clk, input reset, input [3:0] d, output reg [3:0] q);
always @ (posedge clk)
begin
if (reset == 0) q <= 0;
else q <= d;
end
endmodule</pre>
```

(b) Does the following code result in a sequential circuit or a combinational circuit? Explain why.

(c) Is the following code syntactically correct? If not, please explain the mistake(s) and how to fix it/them.

```
module Inn3r ( input [3:0] d, input op, output s);
2
     assign s = op ? (d[1:0] - d[3:2]) :
                            (d[3:2] + d[1:0]);
   endmodule
4
   module top ( input wire [6:0] instr, input wire op, output reg z);
     reg[1:0] r1, r2, r3;
8
     wire [3:0] w1, w2;
10
     Inn3r i0 (.instr(instr[1:0]), .op(instr[6]), .z(r1) );
11
     Inn3r i1 (.instr(instr[3:2]), .op(instr[0]), .z(r2) );
12
13
     assign z = r1 \mid r2;
14
     assign w1 = r1 + 1;
15
     assign w2 = r2 \ll 1;
16
17
     top t (.instr(\{w1, w2, w1==w2\}), .op(z), .z(r3));
18
19
     assign op = r1 ^r2 ^r3;
21
   endmodule
```



(d) Does the following code correctly implement a counter that counts down from 10 to 1 (e.g., 10, 9, 8, ..., 2, 1, 10, 9, ...)? If so, say "Correct". If not, correct the code with minimal modification.

```
module the_final_count_down (clk, count);
2
     wire clk;
     reg[3:0] count = 10;
3
     reg[3:0] count_next;
4
5
     always @ * begin
6
        count_next <= count;</pre>
        if(count != 1)
          count_next <= count_next - 1;</pre>
9
        else
10
          count_next <= 1;</pre>
11
     end
12
13
14
     always@(posedge clk)
15
        count = count_next;
16
   endmodule
17
```

Answer with concise explanation:

Which of the combinational logic blocks does the following verilog code implement?
<pre>module mystery(input select, input enable, output result); wire [3:0] result; wire [1:0] select; wire enable;</pre>
<pre>assign result = enable << (select); endmodule</pre>
Verilog (III)
ease answer the following questions about Verilog.
Blocking vs. Non-Blocking Assignments
What is the difference between a blocking and a non-blocking assignment?

3.2 Verilog Synthesis

For each circuit that results from the following code segments, select and write all applicable relevant words from the **word bank** below. If there are any syntactical or semantic issues in a code sequence, list them all in the code blocks' corresponding answer box.

word bank: asynchronous, synchronous, active-low, active-high, reset, D Flip-Flop, sequential, combinational, inferred latch, trimmed signal, multiple drivers, race condition, tri-state logic

(a) Code Block 1

```
module A (input clk, input rst, input [2:0] d, output wire [1:0] q)
always @ (posedge clk or negedge rst) begin
if (!rst) q <= 0;
else q <= d;
end
endmodule</pre>
```


(b) Code Block 2

(c)	Code Block 3
. [module C (input clk, input rst, input d, output reg q);
1 2	always @ (posedge clk or negedge rst) begin
3	if (!rst) q <= 0;
4	else q <= d;
5	end
6	endmodule
L	

4 Finite State Machines (I)

This question has three parts.

(a) An engineer has designed a deterministic finite state machine with a one-bit input (A) and a two-bit output (Z). He started the design by drawing the following state transition diagram:



Although the exact functionality of the FSM is not known to you, there are **at least three mistakes** in this diagram. Please list **all** the mistakes.




(b) After learning from his mistakes, your colleague has proceeded to write the following Verilog code for a much better (and **different**) FSM. The code has been verified for syntax errors and found to be OK.

```
module fsm (input CLK, RST, A, output [1:0] Z);
 reg [2:0] nextState, presentState;
 parameter start
                    = 3, 6000;
 parameter flash1 = 3'b010;
 parameter flash2 = 3'b011;
 parameter prepare = 3'b100;
 parameter recovery = 3'b110;
 parameter error = 3'b111;
 always @ (posedge CLK, posedge RST)
     if (RST) presentState <= start;</pre>
               presentState <= nextState;</pre>
     else
 assign Z = (presentState == recovery) ? 2'b11 :
             (presentState == error)
                                         ? 2'b11 :
                                        ? 2'b01 :
             (presentState == flash1)
             (presentState == flash2) ? 2'b10 : 2'b00;
 always @ (presentState, A)
   case (presentState)
              : nextState <= prepare;
      start
      prepare : if (A) nextState <= flash1;</pre>
      flash1
             : if (A) nextState <= flash2;
                 else nextState <= recovery;</pre>
              : if (A) nextState <= flash1;
      flash2
                 else nextState <= recovery;</pre>
      recovery : if (A) nextState <= prepare;</pre>
                 else nextState <= error;</pre>
               : if (~A) nextState <=start;
      default : nextState <= presentState;</pre>
    endcase
endmodule
```

Draw a	proper s	state trans	sition diagra	m that c	orresponds	s to the F	SM descr	ibed in thi	s Verilog c	ode.
	303.5.1			T		3.5	1			
Is the F	SM desc	ribed by t	he previous	Verilog co	ode a Moo	re or a Me	ealy FSM?	Why?		

5 Finite State Machines (II)

You are given the following FSM with two one-bit input signals (T_A and T_B) and one two-bit output signal (O). You need to implement this FSM, but you are unsure about how you should encode the states. Answer the following questions to get a better sense of the FSM and how the three different types of state encoding we discussed in the lecture (i.e., one-hot, binary, output) will affect the implementation.



- (a) There is one critical component of an FSM that is *missing* in this diagram. Please write what is missing in the answer box below.
- (b) What kind of an FSM is this?

• One-hot e	<u> </u>				
• Binary en	_				
• Output en	coding				
ate encoding sing the min i	the FSM with equation is such that numerical in mum possible number gn to each state and s	values of states er of bits to repr	increase monotoresent the states	onically for states	s A through D whil
itues you assi	311 to each state and s		ations.		

(e)	Fully describe the FSM with equations given that the states are encoded with binary encoding. Assign state encodings such that numerical values of states increase monotonically for states A through D while using the minimum possible number of bits to represent the states with binary encoding. Indicate the values you assign to each state and simplify all equations:
	values you assign to each state simplify an equations.

(f)	Fully describe the FSM with equations given that the states are encoded with output encoding. Use the minimum possible number of bits to represent the states with output encoding. Indicate the values you assign to each state and simplify all equations:


ich state-encoding do you choose to implement in order to minimize the total area of this FSM		

(g) Assume the following conditions:

6 Finite State Machines (III)

You are given two *one-bit* input signals $(T_A \text{ and } T_B)$ and one *one-bit* output signal (O) for the following modular equation: $2N(T_A) + N(T_B) \equiv 2 \pmod{4}$. In this modular equation, $N(T_A)$ and $N(T_B)$ represent the **total number of times** the inputs T_A and T_B are high (i.e., logic 1) at each positive clock edge, respectively. The one-bit output signal, O, is set to 1 when the modular equation is satisfied (i.e., $2N(T_A) + N(T_B) \equiv 2 \pmod{4}$), and 0 otherwise. An example that sets O = 1 at the end of the fourth cycle would be:

- $(1^{st} \text{ cycle}) T_A = 0 \ (N(T_A) = 0), T_B = 0 \ (N(T_B) = 0), 2N(T_A) + N(T_B) \equiv 0 \pmod{4} \Rightarrow O = 0$
- $(2^{nd} \text{ cycle}) T_A = 1 (N(T_A) = 1), T_B = 1 (N(T_B) = 1), 2N(T_A) + N(T_B) \equiv 3 \pmod{4} \Rightarrow O = 0$
- $(3^{rd} \text{ cycle}) T_A = 1 (N(T_A) = 2), T_B = 0 (N(T_B) = 1), 2N(T_A) + N(T_B) \equiv 1 \pmod{4} \Rightarrow O = 0$
- $(4^{th} \text{ cycle}) T_A = 0 (N(T_A) = 2), T_B = 1 (N(T_B) = 2), 2N(T_A) + N(T_B) \equiv 2 \pmod{4} \Rightarrow O = 1$
- (a) You are given a partial **Moore** machine state transition diagram that corresponds to the modular equation described above. However, the input labels of most of the transitions are still missing in this diagram. Please label the transitions with the correct inputs so that the FSM correctly implements the above specification.



7 Finite State Machines (IV)

7.1 Mealy Machine and Moore Machine

Figure 1 depicts a Mealy state machine corresponding to a digital circuit design that receives one input and produces one output. All state transitions in the diagram are labelled with the corresponding input/output values. Answer the following questions for this state diagram.




Figure 1: A Mealy Machine.

Mealy machine be Moore machine.			

(b) Assume the state machine in Figure 1 is used to process binary numbers, from their least significant bit to their most significant bit. You observe an output bit stream from this FSM, as shown in Figure 2.




Figure 2: Usage of the Mealy machine to process a bit stream.

What was the input bit stream supplied to this FSM? Show your work.

7.2 Designing an FSM

• 11

Design a Moore finite state machine (FSM) with one input and one output. The input provides an unsigned binary number in a bit-serial manner, from the most-significant bit to the least-significant bit. The output should be logic-1 in a clock cycle if the provided input made up of all the bits received so far is divisible by 3 (i.e., [the input number] mod 3 = 0). (Hint: Recall that the output depends only on the current state in a Moore FSM.)

Below are some example bit-streams that should output logic-1.

• 110	
• 1001	
• 1100	
• 1111	
Draw the state diagram and explain why it works. Your state machine should use as few states and each state should have a comprehensive definition.	as possibl