DIGITAL DESIGN AND COMPUTER ARCHITECTURE (252-0028-00L), SPRING 2023 OPTIONAL HW 6: SIMD PROCESSING, GPUS, MEMORY ORGANIZATION, AND MEMORY TECHNOLOGY

Instructor: Prof. Onur Mutlu

TAs: Juan Gomez Luna, Mohammad Sadrosadati, Mohammad Alser, Ataberk Olgun, Giray Yaglikci, Can Firtina, Geraldo De Oliveira Junior, Rahul Bera, Konstantinos Kanellopoulos, Nika Mansouri Ghiasi, Nisa Bostancı, Rakesh Nadig, Joel Lindegger, İsmail Emir Yüksel, Haocong Luo, Yahya Can Tuğrul, Julien Eudine

Released: Saturday, June 3, 2023

1 Vector Processing I

Consider the following piece of code:

for (i = 0; i < 100; i ++)

$$A[i] = ((B[i] * C[i]) + D[i])/2;$$

(a) Translate this code into assembly language using the following instructions in the ISA (note the number of cycles each instruction takes is shown next to each instruction):

Opcode	Operands	Number of cycles	Description
LEA	Rd, X	1	$\mathtt{Rd} \leftarrow \mathrm{address} \ \mathrm{of} \ \mathtt{X}$
LD	Rd, Rs, Rt	11	$\mathtt{Rd} \leftarrow \mathtt{MEM} [\mathtt{Rs} + \mathtt{Rt}]$
ST	Rs, Rt, Ru	11	$\texttt{MEM}[\texttt{Rt} + \texttt{Ru}] \leftarrow \texttt{Rs}$
MOVI	Rd, imm	1	$\mathtt{Rd} \leftarrow \mathtt{imm}$
MUL	Rd, Rs, Rt	6	$\mathtt{Rd} \leftarrow \mathtt{Rs} \times \mathtt{Rt}$
ADD	Rd, Rs, Rt	4	$\mathtt{Rd} \leftarrow \mathtt{Rs} + \mathtt{Rt}$
ADD	Rd, Rs, imm	4	$\mathtt{Rd} \leftarrow \mathtt{Rs} + \mathtt{imm}$
RSHFA	Rd, Rs, shamt	1	$\mathtt{Rd} \leftarrow \mathtt{Rs} >>> \mathtt{shamt}$
BR <cc></cc>	Rs, X	1	Branch to X if Rs satisfies condition code CC

Assume one memory location is required to store each element of the array. Also assume that there are eight register, R0 to R7.

Condition codes are set after the execution of an arithmetic instruction. You can assume typically available condition codes such as zero (EQZ), positive (GTZ), negative (LTZ), non-negative (GEZ), and non-positive (LEZ).

oes it take to exe	ecute tne progran	n:		
	oes it take to exe	oes it take to execute the program	oes it take to execute the program:	oes it take to execute the program?

(b) Now write Cray-like vector assembly code with the minimum number of instructions. Assume that there are eight vector registers and the length of each vector register is 64. Use the following instructions in the vector ISA:

Opcode	Operands	Number of cycles	Description
SET	Vst, imm	1	$\texttt{Vst} \leftarrow \texttt{imm} \; (\texttt{Vst: Vector Stride Register})$
SET	Vln, imm	1	Vln ← imm (Vln: Vector Length Register)
VLD	Vd, X	11, pipelined	$\texttt{Vd} \leftarrow \texttt{MEM[address of X]}$
VST	Vs, X	11, pipelined	$\texttt{MEM}[\text{address of X}] \leftarrow \texttt{Vs}$
VADD	Vd, Vs, Vt	4, pipelined	$\texttt{Vd} \leftarrow \texttt{Vs} + \texttt{Vt}$
VMUL	Vd, Vs, Vt	6, pipelined	$\mathtt{Vd}_i \leftarrow \mathtt{Vs}_i \times \mathtt{Vt}_i$
VRSHFA	Vd, Vs, shamt	1	$\mathtt{Vd}_i \leftarrow \mathtt{Vs}_i >>> \mathtt{shamt}$

proces	sor without	chaining, I	L port to m	emory (1 lo	au or store	per cycie):	
ctor proces	sor with cha	aining, 1 po	ort to mem	ory:			
ctor proces	sor with cha	aining, 1 po	ort to mem	ory:			
ctor proces	sor with cha	aining, 1 po	ort to mem	ory:			
tor proces	sor with cha	aining, 1 pc	ort to mem	ory:			
ctor proces	sor with cha	aining, 1 po	ort to mem	ory:			
tor proces	sor with cha	aining, 1 po	ort to mem	ory:			
tor proces	sor with cha	aining, 1 po	ort to mem	ory:			
tor proces	sor with cha	aining, 1 po	ort to mem	ory:			
tor proces	sor with cha	aining, 1 po	ort to mem	ory:			
ctor proces	sor with cha	aining, 1 po	ort to mem	ory:			
etor proces	sor with cha	aining, 1 po	ort to mem	ory:			
ctor proces	sor with cha	aining, 1 po	ort to mem	ory:			
etor proces	sor with cha	aining, 1 po	ort to mem	ory:			
ctor proces	sor with cha	aining, 1 po	ort to mem	ory:			

 or with chaining	 s and 1 write	port to mem	O1 y .

2 Vector Processing II

You are studying a program that runs on a vector computer with the following latencies for various instructions:

- VLD and VST: 50 cycles for each vector element; fully interleaved and pipelined.
- VADD: 4 cycles for each vector element (fully pipelined).
- VMUL: 16 cycles for each vector element (fully pipelined).
- VDIV: 32 cycles for each vector element (fully pipelined).
- VRSHFA: 1 cycle for each vector element (fully pipelined).

Assume that:

- The machine has an in-order pipeline.
- The machine supports chaining between vector functional units.
- In order to support 1-cycle memory access after the first element in a vector, the machine interleaves vector elements across memory banks. All vectors are stored in memory with the first element mapped to bank 0, the second element mapped to bank 1, and so on.
- Each memory bank has an 8 KB row buffer.
- Vector elements are 64 bits in size.
- Each memory bank has two ports (so that two loads/stores can be active simultaneously), and there are two load/store functional units available.

(a) What is the minimum power-of-two number of banks required in order for memory accesses to never

stall? (Assume a vector	stride of 1.)	

(b)	The machine (with as many banks as you found in part a) executes the following program (assume the vector stride is set to 1):	nat
	$\begin{array}{llllllllllllllllllllllllllllllllllll$	
	It takes 111 cycles to execute this program. What is the vector length L (i.e., the number of elements in a vector)?	$_{ m nts}$
	If the machine did not support chaining (but could still pipeline independent operations), how many cycles would be required to execute the same program?	ıny

pending load	s from the old	night stall due lest instruction th this reduce	n are serviced	first. How ma	any cycles do	es the progra	
		cost further in 279 cycles.				ks (to a lowe	r pow
						ks (to a lowe	r powe
						ks (to a lowe	r powe
						ks (to a lowe	r powe
						ks (to a lowe	r pow
						ks (to a lowe:	r powe
						ks (to a lowe	r powe
						ks (to a lowe	r powe
						ks (to a lowe	r powe
						ks (to a lowe	r powe

(d)	Another architect is now designing the second generation of this vector computer. He wants to build a multicore machine in which 4 vector processors share the same memory system. He scales up the number of banks by 4 in order to match the memory system bandwidth to the new demand. However, when he simulates this new machine design with a separate vector program running on every core, he finds
	that the average execution time is longer than if each individual program ran on the original single-core system with 1/4 the banks. Why could this be? Provide concrete reason(s).
	What change could this architect make to the system in order to alleviate this problem (in less than 20 words), while <i>only</i> changing the shared memory hierarchy?

3 SIMD Processing

Suppose we want to design a SIMD engine that can support a vector length of 16. We have two options: a traditional vector processor and a traditional array processor.

(a)	Which one is more costly in terms of chip area (circle one)?
	The traditional vector processor The traditional array processor Neither
	Justify your answer.
o)	Assuming the latency of an addition operation is five cycles in both processors, how long will a VAD (vector add) instruction take in each of the processors (assume that the adder can be fully pipelined and is the same for both processors)?
	For a vector length of 1:
	The traditional vector processor:
	The traditional array processor:
	For a vector length of 4:
	The traditional vector processor:
	The traditional array processor:
	For a visation length of 16.
	For a vector length of 16: The traditional vector processor:
	The traditional vector processor.
	The traditional array processor:

4 GPUs and SIMD I

We define the SIMD utilization of a program run on a GPU as the fraction of SIMD lanes that are kept busy with active threads during the run of a program. The following code segment is run on a GPU. Each thread executes a single iteration of the shown loop. Assume that the data values of the arrays A and B are already in vector registers so there are no loads and stores in this program. (Hint: Notice that there are 2 instructions in each thread.) A warp in the GPU consists of 32 threads, there are 32 SIMD lanes in the GPU. Assume that each instruction takes the same amount of time to execute.

for	(i = 0; i < N; i++) { if (A[i] % 3 == 0) { // Instruction 1 A[i] = A[i] * B[i]; // Instruction 2
}	}
(a)	How many warps does it take to execute this program? Please leave the answer in terms of N .
(b)	Assume integer arrays A have a repetitive pattern which have 24 ones followed by 8 zeros repetitively and integer arrays B have a different repetitive pattern which have 48 zeros followed by 64 ones. What is the SIMD utilization of this program?
(c)	Is it possible for this program to yield a SIMD utilization of 100%? Circle one.
	YES NO
	If YES, what should be true about array A for the SIMD utilization to be 100% ?
	What should be true about array B?
	If NO, explain why not.

	YES	NO	
If YES, what should be true abo	ut array A for the	SIMD utilization to be 56.25% ?	
What should be true about arra	v B?		
If we like the			
If NO, explain why not.			
Is it possible for this program to			
Is it possible for this program to	o yield a SIMD ut YES	ilization of 50%? Circle one.	
	YES	NO	
If YES, what should be true abo	YES ut array A for the	NO	
If YES, what should be true abo	YES ut array A for the	NO	
If YES, what should be true abo	YES ut array A for the	NO	
If YES, what should be true abo	YES ut array A for the	NO	
If YES, what should be true abo	YES ut array A for the	NO	
If YES, what should be true about What should be true about arra	YES ut array A for the	NO	
Is it possible for this program to If YES, what should be true abo What should be true about arra If NO, explain why not.	YES ut array A for the	NO	
If YES, what should be true about What should be true about arra	YES ut array A for the	NO	

Now, we will look at the technique we learned in class that tries to improve SIMD utilization by merging divergent branches together. The key idea of the *dynamic warp formation* is that threads in one warp can be swapped with threads in another warp as long as the swapped threads have access to the associated registers (i.e., they are on the same SIMD lane).

Consider the following example of a program that consists of 3 warps X, Y and Z that are executing the same code segment specified at the top of this question. Assume that the vector below specifies the direction of the branch of each thread within the warp. 1 means the branch in Instruction 1 is resolved to taken and 0 means the branch in Instruction 1 is resolved to not taken.

	<pre>X = {100000000000000000000000000000000000</pre>
(f)	Given the example above. Suppose that you perform dynamic warp formation on these three warps What is the resulting outcome of each branch for the newly formed warps X' , Y' and Z' .
(g)	Given the specification for arrays \mathtt{A} and \mathtt{B} , is it possible for this program to yield a better SIMD utilization if dynamic warp formation is used? Explain your reasoning.


5 GPUs and SIMD II

We define the SIMD utilization of a program run on a GPU as the fraction of SIMD lanes that are kept busy with active threads during the run of a program. As we saw in lecture and practice exercises, the SIMD utilization of a program is computed across the complete run of the program.

The following code segment is run on a GPU. Each thread executes **a single iteration** of the shown loop. Assume that the data values of the arrays A, B, and C are already in vector registers so there are no loads and stores in this program. (Hint: Notice that there are 6 instructions in each thread.) A warp in the GPU consists of 64 threads, and there are 64 SIMD lanes in the GPU. Please assume that all values in array B have magnitudes less than 10 (i.e., |B[i]| < 10, for all i).

```
for (i = 0; i < 1024; i++) {
    A[i] = B[i] * B[i];
    if (A[i] > 0) {
        C[i] = A[i] * B[i];
        if (C[i] < 0) {
              A[i] = A[i] + 1;
        }
        A[i] = A[i] - 2;
    }
}</pre>
```

(a) How many warps does it take to execute this program?



(b) What is the maximum possible SIMD utilization of this program?

(c)	Please describe what needs to be true about array B to reach the maximum possible SIMD utilization asked in part (b). (Please cover all cases in your answer)
(d)	What is the minimum possible SIMD utilization of this program?
(e)	Please describe what needs to be true about array B to reach the minimum possible SIMD utilization asked in part (d). (Please cover all cases in your answer)

6 Memory Organization & Technology

Read the following statements about memory organization & technology. Circle "True" if the statement is true and "False" otherwise. Note: we will subtract 1 point for each incorrect answer and award 0 points for unanswered questions.

1. A main memory access typically consumes less energy than a register file access.

	1.	True	2. False
2.	2. Building a larger memory array by increase the a		n of the array's wordlines and bitlines increases e array.
	1.	True	2. False
3.	3. Activating a DRAM cell temporarily de	estroys the value	e stored in the DRAM cell.
	1.	True	2. False
4.	a. DRAM cost (\$) per bit is much higher	than that of SR	AM.
	(/ -		2. False
5.	. The memory hierarchy of a typical com	puter system co	emprises different memory technologies.
	· · · · · · · · ·		2. False
6.	i. Recently accessed data should be kept a or disk) and not at the top-level (e.g., or		rel in the memory hierarchy (e.g., main memory erarchy.
	1.	True	2. False
7.	7. A program with no branches has high t	emporal locality	in its instruction memory references.
	1.	True	2. False
8.	3. A cache that has a block size equal to locality.	word size of mer	mory access instructions cannot exploit spatial
	1.	True	2. False
9.	. Memory banking enables concurrent ac	cess to the mem	ory structure.
	1.	True	2. False
10.	o. In DRAM, accesses to different rows in same row in one bank.	one bank can	be serviced faster compared to accesses to the
	1.	True	2. False
11.	. PCM is non-volatile, which means PCM	I retains stored	data even when it is powered off.
	1.	True	2. False
12.	2. If a hypothetical system is not constrain DRAM would be the best memory tech		ea, memory cost (\$), and energy consumption, a that system.
	1.	True	2. False
13.	3. The entire page table is typically stored	d in physical me	mory.
	1.	True	2. False
14.	. Virtual-to-physical address translation	is on the critical	path of a memory access.
	1.	True	2. False
15.	. Virtual memory makes programmer's a	nd microarchite	ct's tasks easier.
	1.	True	2. False

EXTRA EXERCISES FOR PRACTICING

The following exercises are old exam questions that are conceptually similar to the ones above, but with slight alterations. We do not expect or recommend you to solve all of them, unless you think you are struggling with a particular concept, or would like to do practice runs on these old exam questions.

7 Vector Processing (Extra)

Assume a vector processor that implements the following ISA:

Opcode	Operands	Number of cycles	Description
SET	Vst, imm	1	$ extsf{Vst} \leftarrow extsf{imm} (extsf{Vst}: Vector Stride Register})$
SET	Vln, imm	1	Vln ← imm (Vln: Vector Length Register)
VLD	Vd, addr	100, pipelined	$\texttt{Vd} \leftarrow \texttt{MEM[addr]}$
VST	Vs, addr	100, pipelined	$\texttt{MEM[addr]} \leftarrow \texttt{Vs}$
VADD	Vd, Vs, Vt	5, pipelined	$\texttt{Vd} \leftarrow \texttt{Vs} + \texttt{Vt}$
VMUL	Vd, Vs, Vt	10, pipelined	$ exttt{Vd}_i \leftarrow exttt{Vs}_i imes exttt{Vt}_i$
VDIV	Vd, Vs, Vt	20, pipelined	$\mathtt{Vd}_i \leftarrow \mathtt{Vs}_i \; / \; \mathtt{Vt}_i$

Assume the following:

- The processor has an in-order pipeline.
- The size of a vector element is 4 bytes.
- Vst and Vln are 10-bit registers.
- The processor does not support chaining between vector functional units.
- The main memory has N banks.
- Vector elements stored in consecutive memory addresses are interleaved between the memory banks. For example, if a vector element at address A maps to bank B, a vector element at address A+4 maps to bank (B+1)%N, where % is the modulo operator and N is the number of banks. N is not necessarily a power of two.
- The memory is byte addressable and the address space is represented using 32 bits.
- Vector elements are stored in memory in 4-byte-aligned manner.
- $\bullet\,$ Each memory bank has a 4 KB row buffer.
- Each memory bank has a single read and a single write port so that a load and a store operation can be performed simultaneously.
- There are separate functional units for executing VLD and VST instructions.

(a)	r stride of 1? Explain	d stalls while	e executing a	VLD or V	ST instruction,

suming a v	ector stride o	of 2? Explain	1.			

(c) Assume:

- A machine that has a memory with as many banks as you found is part (a).
- $\bullet\,$ The vector stride is set to 1.
- The value of the vector length is set to M (but we do not know M)

The machine executes the following program:

It takes 4,306 cycles to execute the above program. What is M? Explain.

If we modifthe same pr	y the vector program in par	processor to s t (c)? Explain	support chair	ning, how man	ny cycles wo	ould be requ	ired to exe
If we modifthe same pr	y the vector rogram in par	processor to s t (c)? Explain	support chair	<i>ting</i> , how man	ny cycles wo	uld be requ	ired to exe
If we modified the same property	by the vector program in par	processor to s t (c)? Explain	support chair	aing, how man	ny cycles wo	uld be requ	ired to exe
If we modified the same property	by the vector program in par	processor to s t (c)? Explain	support chair	aing, how man	ny cycles wo	uld be requ	ired to exc
If we modified the same proof	y the vector program in par	processor to s t (c)? Explain	support chair	ning, how man	ny cycles wo	uld be requ	ired to exe
If we modified the same processing the same pr	y the vector gram in par	processor to s t (c)? Explain	support chair	ing, how man	ny cycles wo	uld be requ	ired to exe
If we modified the same processing the same pr	by the vector program in par	processor to s t (c)? Explain	support chair	<i>ting</i> , how man	ny cycles wo	uld be requ	ired to exe
If we modified the same process.	by the vector gram in par	processor to s t (c)? Explain	support chair	aing, how man	ny cycles wo	uld be requ	ired to exe
If we modified the same property is a same property of the same property in the same property is a same property in the same property in the same property is a same property in the same property in the same property is a same property in the same property in the same property is a same property in the	y the vector cogram in par	processor to s t (c)? Explain	support chair	aing, how man	ny cycles wo	uld be requ	ired to exe
If we modified the same processing the same pr	y the vector cogram in par	processor to s t (c)? Explain	support chair	aing, how man	ny cycles wo	uld be requ	ired to exc
If we modified the same processing the same pr	y the vector cogram in par	processor to s t (c)? Explain	support chair	<i>ting</i> , how man	ny cycles wo	uld be requ	ired to exe
If we modified the same property of the same proper	fy the vector cogram in par	processor to s t (c)? Explain	support chair	ning, how man	ny cycles wo	uld be requ	ired to exe
If we modified the same processing the same pr	fy the vector regram in par	processor to s t (c)? Explain	support chair	aing, how man	ny cycles wo	uld be requ	ired to exc
If we modified the same processing the same pr	fy the vector regram in par	processor to s t (c)? Explain	support chair	ving, how man	ny cycles wo	uld be requ	ired to exc
If we modified the same process of the same pr	fy the vector cogram in par	processor to s t (c)? Explain	support chair	ing, how man	ny cycles wo	uld be requ	ired to exc
If we modified the same processing the same pr	fy the vector regram in par	processor to s t (c)? Explain	support chair	aing, how man	ny cycles wo	uld be requ	ired to exc

8 Vector Processing (Extra)

A vector processor includes the following instructions in its ISA:

Opcode	Operands	Latency (cycles)	Description
VLD	V_i , #Address	60, fully interleaved and pipelined	$V_i \leftarrow Mem[Address]$
VST	V_i , #Address	60, fully interleaved and pipelined	$Mem[Address] \leftarrow V_i$
VADD	V_i, V_j, V_k	8, fully pipelined	$V_i \leftarrow V_j + V_k$
VMUL	V_i, V_j, V_k	16, fully pipelined	$V_i \leftarrow V_j * V_k$

Assume that:

- The machine has an in-order pipeline.
- Each vector element is 64 bits in size.
- In order to support 1-element per cycle memory throughput for vector elements, after the first element in a vector, the machine interleaves vector elements across memory banks. All vectors are stored in memory with the first element mapped to bank 0, the second element mapped to bank 1, etc.
- Memory accesses within a vectorized memory request must be issued in order.
- Each memory bank has two ports (so that two loads/stores can be active simultaneously), and there are two load/store functional units available.

Answer the following questions about this vector computer.

(a)	The number of memory banks in this vector processor is a power of two. What should the minimum
` ′	number of banks be to avoid stalls while executing a VLD or VST instruction, assuming a vector stride
	of 1? Explain.


(b) Translate the following piece of code, called SAXPY, into vector code that executes in the minimum possible number of cycles on this vector processor. Constant alpha is stored in vector register V1. (Note: Assume vector length register and vector stride register are already introduced to appropriate values.)

```
for (i = 0; i < VLEN; i++){
    temp = alpha * X[i];
    Z[i] = temp + Y[i];
}</pre>
```

t of the machine t, what is the tot			ound i
			ound i

each bank so that pending loads from the oldest instruction are serviced first. She observes the program now takes 481 cycles (with chaining). What is the new number of banks? Show your work. (Note:

Recall the number of banks is a power of two.)



We define the SIMD utilization of a program that runs on a GPU as the fraction of SIMD lanes that are kept busy with active threads during the run of the program. As we saw in lecture and practice exercises, the SIMD utilization of a program is computed across the complete run of the program.

The following code segment is run on a GPU. Each thread executes **a single iteration** of the shown loop. Assume that the data values of the arrays A and B are already in vector registers, so there are no loads and stores in this program. (Hint: Notice that there are 3 instructions in each iteration.) A warp in the GPU consists of 32 threads, and there are 32 SIMD lanes in the GPU.

Please answer the following six questions.

(a)	How many warps does it take to execute this program?

(b)	b) What is the maximum possible SIMD utilization of this program? (Hint: The wa	arp scheduler does no
	issue instructions when <i>no</i> threads are active).	

(c)	Please describe what needs to be true about array A to reach the maximum possible SIMD utilization asked in part (b). (Please cover all cases in your answer.)
(d)	What is the <i>minimum</i> possible SIMD utilization of this program?
(e)	Please describe what needs to be true about array A to reach the minimum possible SIMD utilization asked in part (d). (Please cover all cases in your answer.)

 SIMD utilizatio	 5 ** [-]	2. 2	J = 31 0111.	

We define the SIMD utilization of a program run on a GPU as the fraction of SIMD lanes that are kept busy with active threads during the run of a program.

The following code segment is run on a GPU. Each thread executes **a single iteration** of the shown loop. Assume that the data values of the arrays A, B, and C are already in vector registers so there are no loads and stores in this program. (Hint: Notice that there are 6 instructions in each thread.) A warp in the GPU consists of 64 threads, and there are 64 SIMD lanes in the GPU.

```
for (i = 0; i < 4096; i++) {
    if (B[i] < 8888) {
        A[i] = A[i] * C[i];
        A[i] = A[i] + B[i];
        C[i] = B[i] + 1;
    if (B[i] > 8888) {
        A[i] = A[i] * B[i];
    }
}
(a) How many warps does it take to execute this program?
(b) When we measure the SIMD utilization for this program with one input set, we find that it is 134/320.
    What can you say about arrays A, B, and C? Be precise (Hint: Look at the "if" branch).
   A:
   В:
   C:
```

(c)	c) Is it possible for this program to yield a SIMD utilization of 100% (circle one)?			
	YES NO			
	If YES, what should be true about arrays A, B, C for the SIMD utilization to be 100%? Be precise. In NO, explain why not.			
(d)	What is the lowest SIMD utilization that this program can yield? Explain.			

We define the SIMD utilization of a program that runs on a GPU as the fraction of SIMD lanes that are kept busy with active threads during the run of a program. As we saw in lecture and practice exercises, the SIMD utilization of a program is computed across the complete run of the program.

The following code segment is run on a GPU. A warp in the GPU consists of 32 threads, and there are 32 SIMD lanes in the GPU. Each thread executes **a single iteration** of the shown loop. Assume that the data values of the arrays A and B are already in vector registers so there are no loads and stores in this program. Both A and B are arrays of integers. (Hint: Notice that there are 5 instructions in each iteration.)

Please answer the following questions.

(b)	What needs to be true about array B to achieve 100% utilization? Show your work. scheduler does not issue instructions where no threads are active).	(Hint: The warp

(c)	What is the minimum possible SIMD utilization of this program?
(d)	What needs to be true about array B to achieve the minimum possible SIMD utilization? Show your work. (Please cover all cases in your answer.)
(e)	If $B[0] = 0$, what is the maximum possible SIMD utilization of this program?

(f)	What needs to be true about array B to achieve the maximum possible SIMD utilization, if $B[0] = Show$ your work. (Please cover all cases in your answer.)	0

We define the SIMD utilization of a program that runs on a GPU as the fraction of SIMD lanes that are kept busy with active threads during the run of a program.

The following code segments are run on a GPU. We assume that (1) A resides in memory and is shared by all threads, (2) s resides in a register and is private to each thread, and (3) the code segments are correct (i.e., do not think about any correctness issues when answering this question).

A warp in the GPU consists of 32 threads, and there are 32 SIMD lanes in the GPU. Each thread executes a single iteration of the outermost loop (with index i). Assume that the data values of the array A are already in vector registers so there are no memory loads and stores in this program. (Hint: Notice that there are 4 instructions in each iteration of the outermost loop of both code segments.)

```
s = 1;
                                                     s = 512;
for (i = 0; i < 1024; i++) {
                                                     for (i = 0; i < 1024; i++) {
    for (j = 0; j < 10; j++) { // Inst. 1}
                                                         for (j = 0; j < 10; j++) { // Inst. 1}
        if (i \% (2 * s) == 0) // Inst. 2
                                                             if (i < s)
                                                                                     // Inst. 2
            A[i] += A[i + 1]; // Inst. 3
                                                                 A[i] += A[i + s]; // Inst. 3
        s = s << 1;
                               // Inst. 4
                                                             s = s >> 1;
                                                                                     // Inst. 4
    }
                                                         }
}
                                                     }
```

Code Segment 1

(a) How many warps does it take to execute these code segments?

Code Segment 2

Please answer the following questions.

ſ	

What is the	SIMD utiliz	ation of the	first iteration	on of the in	ner loop (j	= 0) for Co	ode Segment	t 2?
What is the our work. (SIMD utiliz (Hint: The v	cation of the warp schedul	first iterative does no	on of the in	ner loop (j	= 0) for Co	ode Segment l is active).	t 2?
What is the our work. (SIMD utiliz (Hint: The v	ation of the varp schedul	first iterative der does no	ton of the in	ner loop (j	= 0) for Co	ode Segment is active).	t 2?
What is the our work. (SIMD utiliz (Hint: The v	ation of the varp schedul	first iterat er does <i>no</i>	on of the in	ner loop (juctions when	= 0) for Connormal thread	ode Segment is active).	t 2?
What is the our work. (SIMD utiliz (Hint: The v	ation of the varp schedul	first iterative does no	ion of the in	ner loop (juctions when	= 0) for Connormal thread	ode Segment is active).	t 2?
What is the our work. (SIMD utiliz Hint: The v	ation of the varp schedul	first iterative does no	tion of the in	ner loop (j actions when	= 0) for Connormal thread	ode Segment is active).	t 2?
What is the our work. (SIMD utiliz (Hint: The v	ation of the varp schedul	first iterat	ion of the in	ner loop (juctions when	= 0) for Connormal thread	ode Segment is active).	t 2?
What is the our work. (SIMD utiliz (Hint: The v	ation of the varp schedul	first iterative does no	on of the in	ner loop (juctions when	= 0) for Connormal thread	ode Segment is active).	tt 2?
What is the our work. (SIMD utiliz Hint: The v	ration of the varp schedul	first iterati	tion of the in	ner loop (j actions when	= 0) for Connormal thread	ode Segment is active).	t 2?
What is the our work. (SIMD utiliz Hint: The v	ation of the varp schedul	first iterat	ion of the in	ner loop (juctions when	= 0) for Connormal thread	ode Segment is active).	t 2?
What is the our work. (SIMD utiliz (Hint: The v	ration of the varp schedul	first iterat	ion of the in	ner loop (j	= 0) for Connormal thread	ode Segment	t 2?
What is the our work. (SIMD utiliz Hint: The v	ration of the warp schedul	first iterative der does no	ton of the in	ner loop (j actions when	= 0) for Connormal thread	ode Segment is active).	t 2?
What is the our work. (SIMD utiliz Hint: The v	ration of the warp schedul	first iterat	ion of the in	ner loop (j	= 0) for Connormal thread	ode Segment is active).	t 2?
Vhat is the our work. (SIMD utiliz (Hint: The v	eation of the warp schedul	first iterati	ton of the in	ner loop (j	= 0) for Connormal thread	ode Segment is active).	t 2?

What is the	SIMD utilizat	tion of any it	eration of the	ne inner loop	o (0 <= j <	< 10) for (Code Segme
What is the Show your w	SIMD utilizat ork. (Hint: De	ion of any it	eration of the	ne inner loop sion, which n	o (0 <= j <	(10) for (ewise).	Code Segme
What is the Show your we	SIMD utilizat ork. (Hint: De	cion of any it	eration of the	ne inner loop sion, which n	o (0 <= j <	(10) for (ewise).	Code Segme
What is the Show your we	SIMD utilizat ork. (Hint: De	tion of any it	seration of the trivial expression expre	ne inner loop sion, which n	o (0 <= j <	(10) for (ewise).	Code Segme
What is the Show your we	SIMD utilizat ork. (Hint: De	cion of any it	eration of the street of the s	ne inner loop sion, which n	o (0 <= j <	(10) for (ewise).	Code Segme
What is the Show your we	SIMD utilizat ork. (Hint: De	cion of any it	eration of the derivation of the derivation of the derivative of t	ne inner loop sion, which n	o (0 <= j < nay be piece	(10) for (ewise).	Code Segme
What is the Show your we	SIMD utilizat ork. (Hint: De	tion of any it	eration of the street of the s	ne inner loop sion, which n	o (0 <= j < nay be piece	(10) for (ewise).	Code Segme
What is the Show your we	SIMD utilizat ork. (Hint: De	cion of any it	eration of the derivation of the derivation of the derivative of t	ne inner loop sion, which n	o (0 <= j < nay be piece	(10) for (ewise).	Code Segme
What is the Show your we	SIMD utilizat ork. (Hint: De	tion of any it	eration of the syrical expression	ne inner loop sion, which n	o (0 <= j <	(10) for (ewise).	Code Segme
What is the Show your we	SIMD utilizat ork. (Hint: De	cion of any it	eration of the syrical expression	ne inner loop sion, which n	o (0 <= j <	(10) for (ewise).	Code Segme
What is the Show your we	SIMD utilizat ork. (Hint: De	cion of any it	eration of the detection of the detectio	ne inner loopsion, which n	o (0 <= j <	(10) for (ewise).	Code Segme
What is the Show your we	SIMD utilizat ork. (Hint: De	cion of any it	eration of the street of the s	ne inner loop sion, which n	o (0 <= j <	(10) for (ewise).	Code Segme
What is the Show your we	SIMD utilizat ork. (Hint: De	cion of any it	eration of the detection of the detectio	ne inner loopsion, which n	o (0 <= j <	(10) for (ewise).	Code Segme
What is the Show your we	SIMD utilizat ork. (Hint: De	cion of any it	eration of the street of the s	ne inner loopsion, which n	o (0 <= j < nay be piece	(10) for (ewise).	Code Segme
What is the Show your we	SIMD utilizatork. (Hint: De	cion of any it	eration of the detection of the detectio	ne inner loopsion, which n	o (0 <= j <	(10) for (ewise).	Code Segme
What is the Show your we	SIMD utilizatork. (Hint: De	cion of any it	eration of the street of the s	ne inner loopsion, which n	o (0 <= j < nay be piece	(10) for (ewise).	Code Segme

reasoning.					ilization? Explain
Which code is	expected to run	faster on a GP	PU? Explain your	reasoning.	