

Digital Design & Computer Arch.

Lab 7 Supplement: Writing Assembly Code

Prof. Onur Mutlu

ETH Zurich

Spring 2023

02 May 2023

Writing Assembly Code

- In Lab 7, you will write MIPS Assembly code
- You will use the MARS simulator to run your code
- References
 - H&H Chapter 6
 - Lectures 9 and 10
 - <https://safari.ethz.ch/digitaltechnik/spring2022/doku.php?id=schedule>
 - MIPS Cheat Sheet
 - https://safari.ethz.ch/digitaltechnik/spring2022/lib/exe/fetch.php?media=mips_reference_data.pdf

An Example of MIPS Assembly Code

- Add all the even numbers from 0 to 10
 - $0 + 2 + 4 + 6 + 8 + 10 = 30$

High-level code

```
int sum = 0;

for(int i = 0; i <= 10; i += 2)
{
    sum += i;
}
```

MIPS assembly

```
# i=$s0; sum=$s1

        addi $s0, $0, 0
        addi $s1, $0, 0
        addi $t0, $0, 12
loop:    beq  $s0, $t0, done
        add  $s1, $s1, $s0
        addi $s0, $s0, 2
        j    loop
done:
```

Recall: Arrays (Code Example)

- We first load the **base address of the array** into a register (e.g., \$s0) using **lui** and **ori**

High-level code

```
int array[5];

array[0] = array[0] * 2;

array[1] = array[1] * 2;
```

MIPS assembly

```
# array base address = $s0
# Initialize $s0 to 0x12348000
lui    $s0, 0x1234
ori    $s0, $s0, 0x8000

lw     $t1, 0($s0)
sll    $t1, $t1, 1
sw     $t1, 0($s0)
lw     $t1, 4($s0)
sll    $t1, $t1, 1
sw     $t1, 4($s0)
```

Recall: MIPS R-Type Instructions

Description:	Add two registers and store the result in a register \$d.
Operation:	$d = s + t$; advance_pc (4);
Syntax:	add \$d, \$s, \$t
	ADD

Description:	Subtract \$t from \$s and store the result in \$d.
Operation:	$d = s - t$; advance_pc (4);
Syntax:	sub \$d, \$s, \$t
	SUB

Description:	If \$s is less than \$t, \$d is set to one. \$d gets zero otherwise.
Operation:	if $s < t$: $d = 1$; advance_pc (4); else: $d = 0$; advance_pc (4);
Syntax:	slt \$d, \$s, \$t
	SLT

Description:	Exclusive or of \$s and \$t and store the result in \$d.
Operation:	$d = s \oplus t$; advance_pc (4);
Syntax:	xor \$d, \$s, \$t
	XOR

Description:	Bitwise and of \$s and \$t and store the result in the register \$d.
Operation:	$d = s \& t$; advance_pc (4);
Syntax:	and \$d, \$s, \$t
	AND

Description:	Bitwise logic or of \$s and \$t and store the result in \$d.
Operation:	$d = s \mid t$; advance_pc (4);
Syntax:	or \$d, \$s, \$t
	OR

Recall: MIPS I-Type Instructions

Description:	Add sign-extended immediate to register \$s and store the result in \$t.
Semantics:	$t = s + \text{imm}$; $PC = PC + 4$;
Syntax:	<code>addi \$t, \$s, imm</code>

ADDI

Description:	Branch if the contents of \$s and \$t are equal.
Semantics:	if $s == t$: <code>advance_pc (offset << 2)</code> ; else: $PC = PC + 4$;
Syntax:	<code>beq \$s, \$t, offset</code>

BEQ

Recall: MIPS J-Type Instructions

Description:	Jump to the address.
Semantics:	$PC = nPC$; $nPC = (PC \ \& \ 0xf0000000) \mid (target \ll 2)$;
Syntax:	j target


J

Lab 7: Exercise 1

- Write MIPS assembly code to compute the sum $A + (A + 1) + \dots (B - 1) + B$, given two inputs A and B .
- Example
 - $A = 5, B = 10 \rightarrow S = 5 + 6 + 7 + 8 + 9 + 10 = 45$
- For this exercise, you can use a subset of MIPS instructions: **ADD, SUB, SLT, XOR, AND, OR and NOR**, which are the instructions supported by the ALU you designed in the previous labs
- Additionally, you are allowed to use **J, ADDI and BEQ**

Lab 7: Exercise 2

- Write MIPS assembly code to compute the **Sum of Absolute Differences** of two images



- Hints**

- Recall the **function calls** and the use of **the stack** in Lecture 10
- Read how to implement **recursive function calls** in H&H 6.4

Last Words

- In this lab, you will **do what a compiler does**: transforming high level code to MIPS assembly
- Exercise 1: Write **simple code** and get familiar with the **MARS simulator**
- Exercise 2: **Sum of Absolute Differences** of two images
- Find Exercise 3 in the lab report

Report Deadline

23:59, 19 May 2023

Digital Design & Computer Arch.

Lab 7 Supplement: Writing Assembly Code

Prof. Onur Mutlu

ETH Zurich

Spring 2023

02 May 2023