

**Use a zip file or tarball that contains the report and all other files you used for the report, i.e., the entire Vivado 2019.2 project folder and/or all schematics you drew. If any files are missing, it may negatively impact your grade. If you prepared the project using a different Vivado version, it is on you to make sure your project works seamlessly in Vivado 2019.2. No shortcuts/links will be accepted.**

The name of the submitted file should be *Lab1\_LastName1\_LastName2.zip* (or *.tar*), where *LastName1* and *LastName2* are the last names of the members of the group.

### Exercise 1 (2 Points)

The diagram illustrates the internal architecture of a 32-bit RISC processor. It features a Control Unit that manages the execution of instructions based on the Op and Funct inputs. The Register File (RD1, RD2, RD3) provides data to the ALU and Data Memory. The ALU performs operations on data from the Register File, controlled by ALUControl and ALUSrc. The Data Memory stores data and is accessed via ReadData and WriteData. The Multiplexer (Mux) selects between the ALUResult and WriteData to produce the final Result, which is then sent to the IOWriteData port. The processor also has dedicated ports for IOWriteEn, IOReadData, and IOAddr.

**Exercise 2 (1 Point)**

Using Figure 1 as a reference, what additional hardware/architectural changes are needed in the top module (*top.v* file) to implement Challenge 2 described in the Manual of Lab 8, Session 2? You can either draw the additional circuitry required or write in your own words here.