

Xetroc 1.0


F.B.


From 0 and 1 to CPU

Inverter & NAND Gate












1-Bit Adder






CarryIn	а	b	CarryOut	Sur
~~~~~	~~	~~	,~~~~~~	~~
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

### 32-Bit Adder (Carry Ripple Adder)







### **ALU** with Accumulator

D-Flipflop (MS)
(used for all registers)


D	WE	R	CLK	Q'	
0	0	0	Х	Q	no change
1	0	0	Х	Q	no change
Х	X	1	Х	0	static reset
0	1	0	1	0	edge triggered write
1	1	0	1	1	edge triggered write






## Instruction Encoding


	instruction encoding										assembler					
15	.5 8 0								0							
0	0	0	0	0	0	0	0	0	0	n	n	n	d	d	d	MOVS <rd>,<rn></rn></rd>
0	0	0	1	1	0	0	m	m	m	n	n	n	d	d	d	ADDS <rd>,<rn>,<rm></rm></rn></rd>
0	0	0	1	1	0	1	m	m	m	n	n	n	d	d	d	SUBS <rd>,<rn>,<rm></rm></rn></rd>
0	0	1	0	0	d	d	d	i	i	i	i	i	i	i	i	MOVS <rd>, #<imm8></imm8></rd>
0	0	1	1	0	dn	dn	dn	i	i	i	i	i	i	i	i	ADDS <rdn>,#<imm8></imm8></rdn>
0	0	1	1	1	dn	dn	dn	i	i	i	i	i	i	i	i	SUBS <rdn>,#<imm8></imm8></rdn>
1	0	0	1	1	t	t	t	i	i	i	i	i	i	i	i	LDR <rt>,[<sp>,#<imm8>]</imm8></sp></rt>
1	0	0	1	0	t	t	t	i	i	i	i	i	i	i	i	STR <rt>,[<sp>,#<imm8>]</imm8></sp></rt>
1	1	0	1	С	С	С	С	i	i	i	i	i	i	i	i	Bcc # <simm8></simm8>
1	1	1	0	0	i	i	i	i	i	i	i	i	i	i	i	B # <simm11></simm11>





### Instruction Decoder & Control Unit


```
0 0 0 0 0 0 0 0 0 0 n n n d d d MOVS <Rd>,<Rn>
0 0 0 1 1 0 0 m m m n n n d d d d ADDS <Rd>,<Rn>,<Rm>
0 0 0 1 1 0 1 m m m n n d d d d SUBS <Rd>,<Rn>,<Rm>
```




### Immediate Operands


```
0 0 1 0 0 d d d i i i i i i i i MOVS <Rd>, #<imm8>
0 0 1 1 0 dn dn dn i i i i i i i i ADDS <Rdn>,#<imm8>
0 0 1 1 1 dn dn dn i i i i i i i SUBS <Rdn>,#<imm8>
```

```
ImmSrc 0 0 imm8
0 1 imm8 << 2
1 0 simm8 << 1
1 1 simm11 << 1
```




### Instruction Memory





### Branch


1 1 1 0 0 i i i i i i i i i i



### **Conditional Branch**

cccc|iiiiiii|

Cd	ode				Condition	Meaning	Status of Flags
	9	0	0	0	EQ	Equal	Z==1
10	Э	0	0	1	NE	Not Equal	Z==0
1	9	0	1	0	CS or HS	Unsigned Higher or Same (or Carry Set)	C==1
1	а	0	1	1	CC or LO	Unsigned Lower (or Carry Clear)	C==0
1	а	1	0	0	MI	Negative (or Minus)	N==1
1	0	1	0	1	PL	Positive (or Plus)	N==0
1	9	1	1	0	VS	Signed Overflow	V==1
1	9	1	1	1	VC	No signed Overflow	V==0
:	1	0	0	0	HI	Unsigned Higher	(C==1) && (Z!=0)
:	1	0	0	1	LS	Unsigned Lower or same	(C==0)    (Z==0)
:	1	0	1	0	GE	Signed Greater Than or Equal	N==V
:	1	0	1	1	LT	Signed Less Than	N!=V
:	1	1	0	0	GT	Signed Greater Than	(Z==0) && (N==V)
:	1	1	0	1	LE	Signed Less Than or Equal	(Z==1)    (N!=V)
:	1	1	1	0	AL	Always executed	true
Ŀ	1	1	1	1	NV	Never executed	false




### Store to Data Memory

10010 ttt i i i i i i i

```
RAM C WE OE A Din Dout

x x 1 a RAM[a] static read

1 1 x a RAM[a] = Din rising edge triggered write
```




### Load from Data Memory

|1 0 0 1 1 | t t t | i i i i i i i |

```
RAM C WE OE A Din Dout

x x 1 a RAM[a] static read

1 x a RAM[a] = Din rising edge triggered write
```



## Instructions

## MOVS <Rd>, #<imm8>

0010 0 Rd. ....imm8

```
      ImmSrc 0 0 imm8
      ALUControl 0 0 0 B

      0 1 imm8 << 2</td>
      0 0 1 -B


      1 0 simm8 << 1</td>
      0 1 0 0

      1 1 simm11 << 1</td>
      0 1 1 A

      1 0 0 A+B
      1 0 1 A-B

      1 1 0 A&B

      1 1 1 A B
```



### ADDS <Rdn>, #<imm8>

0011 0 Rdn ....imm8

```
      ImmSrc 0 0 imm8
      ALUControl 0 0 0 B

      0 1 imm8 << 2</td>
      0 0 1 -B


      1 0 simm8 << 1</td>
      0 1 0 0

      1 1 simm11 << 1</td>
      0 1 1 A

      1 0 0 A+B
      1 0 1 A-B

      1 1 0 A&B

      1 1 1 A B
```



### SUBS <Rdn>, #<imm8>

0011 1 Rdn ....imm8

```
      ImmSrc 0 0 imm8
      ALUControl 0 0 0 B

      0 1 imm8 << 2</td>
      0 0 1 -B


      1 0 simm8 << 1</td>
      0 1 0 0

      1 1 simm11 << 1</td>
      0 1 1 A

      1 0 0 A+B
      1 0 1 A-B


      1 1 0 A&B

      1 1 1 A B
```



### MOVS <Rd>,<Rm>

0000 000000 Rm. Rd.



### ADDS <Rd>,<Rn>,<Rm>

0001 1 00 Rm. Rn. Rd.

```
      ImmSrc 0 0 imm8
      ALUControl 0 0 0 B

      0 1 imm8 << 2</td>
      0 0 1 -B


      1 0 simm8 << 1</td>
      0 1 0 0

      1 1 simm11 << 1</td>
      0 1 1 A

      1 0 0 A+B
      1 0 1 A-B

      1 1 0 A&B

      1 1 1 A B
```



### SUBS <Rd>,<Rn>,<Rm>

0001 1 01 Rm. Rn. Rd.

```
      ImmSrc 0 0 imm8
      ALUControl 0 0 0 B

      0 1 imm8 << 2</td>
      0 0 1 -B


      1 0 simm8 << 1</td>
      0 1 0 0

      1 1 simm11 << 1</td>
      0 1 1 A

      1 0 0 A+B
      1 0 1 A-B

      1 1 0 A&B

      1 1 1 A B
```



### LDR <Rt>, [SP, #<imm8>]

1001 1 Rt. ....imm8

```
      ImmSrc 0 0 imm8
      ALUControl 0 0 0 B

      0 1 imm8 << 2</td>
      0 0 1 -B


      1 0 simm8 << 1</td>
      0 1 0 0

      1 1 simm11 << 1</td>
      0 1 1 A

      1 0 0 A+B
      1 0 1 A-B

      1 1 0 A&B

      1 1 1 A B
```



## STR <Rt>, [SP, #<imm8>]

1001 0 Rt. ....imm8

```
      ImmSrc 0 0 imm8
      ALUControl 0 0 0 B

      0 1 imm8 << 2</td>
      0 0 1 -B


      1 0 simm8 << 1</td>
      0 1 0 0

      1 1 simm11 << 1</td>
      0 1 1 A

      1 0 0 A+B
      1 0 1 A-B

      1 1 0 A&B

      1 1 1 A B
```



#### Bcc #<simm8>

**11**01 cond ...simm8

```
      ImmSrc 0 0 imm8
      ALUControl 0 0 0 B

      0 1 imm8 << 2</td>
      0 0 1 -B


      1 0 simm8 << 1</td>
      0 1 0 0

      1 1 simm11 << 1</td>
      0 1 1 A

      1 0 0 A+B
      1 0 1 A-B

      1 1 0 A&B

      1 1 1 A B
```



#### B #<simm11>

11 10 0 ....simm11

```
      ImmSrc 0 0 imm8
      ALUControl 0 0 0 B

      0 1 imm8 << 2</td>
      0 0 1 -B


      1 0 simm8 << 1</td>
      0 1 0 0

      1 1 simm11 << 1</td>
      0 1 1 A

      1 0 0 A+B
      1 0 1 A-B

      1 1 0 A&B

      1 1 1 A B
```



# Timing Diagrams

<b>I I I I I I I I I I</b>	Remove Signals	movs	s r1, #6	str r1,	[sp, #4]	mov	/s r1, #3	ldr r1,	[sp, #4]		b.		
Signal Name	Signal Value	10.0 µs	15.0 µз	20.0 µs	25. 0 μs	30.0 µs	35.0 µs	40.0 µs	15.0 µs	50.0 µs	55.0 µs	60.0 µs	65.0
™clk	-	0		1	0	1	0	1	0	1	0	1	0
^Ţ PC[310]	-	00000000		00000002		00000004		00000006		0000000	В		
<b>→</b> PCSrc	-	0	0							1			
→Instr[150]	-	0000	2106	9104		2103		9904		e7fe			
→RegSrc01[10]	-	0	0	2		0		2		\(\)1			
→RegSrc2	-	0	1							0			
→lmmSrc[10]	-	0	0	1		0		1		3			
→ExtImm[310]	-	00000000	00000006	00000010		00000003		00000010		/ffffffc			
→RA1[20]	-	0	1							<u>]</u> 7			
→RA2[20]	-	0	1							]7			
→RA3[20]	-	0	1							6			
→SrcA[310]	-	00000000	00000000	20000000		00000006		20000000		0000000	C		
→SrcB[310]	-	00000000	00000006	00000010		00000003		00000010		fffffffc			
•ALUControl[20]	-	0	0	4		0		4					
• ALUFlags[30]	-	0	0							2			
•ALUResult[310]	-	00000000	00000006	20000010		00000003		20000010		0000000	В		
•ALUSrc	-	0	1										
→ Mem Write	-	0	0	1		0							
→WriteData[310]	-	00000000	00000000	00000006				00000003		0000000	0		
→MemToReg	-	0	0					1		0			
ReadData[310]	-	00000000	συσοσοι	U					00000006				
<b></b> •RegWrite	-	0	1	0		1				0			
→Result[310]	-	00000000	00000006	20000010		00000003		(υυυυυυυι	00000006	0000000	В		