Instruction_Decoder_TruthTable.txt

instruction encoding	assembler	A1	A2	A3	always	PCS M	emToReg	Memil A	ALUSrc	ImmSrc	RegW	RegSnc	ALUControl	FlagW	Example			
15 8 0																		
0 0 0 0 0 0 0 0 0 0 n n n d d d	MOVS <rd>, <rn></rn></rd>	Rn		Rd	1	0	0	0	0	xx	1	999	011	10	000c	movs	r4, r1	
0 0 0 1 1 0 0 m m m n n n d d d	ADDS <rd>,<rn>,<rm></rm></rn></rd>	Rn	Rm	Rd	1	0	0	0	0	xx	1	999	100	11	18d5	adds	r5, r2, r3	
0 0 0 1 1 0 1 m m m n n n d d d	SUBS <rd>,<rn>,<rm></rm></rn></rd>	Rn	Rm	Rd	1	0	0	0	0	xx	1	999	101	11	1ace	subs	r6, r1, r3	
00100 d d d i i i i i i i	MOVS <rd>, #<imm8></imm8></rd>			Rd	1	0	0	0	1	99	1	100	999	10	2156	movs	r1, #86	
0 0 1 1 0 dn dr dr i i i i i i i	ADDS <rdn>,#<imm8></imm8></rdn>	Rdn		Rdn	1	0	0	0	1	99	1	100	100	11	3203	adds	r2, #3	
0 0 1 1 1 dn dr dr i i i i i i i	SUBS <rdn>,#<imm8></imm8></rdn>	Rdn		Rdn	1	0	0	0	1	99	1	100	101	11	3b10	subs	r3, #0x10	
10011tttiiiiiii	LDR <rt>,[<sp>,#<imm8>]</imm8></sp></rt>	SP		Rt	1	0	1	0	1	91	1	110	100	99	9f01	ldr	r7, [sp, #4]	
10010tttiiiiiii	STR <rt>,[<sp>,#<imm8>]</imm8></sp></rt>	SP		Rt	1	0	0	1	1	91	0	110	100	99	9401	str	r4, [sp, #4]	
1101 cccciiiiiiii	Bcc # <simm8></simm8>	PC			0	1	9	0	1	10	0	991	100	99	d0fe	beq	-2	self loop, not taken
1 1 1 9 9 4 4 4 4 4 4 4 4 4 4 4 4	R #csimm11>	PC			1	1	А	А	1	11	а	991	100	99	e7fe	b	-2	self loon, unconditional

Flagge for updatti N and (Flagge) For updatti N and (Flagge) For Update For U

conditional branches							
1101 cccc i i i i i i i i		Branch conditions					
Code	Condition	Meaning	Status of Flags				
0 0 0 0	EQ	Equa1	Z==1				
0 0 0 1	NE	Not Equal	Z==0				
0 0 1 0	CS or HS	Unsigned Higher or Same (or Carry Set)	C==1				
0 0 1 1	CC or LO	Unsigned Lower (or Carry Clear)	C==0				
0 1 0 0	MI	Negative (or Minus)	N==1				
0 1 0 1	PL	Positive (or Plus)	N==0				
0 1 1 0	VS	Signed Overflow	V==1				
0 1 1 1	VC	No signed Overflow	V==0				
1 0 0 0	HI	Unsigned Higher	(C==1) && (Z!=0)				
1 0 0 1	LS	Unsigned Lower or same	(C==0) (Z==0)				
1 0 1 0	GE	Signed Greater Than or Equal	N==V				
1 0 1 1	LT	Signed Less Than	N!=V				
1 1 0 0	GT	Signed Greater Than	(Z==0) && (N==V)				
1 1 0 1	LE	Signed Less Than or Equal	(Z==1) (N!=V)				
1 1 1 0	AL	Always executed	true				
1 1 1 1	NV	Never executed	false				
A B							
data processing (not implemented yet)							

ta proces	sing (no	t imp	lemented y	et)		
1000	0 c c c	c m	m dn dr dr			
	0 0 0	0		ANDS	bitwise (logical) AND	Rdn := Rdn & Rm
	0 0 0	1		EORS	bitwise (logical) exclusive OR	Rdn := Rdn ^ Rm
	0 0 1	0		LSLS	logical shift left (unsigned)	Rdn := Rdn << Rm
	0 0 1	1		LSRS	logical shift right (unsigned)	Rdn := Rdn >> Rm
	0 1 0	0		ASRS	arithmetic shift right (signed)	Rdn := Rdn ASR Rm
	0 1 0	1		ADCS	add with carry	Rdn := Rdn + Rm + C-bit
	0 1 1	0		SBCS	sub with carry	Rdn := Rdn - Rm - NOT C-bit
	0 1 1	1		RORS	rotate right	Rdn := Rdn ROR Rm
	100	0		TST	test (like AND), no result but flags	NZCV := NZCV(Rdn & Rm)
	100	1		RSBS	reverse subtract (from 0), NEG	Rdn = -Rm
	101	0		CMP	compare (like SUB), no result but flags	NZCV := NZCV(Rdn - Rm)
	101	1		CMN	compare negative (like RSB)	NZCV := NZCV(Rdn + Rm)
	1 1 0	0		ORRS	bitwise (logical) OR	Rdn := Rdn Rm
	1 1 0	1		MULS	multiply	Rdn := Rm * Rdn
	1 1 1	0		BICS	bitwise bit clear	Rdn := Rdn & ~Rm
	1 1 1	1		MVNS	bitwise (logical) NOT	Rdn := ~Rm