

CS2102 Digital Logic Design Exam 2: 10:10 – 12:00, December 2, 2014

1. Consider the following circuit.




- (a) Derive the Boolean expressions for T₁ through T₄. (4%)
- (b) Write the outputs F_1 and F_2 as a function of the four inputs. (2%)
- (c) List the truth table with 16 combinations of the four input variables. Then list the binary values for T₁ through T₄ and outputs F₁ and F₂ in the table. (6%)
- 2. A majority circuit is a combinational circuit whose output is equal to 1 if the input variables have more 1's than 0's. The output is 0 otherwise. Design a 3-input majority circuit by finding the circuit's truth table and a logic diagram. Your logic diagram must be a simplified two-level AND-OR circuit. (8%)
- 3. Let $F(A, B, C) = \Sigma(1, 2, 3, 6)$.
 - (a) Implement F using one 3-to-8 decoder and one OR gate. (4%)
 - (b) Implement F using one 4-to-1 multiplexer. (4%)

4. In class we have introduced a two-level carry lookahead (CLA) adder as shown below. The inputs of the adder include two 16-bit numbers A = A₁₅A₁₄...A₀ and B = B₁₅B₁₄...B₀, and a carry-in bit C₀ in the least significant position. In each significant position i (0 ≤ i ≤ 15), let S_i and C_{i+1} respectively denote the sum bit and carry-out bit of A_i + B_i + C_i. Explain how to get C₁₂, C₁₅, and S₁₅ from this circuit. (12%)



PICA +9A

- 5. Consider the following sequential circuit that has two inputs x, y and one output sum. It consists of a full-adder and a D flip-flop, where C_{in} is the carry-in of the full-adder and C_{out} is the carry-out connected to the D flip-flop.
 - (a) Derive the input equations for the D flip-flop in terms of x, y, C_{in} . (2%)
 - (b) Derive the state equations for the D flip-flop in terms of x, y, C_{in} . (2%)
 - (c) Derive the state table of the sequential circuit. (6%)




(4 3)

6. Consider the following state table


	Next	State	Output	
Present State	X = 0	X = 1	X = 0	X = 1
а	f	b	0	0
b	d	80	0	0
e	f	49	0	0
d	g	a 1:	1	0
•	d	_ e	0	0
-	f	b_	1	1
g	g	kd	0	1
h	- 8	a	1	0

- (a) Is it a Moore or Mealy circuit? Why? (2%)
- (b) Perform state reduction to get the reduced state table. (4%)
- (c) Draw the state diagram corresponding to the reduced state table. (4%)
- 7. Use D flip-flops and other necessary gates to design a sequential circuit whose state diagram is shown below. You need to simplify the input equation of each D flip-flop using the K-map method to build your circuit (10%)




J6+KQ

8. (a) Complete the following timing diagram for a negative-edge-triggered J-K flip-flop. Assume Q begins at 1, and ignore the propagation delay of the J-K flip-flop. (4%)



(b) Complete the following timing diagram for a positive-edge-triggered T flip-flop with an asynchronous active-low reset input. Assume Q begins at 1, and ignore the propagation delay of the T flip-flop.

(6%)



- 9. Answer TRUE or FALSE. (6%)
 - (a) A Verilog module can be defined within another Verilog module.
 - (b) The instance name of a Verilog module is required.
 - (c) The first entry in the port list of a Verilog predefined primitive is an input.
- 10. Use each of the following styles to complete a Verilog model that describes one-bit comparator whose output is 1 if in_1 is greater than or equal to in_2, where in_1, in_2 are the inputs, and comp_out is the output. Assume that each input has the value 0 or 1. (9%)

```
(a) Gate-level modeling
```

```
module test_a (comp_out, in_1, in_2);
output comp_out;
input in_1, in_2;
/* complete your code here */
```

endmodule

(b) Dataflow modeling

```
module test_b (comp_out, in_1, in_2);
output comp_out;
input in_1, in_2;
/* complete your code here */
endmodule
```

(c) Behavioral modeling

```
module test_c (comp_out, in_1, in_2);
output comp_out;
input in_1, in_2;
/* complete your code here */
endmodule
```

11. Explain why the following Verilog module does not correctly model a 4-to-1 multiplexer. (5%) module mux4 (a, b, c, d, select, y out);

```
input a, b, c, d;
input [1:0] select;
output y_out;
```

0


reg y_out;


```
always @ (select)
if (select == 0) y_out = a;
else if (select == 1) y_out = b;
else if (select == 2) y_out = c;
else y_out = d;
```

endmodule

- (b) $F_1 = T_3 + T_4 = A + BC + ABD + AD + BD$ $F_2 = T_2 + D' = AB + D'$ (c) $A_1 = D_1 = C_1 = D_2 = AB + D'$
- (c) A T4 F1F2

2,	*	y	7	F
	O	0	0	0
	0	0	1	0
	0	(0	0
	0	{		1
	(0	0	0
	(0	1	1
	(1	0	1
	1	,		





D= xy + xcin trycin = xy + xo(x) + ya(x)

(b)

Q(x)=D= xy + xcin + ycin = xy + xa(x) + ya(x)

(c) Present input next tate
Q(x)=cin x y Cout=D Q(x)

O O O O

O O O O

O O O O

O O O O

O O O O

O O O O


O O O O

0

(b) Mealey, 由 edge - triggered 發生前的情况判断 output

	Next X=D	Output X=0 X=		
Present state	X=D	X=1	X=0	X=
2	1	0(6)	80	1)
b	9	9	0	0
d	3	9		7)
+	150	6	M	
9	9	d	0	
	-		-	-

Anne William = 1.



```
9 (a) False
   Cb) True
   (c) Falux
 10,
   (a) wire in-2-not, equal, greater;
      not Gi (in-2 not , in2);
      and Gz (greater, in-1, in-2 not);
     xor G3 (equal, in-1, in-2);
      or G4 (comp-out, greater, equal);
   (b) ASSIGN COMP_OUT = (in_1 > in=)| (in_1 = = in_2);
   (c)
        always @ (in-1, in-2) begin
        if (in-1 > in-2)
           compout=161;
         If (in-1== In-2)
               comprout=161;
         if (in-1 < in-2)
                 Comp-out=160)
```

「没有 else if 魔主文成 - Jaluays @ (select) if (select == 2'bou) y-aut=G; if (select == 2'bou) y-out=b; if (select == 2'bou) y-out=c; if (select == 2'b10) y-out=c; if (select == 2'b11) y-out=d;