

CS2102 02 Digital Logic Design Midterm 2 (1:20pm-3:10pm, May 21th)


Na	me:	10/06:20)	ID:	(Return this with your answer sheet
Tru	th or False	e (30%):		
(Wi	rite down	T or F. You don't	need to give the re	eason.)
1.	An :	n:1 binary-select m	ultiplexer can be imple	emented by using an $m:n$ encoder and an $n:1$
ı	multiplexer.			
2	Prio	rity encoder conver	ts the one-hot output	of the arbiter to its binary value. Therefore
١	priority enco	oder can be made of	f an arbiter and a deco	oder.
3.	ROM	1 is a look-up table.	It accepts an address a	as input, and outputs the value stored in the table
i	at that addre	ess.		
4.	The	addition of a positiv	ve number and a negat	tive number, both in 2's complement form, will
ı	neither prod	luce an overflow, no	or a carry-out.	
5	The	n-bit signed 2's com	nplement system can r	epresent 2^{n-1} different negative numbers.
6	The	controlling value of	NAND gate is logic 1; t	the controlling value of XOR gate is logic 0.
7	The	hold time of a flip-fl	lop defines the time th	nat data input must be maintained at a constant
\	alue prior t	o the application of	the positive clock puls	se.
8	State	e table or state diag	ram provides exactly t	he same information of an FSM, only with
(different representations.			
9	In a	Moore machine, the	e outputs are functions	s of the present state only; the next-state
(combination	al logic, on the othe	er hand, is a function o	of both the present state and primary inputs.
10	To in	nplement a ROM of	256 addresses using a	2-D array of 32 rows and 8 columns, we need a
5	:32 decode	r and an 8:1 MUX to	select the target valu	e. ,
				-62+61.74
Ans	wer the fo	ollowing question	ns: (70%)	
(Wr	ite down y	your intermediat	e results. Do not gi	ive the final answer only.)
1. (10%) [Conve	ersion] Number con	versions:	
(a) (4%) Con	vert the (615.3) ₈ to	hexadecimal.	
		vert (25.1875) ₁₀ to 0		
((c) (2%) Represent –42 in the 8-bit signed-magnitude representation.			
	(6%) [2's Complement] Show the detailed procedure of the following additions with 7-bit binary			
r	numbers, using 2's complement for negative numbers. You should also translate the result to decimal,			
а	and indicate how you determine if there is an overflow in hardware (instead of your brain!).			
(a) (3%) (–1 3	3) + (-49);		
(b) (3%) (+28	3) – (+49).		
3. (8%) [MUX] (Design a 3-input ma	jority function $f(c, b,$	a) by using three 2:1 MUXes. The output $f=1$
		r more inputs are 1.		

- 4. (6%) [Add/Subtract] Draw the logic diagram of a 4-bit 2's complement add/subtract unit, using full adders and two-input gates as basic blocks. The primary inputs are $\{X,A,B\}$, where A= $\{a_3,a_2,a_1,a_0\} \ \ \text{and} \ \ B=\{b_3,b_2,b_1,b_0\}. \ \text{The primary outputs are} \ \ \{O,S\}, \ \text{where} \ \ S=\{s_3,s_2,s_1,s_0\}.$ When X = 0, S = A + B. When X = 1, S = A - B. The output O indicates overflow. Please also label the carry signals, i.e., $\{c_4, c_3, c_2, c_1, c_0\}$ on the diagram.
- 5. (16%) [Latch]
 - (a) (8%) Complete the following timing diagram for an RS latch with NAND gates. Assume q begins at 0 (q') begins at 1) at t=1. Ignore the delay of the RS latch (i.e., the delay of the two NAND gates is zero).






(b) (8%) Complete the following timing diagram for a gated D latch with NAND gates. Assume Q begins at 0. Again, ignore the delay of the D latch.




6. (12%) [FSM] Design a 3-bit counter with D flip-flops that repeats the following sequence after reset: 0, 1, 5, 3, 0, 1, 5, 3, Therefore the state diagram is a loop of 4 states, as shown in the figure below. Draw the state table and design the logic diagram. After the logic optimization (using K-map) of the FSM, draw the resultant state diagram with all the 8 states specifically.

Ŗ



- 7. (14%) [sequential design] Design a gray-code up-down counter. The counter has one input, Dir. The outputs include the 2-bit state and a Carry_Out. The initial state is 00 after reset. When Dir=1, the circuit up-counts from 00 to 01, to 11, to 10, then back to 00, and repeats. The output Carry_Out=1 when the state transits from 10 to 00. When Dir=0, the counter down-counts from 00 to 10, to 11 to 01, back to 00, and repeats. The output Carry_Out=1 when the state transits from 00 to 10.
 - (a) (2%) Is it Moore machine or Mealy machine?
 - (b) (6%) Draw the state diagram and its state table.
 - (c) (6%) Derive the logic to compute the next-state and output. Design the gate-level diagram of the FSM.



Good Luck and Happy Testing!!

If you have too much time left, there is always a joke for you:

One day, a mechanical engineer, an electrical engineer, and a computer engineer were driving down the street in the same car when it broke down.

The mechanical engineer said, "I think the engine broke. We have to fix it."

The electrical engineer said, "I think there was a spark and something's wrong with the electrical system. We have to fix it."

Both of them turned to the computer engineer and said, "What do you think?"

The computer engineer said, "I have no idea what happened. But why don't we close all the windows, and then open the windows again. That always works for me!!"