
	Circuits and Electronics (I) Final Examination Class:	
	ID: (02062129	
	ID: (02062129 Name: 字句第7	
	Choose all the correct answers in a question: (106%, you get 4 (or 5) points if your answer is correct, 0 point if you do not answer, but -1 (-2) point if your answer is incorrect)	
3	1. The so-called 28nm process in IC fabrication means the [(1) channel length (2) channel width (3) oxide thickness (4) none of the above] of MOS is greater than 28nm, or equal to 28nm.	
1,3	2. Which of the following breakdowns is a permanent failure in a MOS? [(1) PN-junction breakdown (2) Punch-through breakdown (3) Oxide breakdown (4) none of the above].	or the
2	3. To [(1) decrease (2) increase (3) keep unchanged (4) none of the above] the V _{TN} of an enhancement nMOS, Cox has to be decreased.	<i>5</i> ,
4	4. (5%) For an enhancement nMOS. Given $V_{TN}=0.8V$, $kn=0.1mA/V^2$, $V_{GS}=1.8V$, $VA=50V$, $V_{DS}=2$. What is the output resistance <u>ro</u> of the circuit? [(1) $400k\Omega$ (2) $200k\Omega$ (3) $500k\Omega$ (4) none of the above].	
	10= kn (1) = 0,1mt kn= kn (165-VTW)	
	1 Atn (0165-V7W)	
2	5. (5%) For an enhancement pMOS. Given kp'= 40μ A/V ² . Assume the drain current is 0.225mA when $V_{GS} = \overline{V_{DS}} = -3V$ and the drain current is 1.4mA when $V_{GS} = V_{DS} = -4V$. What is the W/L ratio? (Hint: $V_{TP} < 0V$) [(1)35.1 (2) 25.1 (3) 15.1 (4) 5.1].	(
	5.1]. \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$\frac{1}{2} = \frac{13 - V_{NN}}{(-4 - V_{NN})}$
	1.4 mA = = = kp ~ (VGS-V7N] 2 400=	V7N-6V7N-1
6	6. One way to make the threshold voltage of nMOS smaller is to [(1) decrease (2) = increase (3) keep unchanged (4) none of the above] the impurity concentration of p-type substrate.	12 VAN +336VAN +56

Einal.

- 7. Which of the following statements about current in MOS circuit is correct? [(1) The MOS current will decrease when the temperature increases (2) The source, drain currents of a CMOS inverter circuit are 0 when the inverter is operated at non-switching, or stable state (3) The gate current in a normal MOS is always 0 (4) None of the above.
- Which of the following factors affects the value of threshold voltage of MOS? [(1) oxide thickness (2) oxide permittivity (3) channel length (4) substrate impurity concentration].
 - 9. How about the variation of channel thickness (be distinguished from length, width) when negative V_{GS} is applied into the depletion mode pMOS? [(1) not changed (2) decrease (3) increase (4) depend on the relation of V_{GS} and V_{TP}].
 - 10. (5%) Consider a depletion pMOS with $V_{TP}=2V$, $kp=0.5mA/V^2$. What is the drain current when $V_{GS}=0V$, $V_{DS}=-1V$? [(1) 4mA(2) 3mA(3) 2.5mA(4) 1.5mA]. $V_{DS}=-1>V_{GS}-V_{TP}=-2$ $20=0.5m\left(2(-2)(-1)-1\right)$ =0.5m =0.5m =0.5m

11. The mechanism that the depletion region around the drain extends completely through the channel to the source terminal is called [(1) punch-through breakdown effect (2) body effect (3) Early effect (4) subthreshold conduction effect].

Final 2 2015/06/25




(1) $I_D = kn \times V_{DS}$ (2) $I_D = kn \times V_{GS}^2$ (3) $I_D = kn \times V_{DS}^2$ (4) $I_D = kn \times (V_{GS} - V_T)^2$ 15. (5%) Given an nMOS with $V_{TN} = -1V$, $kn = 0.5 \text{mA/V}^2$, $V_{DS} = 2V$, What is the value

15. (5%) Given an nMOS with V_{TN} = -1V, kn=0.5mA/V², V_{DS} =2V, What is the value of I_{DSS} ? (1) 0mA (2) 2mA (3) 8mA (4) none of the above.


-


......

- 16. The effect that a change in V_{SB} alters the threshold voltage is called (1) punch-through breakdown effect (2) body effect (3) Early effect (4) subthreshold conduction effect.
 - 17. (5%) Consider the circuit in Fig. 2. The transistor parameters are V_{TN}= 1V, kn'=100μA/V² for all three transistors. Which width-to-length ratio required in each transistor such that ID=0.64mA, V1=3V, and V2=5V is correct? (1) W1/L1 = 4/5, W2/L2=16/5 (2) W2/L2=24/5, W3/L3=64/5 (3) W2/L2=16/5, W3/L3=96/5 (4) W1/L1 = 4/5, W3/L3=16/5]



18. Given a CMOS logic circuit as shown in Fig. 3 where the pMOS network is not shown explicitly. What does the logic function Fig. 3 implement from Vo? [(1) A+B'(2) (A+B')' (3) (A+B)(A'+B') (4) (A'B+AB')'].








Fig. 4

20. Consider the circuit in Fig. 5. The transistor parameters are V_{TN1} = -2V, V_{TN2} = 1V, kn_1 = $10\mu A/V^2$, kn_2 = $80\mu A/V^2$. If V_I = 5V,

(a) (5%)1 What is the value of Vo? (1) 0.063V (2)0.083V (3) 0.107V (4) 0.127V.

(b) (5%)3 What is the value of ID1? (1) $80\mu A$ (2) $60\mu A$ (3) $40\mu A$ (4) $0\mu A$.

$$V_{GS}=0 > V_{TN}$$
 $V_{GS}=0 > V_{TN}$
 $V_{DD}=5V$
 $V_{DD}=5V$

$$|0\mu(2)|^2 = 80/(4) |0 - 10^2|$$

$$| = 2(416 - 16^2)$$

$$| 6^2 - 816 + 1 = 0$$

$$| 2 + 564 - 4 + 1 = 0$$

$$| 3.873 + 1 = 0$$

21. Given a CMOS logic circuit as shown in Fig. 6 where the nMOS network is not shown explicitly. What is the Boolean function of Vo? (1) ABE+C'+D' (2) A(BE+C'+D') (3) (A'(B'E'+C+D))' (4) A'B'E'+A'C+A'D.

BHC'+A'(+AD) VDD

A+ (BE) (C') (D')

BHC'+A'(+AD)

ABE+A'(+AD)

nmos network

ABC+A'(+AD)

(A+B+C) (A+C) (A+D)

A(B

Have a Nice Summer Break!!

Fig. 6

(ABE') (AC') (AD')

Thanks for your cooperation, looking forward to seeing you again in the future!

inal 6 2015/06/25