# Lab 3: Counters and Shift Registers I

## Objective

- ✓ Review synchronous sequential circuits.
- ✓ Review counter and shift register logics.

### Prerequisite

- ✓ Fundamentals of logic gates.
- ✓ Clocking concepts
- ✓ Logic modeling in Verilog HDL.

#### Pre-labs

- 1 Consider a 4-bit synchronous binary up counter.
  - 1.1 Draw the logic diagram
  - 1.2 Construct Verilog RTL representation for the logics with verification.
- 2 Cascade eight DFFs together as a shift register. Connect the output of the last DFF to the input of the first DFF as a ringer counter. Let the initial value of DFF output after reset be 01010101. Construct the Verilog RTL representation for the logics with verification.

#### **Experiments**

- Frequency Divider: Construct a 27-bit synchronous binary counter. Use the MSB of the counter, we can get a frequency divider which provides a  $1/2^{17}$  frequency output ( $f_{out}$ ) of the original clock ( $f_{crystall}$ , 100MHz). Construct a frequency divider of this kind.
  - 1.1 Write the specification of the frequency divider.
  - 1.2 Draw the block diagram of the frequency divider.
  - 1.3 Implement the frequency divider with the following parameters.


I/O	$f_{\scriptscriptstyle crystal}$	$f_{\scriptscriptstyle out}$
Site	W5	U16

- 2 Frequency Divider: Use a count-for-50M counter and some glue logics to construct a 1 Hz clock frequency. Construct a frequency divider of this kind.
  - 2.1 Write the specification of the frequency divider.
  - 2.2 Draw the block diagram of the frequency divider.
  - 2.3 Implement the frequency divider with the following parameters.

I/O	$f_{\scriptscriptstyle crystal}$	$f_{out}$
Site	W5	U16

- 3 Implement pre-lab2 with clock frequency of 1 Hz.
- 4 Use the idea from pre-lab2. We can do something on the seven-segment display. Assume we have the pattern of E, H, N, T, U for seven-segment display as shown below. Try to

implement the scrolling pre-stored pattern NTHUEE with the four seven-segment displays.



TA: \_\_\_\_\_