

Finite-State Machine Miniwatch

黄元豪 Yuan-Hao Huang

國立清華大學電機工程學系 Department of Electrical Engineering National Tsing-Hua University

clocks




- Use signal (100MHz) from crystal (W5)
- Do not use gated clock
 - ex: en & clk (X)
 - For large blocks, use PLL IP
- Various clock frequencies in labs
 - 100-Hz for Debounce circuits
 - 1-Hz for second clock display
 - faster clock for push-button-controlled FSM (~10-Hz)
 - one pulse generation

"Turn off" a Block

• Enable control (with AND gate) for combinational logics (block input)

$$F = EN \cdot X$$

- Use MUXs in front of DFFs for unchanged states
 - Clock gating is NOT preferred



Finite State Machine Design Procedure

- Derive the state diagram
- Determine # of DFFs (for N states)
 - Use [log₂N] numbers of DFFs for binary-coded state
 - If FSM is Moore model, use DFFs for outputs
 - Write Verilog codes for DFFs
- Use combinational logics for state transitions and output functions (Use *case* statement)

Bad Coding Style: Inferred Latches in Combinational Logics

- Incomplete case statement
- To avoid
 - Make sure to have default case
 - Or always specify the default value in the beginning of the always block

```
always @*
begin
case (alu_control)
2'd0: y = x + z;
2'd1: y = x - z;
2'd2: y = x * z;
endcase
end
```

```
always @*
begin
case (alu_control)
2'd0: y = x + z;
2'd1: y = x - z;
2'd2: y = x * z;
default: y = 0;
endcase
end
```

```
always @*
begin
y=0;
case (alu_control)
2'd0: y = x + z;
2'd1: y = x - z;
2'd2: y = x * z;
endcase
end
```

Bad Coding Style:

Inferred Latches in Combinational Logics

```
always @*
begin
if (alu_control==2'b00)
    y=x+z;
else if (alu_control==2'b01)
    y=x-z;
else if (alu_control==2'b10)
    y=x*z;
end
```

```
always @*
begin
y=0;
if (alu_control==2'b00)
y=x+z;
else if (alu_control==2'b01)
y=x-z;
else if (alu_control==2'b10)
y=x*z;
end
```


```
always @*
if (alu_control==2'b00)
    y=x+z;
else if (alu_control==2'b01)
    y=x-z;
else if (alu_control==2'b10)
    y=x*z;
else
    y=0;
```

Miniwatch Example


TS IN THE STATE OF THE STATE OF

- Specifications
 - Miniwatch
 - minute-second time display
 - stopwatch supporting up to 59:59
 - alarm for a certain time
 - FSM controller for all normal functions
 - Two push buttons for external control (one additional reset with DIP switch)


I/O Description for Demonstration



Hardware Architecture




Block Diagram




timedisplay module


counterx



{load_value_enable==1, count_enable ==1, q==4'd9}




{load_value_enable==1, count_enable ==1, q==4'd9}



load_value_sec1 4'd5


load_value_min0 4'd9

load_value_min1 4'd5




stopwatch module

downcounter



1 011 time_borrow


{load_value_enable==1, count_enable ==1, q==4'd1}




load_value_sec1 4'd5


load_value_min0 4'd9

load_value_min1 4'd5




alarm module







Unitset module (setting functions)




FSM module







scan_ctrl module









2kHz for scan frequency