# **Lab 5 - Timer and Stopwatch**

106033233 資工大四 周聖諺 (Sheng-Yen Chou)

2022-03-28

# **Contents**

Lab 5 - Timer and Stopwatch Report	4
Lab 5 - Pre Lab: 40-Second Timer	4
Design Specification	4
Design Implementation	5
Global Variables	5
Debounce	6
One-Pulse	6
Finite State Machine	7
Frequency Divider	8
2-Digit Synchronous Binary Down Counter	9
LEDs Controller	11
Extractor	11
Binary To 7-Segment Convertor	12
7-Segment Display	13
40-Second Timer	15
I/O Pin Assignment	16
Block Diagram	17
RTL Simulation	18
Lab 5-1: 40-Second Down Counter	18
Lab 5 - 2: Stopwatch	18
Design Specification	18
Design Implementation	20
Global Variables	20
Debounce	20
One-Pulse	20
Finite State Machine	22
Lap Controller	23
Frequency Divider	24
2-Digit Synchronous Binary Up Counter	24
LEDs Controller	25
Minute-Second Separator	26
Binary To 7-Segment Convertor	27
7-Segment Display	27
7-Segment Time Display	27
Stopwatch	28
I/O Pin Assignment	29

Block Diagram	31
RTL Simulation	32
Lab 5 - 3: Timer	32
Design Specification	32
Design Implementation	33
Global Variables	33
Debounce	34
One-Pulse	34
Finite State Machine	34
Frequency Divider	37
2-Digit Synchronous Binary Down Counter	37
LEDs Controller	37
Minute-Second Separator	38
Binary To 7-Segment Convertor	38
7-Segment Display	38
7-Segment Time Display	38
Timer	38
I/O Pin Assignment	40
Block Diagram	41
RTL Simulation	41
Discussion	42
Conclusion	42
Reference	42

# **Lab 5 - Timer and Stopwatch Report**

106033233 資工大四 周聖諺 (Sheng-Yen Chou)

# Lab 5 - Pre Lab: 40-Second Timer

# **Design Specification**

Source Code

#### **Debounce**

Input: rst, clk, push

Output: push\_debounced

## **One-Pulse**

Input: rst, clk, push

Output: push\_onepulse

## **Finite State Machine**

Input pause, clk, restart

Output is\_pause, is\_restart

# **Frequency Divider**

Input: rst, clk

Output: clk\_out

# 2-Digit Synchronous Binary Down Counter

Input: rst, clk

Output [7:0]q

# **LEDs Controller**

Input: q, is\_pause, is\_restart

Output: leds

## **Extractor**

Input: [7:0] x

Output: [3:0] d1, [3:0] d2

# **Binary To 7-Segment Convertor**

Input: [3:0] i

Output: [3:0]P, [7:0]D

# 7-Segment7 Frequency Divider

Input: clk, rst

Output: clk out

## 7-Segment Display

Output: [0:3]d\_sel, [7:0]d\_out

Input: clk, rst, [7:0]d0, [7:0]d1, [7:0]d2, [7:0]d3

## **40-Second Timer**

Output [15:0]leds, [3:0]D\_SEL, [7:0]D\_OUT

Input restart, push, rst, clk

## **Design Implementation**

## **Global Variables** The global variables are used across the whole project.

```
1 // Segment-7 Displayer
    define SEGMENT_7_INPUT_BITS_N 4
3 'define SEGMENT_7_DISPALY_DIGIT_N 4
4 'define SEGMENT_7_SEGMENT_N 8
5 'define SEGMENT_7_NONE `SEGMENT_7_SEGMENT_N'b1111111_1
6 'define SEGMENT_7_EMPTY `SEGMENT_7_SEGMENT_N'b1111111_0
8 // Segment-7 Displayer Frequency Divider
   `define SEGMENT_7_FREQ_DIV_BITS 30
9
10 // 1000 Hz
11 'define SEGMENT_7_FREQ_DIV_COUNT `FREQ_DIV_BITS'd50000
12 //`define SEGMENT_7_FREQ_DIV_COUNT `FREQ_DIV_BITS'd2
13 // 1 Hz
14 //`define SEGMENT_7_FREQ_DIV_COUNT `FREQ_DIV_BITS'd5000000
15 'define RST_OFF 1'b1
16
17 // BCD Counter
18 'define BCD_COUNTER_BITS 8
19 'define BCD_COUNTER_LIMIT `BCD_COUNTER_BITS'd40
20 'define BCD_COUNTER_ZERO `BCD_COUNTER_BITS'd0
```

```
21
22 // Frequency Divider
23 'define FREQ_DIV_BITS 30
24 // 1 Hz
25 'define FREQ_DIV_COUNT `FREQ_DIV_BITS'd50000000
26
27 // LED control
28 'define LEDS_NUM 16
```

**Debounce** For each click, the module will delay 4 clock cycle and then raise the debounce pulse. I use 4 registers to represent the delay state and send a pulse while 4 registers are all 1s.

```
module debounce (
2
        rst,
3
        clk,
4
        push,
5
        push_debounced
6
        );
7
8
        input rst;
9
        input clk;
10
        input push;
11
        output push_debounced;
        // declare the outputs
12
13
        reg push_debounced;
14
        // declare the shifting registers
15
        reg[3:0] push_window;
16
        always @(posedge clk or posedge rst)
17
18
        begin
19
            if (~rst) begin
                 push_window <= 4'b0;</pre>
20
21
                 push_debounced <= 1'b0;</pre>
22
            end else begin
                 push_window<={push, push_window[3:1]};</pre>
23
24
25
                 if (push_window[3:0] == 4'b1111) begin
26
                     push_debounced <= 1'b1;</pre>
27
                 end else begin
28
                     push_debounced <= 1'b0;</pre>
29
                 end
            end
31
        end
   endmodule
32
```

**One-Pulse** The one-pulse module raise a pulse while the debounce module raises a pulse. As a result, it will produce high voltage while the previous debounce signal is higher than the current de-

bounce signal.

```
1 module onepulse (
2
        rst,
3
        clk,
        push,
4
5
        push_onepulse
6
        );
7
8
        input clk, rst;
9
        input push;
        output push_onepulse;
11
        // internal registers
        reg push_onepulse_next;
13
        reg push_debounced_delay;
14
        reg push_onepulse;
15
        wire push_debounced;
16
17
        debounce U0(.clk(clk), .rst(rst), .push(push), .push_debounced(
           push_debounced));
18
19
        always @* begin
            push_onepulse_next = push_debounced & ~push_debounced_delay;
20
21
        end
22
23
        always @(posedge clk or posedge rst)
24
        begin
            if (~rst) begin
25
                push_onepulse <= 1'b0;</pre>
26
                push_debounced_delay <= 1'b0;</pre>
27
            end else begin
29
                push_onepulse <= push_onepulse_next;</pre>
                push_debounced_delay <=push_debounced;</pre>
31
            end
32
        end
   endmodule
```

**Finite State Machine** The finite state machine controls 2 signals: is\_pause and is\_restart. The down counter will pause while the signal is\_pause is at high voltage and resume to count while the signal is at low voltage. It is controlled independently, so I only need to inverse the signal whenever the button restart is pressed.

On the other hand, the down counter will reset to 0 when the signal is\_restart raises. It only depends on restart button, so we only need to inverse the signal whenever the button is clicked.

```
1 'define STATE_START 0
2
3 module fsm(
4 is_pause,
```

```
5
        is_restart,
6
        pause,
7
        clk,
8
        restart
9
        );
10
11
        output is_pause;
12
        output is_restart;
13
        input pause;
14
        input clk;
15
        input restart;
16
        reg is_restart;
17
        reg is_pause;
18
19
        reg state;
20
21
        initial
22
        begin
            state = `STATE_START;
23
24
        end
25
        always@(posedge restart)
27
        begin
            is_restart = is_restart ^ 1;
28
29
        end
31
        always@(posedge pause)
32
        begin
              if(state == `STATE_PAUSE)
33
34
35
                state = `STATE_START;
                is_pause = 0;
37
              end
              else if(state == `STATE_START)
39
              begin
                state = `STATE_PAUSE;
40
41
                is_pause = 1;
42
              end
43
        end
   endmodule
44
```

**Frequency Divider** To generate the 1 Hz clock, I use variables counter\_in and counter\_out to count from 0 to 50M. The counter\_in will store the value for the next time step and pass the value to the counter\_out when the clock raises. The reason why we need 50M counting is each counting is triggered only when the clock raises, so the circuit will count 1 more for every twice clock pulses.

```
1 'include "global.v"
2
3 //`define FREQ_DIV_BITS 30
```

```
4 //`define FREQ_DIV_COUNT `FREQ_DIV_BITS'd1000000
   //`define FREQ_DIV_COUNT `FREQ_DIV_BITS'd50000000
 6
 7
    module frequency_divider(
 8
        clk_out,
9
        clk,
10
        rst
11
        );
12
13
        input clk;
14
        input rst;
15
        output clk_out;
16
        reg clk_in;
17
18
        reg clk_out;
19
        reg [`FREQ_DIV_BITS-1:0] counter_in;
20
        reg [`FREQ_DIV_BITS-1:0] counter_out;
21
22
        always@(counter_out or clk_out)
23
             if(counter_out < (`FREQ_DIV_COUNT - 1))</pre>
24
             begin
25
                 counter_in <= counter_out + `FREQ_DIV_BITS'd1;</pre>
26
                 clk_in <= clk_out;</pre>
27
             end
28
             else
29
             begin
                 counter_in <= `FREQ_DIV_BITS'd0;</pre>
                 clk_in <= ~clk_out;</pre>
31
             end
34
        always@(posedge clk or negedge rst)
            if(~rst)
             begin
                 counter_out <= `FREQ_DIV_BITS'd0;</pre>
                 clk_out <= 1'd0;
38
39
             end
40
             else
41
42
                 counter_out <= counter_in;</pre>
43
                 clk_out <= clk_in;</pre>
44
             end
45 endmodule
```

**2-Digit Synchronous Binary Down Counter** To implement the binary down counter, I use a variable q\_in to count from 0 to 15. Whenever the output of the counter q changes, the variable q\_in should be changed to q - 1. In addition, when the circuit detects the raise of the clock, the output of the counter will change to the variable q\_in. On the other hand, if the reset switch to 0 or the counter hits 0, q will be reset to the upper limit 15.

# **Verilog Code**

```
`include "global.v"
2
   module binary_down_2digit_counter(
4
        clk,
5
6
        rst,
7
        is_pause
8
        );
9
10
        output [`BCD_COUNTER_BITS-1:0]q;
11
        input clk;
12
        input rst;
13
        input is_pause;
14
        reg [`BCD_COUNTER_BITS-1:0]q;
15
        reg [`BCD_COUNTER_BITS-1:0]q_in;
16
17
        initial
18
19
        begin
20
            q <= `BCD_COUNTER_LIMIT;</pre>
21
22
23
        always@(q)
24
        begin
25
               if(q == (`BCD_COUNTER_LIMIT - `BCD_COUNTER_BITS'd1))
            if(q <= `BCD_COUNTER_BITS'd1)</pre>
27
            begin
28
                 q_in <= `BCD_COUNTER_ZERO;</pre>
29
            end
30
            else
31
            begin
                 if(~is_pause)
32
                 begin
                     q_in <= q - `BCD_COUNTER_BITS'd1;</pre>
34
                 end
                 else
37
                 begin
                     q_in <= q;
38
                 end
            end
40
        end
41
42
43
        always@(posedge clk or negedge rst)
44
        begin
45
            if(~rst)
46
            begin
                 q <= `BCD_COUNTER_LIMIT;</pre>
47
48
            end
49
            else
```

```
50 begin
51 q <= q_in;
52 end
53 end
54 endmodule
```

**LEDs Controller** The LEDs will all light up whenever the the module counts to 0. In addition, LED [0] lights up when the counter is counting and goes out when the counter is paused.

```
`include "global.v"
2
3 module led_control(
4
       q,
5
       is_pause,
       is_restart,
6
7
       leds
8
       );
9
10
       input [`BCD_COUNTER_BITS-1:0]q;
11
       input is_pause;
       input is_restart;
13
       output [`LEDS_NUM-1:0]leds;
14
15
       reg [`LEDS_NUM-1:0]leds;
16
17
       always@(q or is_pause or is_restart)
18
       begin
            if(q == `BCD_COUNTER_ZERO)
19
20
            begin
21
                leds = {`LEDS_NUM{1'b1}};
22
            end
23
            else if((!is_pause) && (is_restart))
24
            begin
                leds = `LEDS_NUM'b1;
25
26
            end
27
            else
28
            begin
29
                leds = `LEDS_NUM'b0;
            end
31
       end
32
   endmodule
```

**Extractor** I use mod of 10 to extract the first decimal digit and use divided by 10 to extract the second decimal digit.

```
1 `include "global.v"
```

```
3 module extract(
       input [`BCD_COUNTER_BITS-1:0] x,
       output [`SEGMENT_7_INPUT_BITS_N-1:0] d1,
5
       output [`SEGMENT_7_INPUT_BITS_N-1:0] d2
6
7
       );
8
9
       wire [`BCD_COUNTER_BITS-1:0]mod;
       wire [`BCD_COUNTER_BITS-1:0]div;
10
       assign mod = \times % 10;
11
12
       assign div = x / 10;
13
14
       assign d1 = mod[`SEGMENT_7_INPUT_BITS_N-1:0];
15
       assign d2 = div[`SEGMENT_7_INPUT_BITS_N-1:0];
16 endmodule
```

# **Binary To 7-Segment Convertor** Convert 4-bit binary number to 7-segment display with switch-case syntax.

```
`include "global.v"
2
3
   module segment7(
4
       i,
5
       Р,
6
       D
7
       );
8
9
       input [`SEGMENT_7_INPUT_BITS_N:0] i;
       output [`SEGMENT_7_DISPALY_DIGIT_N-1:0]P;
10
       output [`SEGMENT_7_SEGMENT_N-1:0]D;
11
12
13
       reg [`SEGMENT_7_SEGMENT_N-1:0]D;
14
       assign P = ~4'b0001;
15
16
       always@(i)
           case(i)
17
18
                 SEGMENT_7_INPUT_BITS_N'd0: D=`SEGMENT_7_SEGMENT_N'
                   b0000001_1;
                `SEGMENT_7_INPUT_BITS_N'd1: D=`SEGMENT_7_SEGMENT_N'
19
                   b1001111_1;
                `SEGMENT_7_INPUT_BITS_N'd2: D=`SEGMENT_7_SEGMENT_N'
20
                   b0010010_1;
21
                `SEGMENT_7_INPUT_BITS_N'd3: D=`SEGMENT_7_SEGMENT_N'
                   b0000110_1;
                `SEGMENT_7_INPUT_BITS_N'd4: D=`SEGMENT_7_SEGMENT_N'
22
                   b1001100 1;
                `SEGMENT_7_INPUT_BITS_N'd5: D=`SEGMENT_7_SEGMENT_N'
23
                   b0100100_1;
                `SEGMENT_7_INPUT_BITS_N'd6: D=`SEGMENT_7_SEGMENT_N'
                   b0100000_1;
```

```
25
                `SEGMENT_7_INPUT_BITS_N'd7: D=`SEGMENT_7_SEGMENT_N'
                   b0001111_1;
                `SEGMENT_7_INPUT_BITS_N'd8: D=`SEGMENT_7_SEGMENT_N'
                   b0000000_1;
                `SEGMENT_7_INPUT_BITS_N'd9: D=`SEGMENT_7_SEGMENT_N'
27
                   b0000100_1;
28
                `SEGMENT_7_INPUT_BITS_N'd10: D=`SEGMENT_7_SEGMENT_N'
                   b0001000_1;
29
                `SEGMENT_7_INPUT_BITS_N'd11: D=`SEGMENT_7_SEGMENT_N'
                   b1100000_1;
                `SEGMENT_7_INPUT_BITS_N'd12: D=`SEGMENT_7_SEGMENT_N'
                   b0110001_1;
                `SEGMENT_7_INPUT_BITS_N'd13: D=`SEGMENT_7_SEGMENT_N'
31
                   b1000010_1;
32
                `SEGMENT_7_INPUT_BITS_N'd14: D=`SEGMENT_7_SEGMENT_N'
                   b0110000_1;
                `SEGMENT_7_INPUT_BITS_N'd15: D=`SEGMENT_7_SEGMENT_N'
                   b0111000_1;
34
                default: D=`SEGMENT_7_SEGMENT_N'b0111000_1;
           endcase
37
   endmodule
```

**7-Segment Display** Since we can only control one digit of the 7-segment display each time, I design a module that takes the 4-digit patterns as input and shows the 1 digit on the display when the clock raises. Whenever the clock raises, the module will switch the control d\_sel to different digit and shows the corresponding digit. Take an example, when the first clock raise occur, the module will set d\_sel = 4′ b1110 and d\_out = d0. As for second clock pulse, the module will output d\_sel = 4′ b1101 and d out = d1 and so on.

```
`include "global.v"
3
   //`define DIGIT_N 4
4
   //`define SEGMENT_N 8
5
6
7 module display_7seg(
8
       d_sel,
9
       d_out,
10
       clk,
       rst,
11
12
       d0,
13
       d1,
       d2,
14
15
       d3
16
       );
17
18
       output [0:`SEGMENT_7_DISPALY_DIGIT_N-1]d_sel;
```

```
19
        output [`SEGMENT_7_SEGMENT_N-1:0]d_out;
20
        input clk;
21
        input rst;
22
        input [`SEGMENT_7_SEGMENT_N-1:0]d0;
23
        input [`SEGMENT_7_SEGMENT_N-1:0]d1;
24
        input [`SEGMENT_7_SEGMENT_N-1:0]d2;
25
        input [`SEGMENT_7_SEGMENT_N-1:0]d3;
26
27
        reg [0:`SEGMENT_7_DISPALY_DIGIT_N-1]d_sel;
        reg [`SEGMENT_7_SEGMENT_N-1:0]d_out;
28
29
        reg [0:`SEGMENT_7_DISPALY_DIGIT_N-1]d_sel_temp;
        reg [`SEGMENT_7_SEGMENT_N-1:0]d_out_temp;
31
        wire clk_out;
32
33 //
          initial
34 //
          begin
35 //
              d_sel <= `SEGMENT_7_DISPALY_DIGIT_N'b1110;</pre>
              d_out <= `SEGMENT_7_EMPTY;</pre>
37
   //
39
        segment7_frequency_divider U0(.clk(clk), .rst(`RST_0FF), .clk_out(
            clk_out));
40
41
        always@(d_sel)
42
        begin
            case((d_sel << 1) | (d_sel >> (`SEGMENT_7_DISPALY_DIGIT_N-1)))
43
44
                  SEGMENT_7_DISPALY_DIGIT_N'b1110: d_out_temp <= d0;</pre>
45
                 `SEGMENT_7_DISPALY_DIGIT_N'b1101: d_out_temp <= d1;
                 `SEGMENT_7_DISPALY_DIGIT_N'b1011: d_out_temp <= d2;
46
47
                 `SEGMENT_7_DISPALY_DIGIT_N'b0111: d_out_temp <= d3;
48
                 default: d_out_temp <= `SEGMENT_7_NONE;</pre>
49
50
            d_sel_temp <= (d_sel << 1) | (d_sel >> (
                `SEGMENT_7_DISPALY_DIGIT_N-1));
        end
51
52
53
        always@(posedge clk_out or negedge rst)
54
        begin
            if(~rst)
55
56
            begin
                 d_out <= `SEGMENT_7_EMPTY;</pre>
57
                 d_sel <= `SEGMENT_7_DISPALY_DIGIT_N'b1110;</pre>
58
59
                   d_sel <= d_sel_temp;</pre>
            end
61
            else
62
            begin
63
                 d_out <= d_out_temp;</pre>
64
                 d_sel <= d_sel_temp;</pre>
65
            end
        end
67
```

#### 68 endmodule

```
40-Second Timer
    include "global.v"
2
3 //`define BCD_COUNTER_BITS 8
4 //`define RST_HIGH 1'b1
6 //`define INPUT_BITS_N 4
7 //`define SEGMENT_7_DISPALY_DIGIT_N 4
8 //`define SEGMENT_7_SEGMENT_N 8
10 //`define P 4'b1111
   //`define NONE_SEG7 `SEGMENT_7_SEGMENT_N'b1111111_1
11
12
13 module prelab(
14
       leds,
15
       D_SEL,
16
       D_OUT,
17
       restart,
18
       push,
19
       rst,
20
       clk
21
       );
       output [`LEDS_NUM-1:0]leds;
22
23
       output [`SEGMENT_7_DISPALY_DIGIT_N-1:0]D_SEL;
       output [`SEGMENT_7_SEGMENT_N-1:0]D_OUT;
24
25
       input restart;
       input push;
26
27
       input rst;
28
       input clk;
29
            reg [`BCD_COUNTER_BITS-1:0]q;
31
       wire DIV_CLK;
       wire [`SEGMENT_7_INPUT_BITS_N-1:0]D1_BINARY;
32
       wire [`SEGMENT_7_INPUT_BITS_N-1:0]D2_BINARY;
33
       wire [`SEGMENT_7_SEGMENT_N-1:0]D1_SEGMENT7;
34
       wire [`SEGMENT_7_SEGMENT_N-1:0]D2_SEGMENT7;
       wire PAUSE_ONEPULSE;
37
       wire RESTART_ONEPULSE;
       wire IS_PAUSE;
       wire IS_RESTART;
40
41
       wire [`BCD_COUNTER_BITS-1:0]Q;
42
43
         assign IS_RESTART = 1;
44
   //
         assign IS_PAUSE = 0;
45
       onepulse PauseBtn(.rst(rst), .clk(clk), .push(push), .push_onepulse
           (PAUSE_ONEPULSE));
       onepulse RestartBtn(.rst(rst), .clk(clk), .push(restart), .
```

```
push_onepulse(RESTART_ONEPULSE));
47
       fsm FSM(.clk(clk), .pause(PAUSE_ONEPULSE), .restart(
           RESTART_ONEPULSE), .is_pause(IS_PAUSE), .is_restart(IS_RESTART))
48
49
       // 2-Digits Binary up counter
       frequency_divider U0(.clk(clk), .rst(IS_RESTART), .clk_out(DIV_CLK)
           );
51
       binary_down_2digit_counter U1(.clk(DIV_CLK), .rst(IS_RESTART), .
          is_pause(IS_PAUSE), .q(Q));
52
53
       // LEDs controller
54
       led_control LED_CONTROL(.q(Q), .is_pause(IS_PAUSE), .is_restart(
           IS_RESTART), .leds(leds));
55
       // Extract digits
57
       extract U2(.x(Q), .d1(D1_BINARY), .d2(D2_BINARY));
       // Convert binary to 7-segment
60
       segment7 U3(.i(D1_BINARY), .D(D1_SEGMENT7));
       segment7 U4(.i(D2_BINARY), .D(D2_SEGMENT7));
61
62
63
       display_7seg(.clk(clk), .rst(rst), .d0(D1_SEGMENT7), .d1(
64
           D2_SEGMENT7), .d2(`SEGMENT_7_NONE), .d3(`SEGMENT_7_NONE), .d_sel
           (D_SEL), .d_out(D_OUT));
65
         display_hex_7seg (.clk(clk), .rst(rst), .d0(D1_BINARY), .d1(
      D2_BINARY));
66 endmodule
```

## I/O Pin Assignment

I/O	clk	rst	push	restart	D_SEL[0]	D_SEL[	1] D_SE	EL[2] D	_SEL[3]
LOC	W5	V17	T17	W19	U2	U4	V4	W	/4
I/O		D_OUT[0]	D_OUT[1]	D_OUT[2]	D_OUT[3]	D_OUT[4]	D_OUT[5]	D_OUT[6]	D_OUT[7]
LOC		V7	U7	V5	U5	V8	U8	W6	W7

I/O	leds[0]	leds[1]	leds[2]	leds[3]	leds[4]	leds[5]	leds[6]	leds[7]
LOC	U16	E19	U19	V19	W18	U15	U14	V14
I/O	leds[8]	leds[9]	leds[10]	leds[11]	leds[12]	leds[13]	leds[14]	leds[15]
LOC	V13	V3	W3	U3	P3	N3	P1	L1

# **Block Diagram**




Figure 1: Lab 5-pre Logic Diagram

#### **RTL Simulation**




Figure 2: Lab 5-pre RTL Simulation

#### Lab 5-1: 40-Second Down Counter

Because I' ve finished all requirements in the prelab, please refers to the section Lab5-Prelab.

# Lab 5 - 2: Stopwatch

# **Design Specification**

Source Code

## **Debounce**

Input: rst, clk, push

Output: push\_debounced

## One-Pulse

Input: rst, clk, push

Output: push\_onepulse

## **Finite State Machine**

Input pause, clk, restart, lap

Output is\_pause, is\_restart, is\_lap

# **Lap Controller**

Output [11:0]q

Input [11:0]i, is\_lap

# **Frequency Divider**

Input: rst, clk

Output: clk\_out

# 2-Digit Synchronous Binary Up Counter

Input: rst, clk

Output [11:0]q

## **LEDs Controller**

Input: q, is\_pause, is\_restart, is\_lap

Output: [15:0]leds

# **Minute-Second Separator**

Input [11:0]i

Output [7:0]d0\_min, [7:0]d1\_min, [7:0]d0\_sec, [7:0]d1\_sec

# **Binary To 7-Segment Convertor**

Input: [3:0] i

Output: [3:0]P, [7:0]D

# 7-Segment7 Frequency Divider

Input: clk, rst

Output: clk\_out

# 7-Segment Display

Output: [0:3]d\_sel, [7:0]d\_out

Input: clk, rst, [7:0]d0, [7:0]d1, [7:0]d2, [7:0]d3

# 7-Segment Time Display

Output [3:0]d\_sel, [7:0]d\_out;

Input [11:0]q\_lap, clk, rst

# Stopwatch

Output [15:0]leds, [3:0]D\_SEL, [7:0]D\_OUT

Input restart, push, rst, clk

# **Design Implementation**

```
Global Variables
   // Segment-7 Displayer
   `define SEGMENT_7_INPUT_BITS_N 4
   `define SEGMENT_7_DISPALY_DIGIT_N 4
  'define SEGMENT 7 SEGMENT N 8
   'define SEGMENT_7_NONE `SEGMENT_7_SEGMENT_N'b1111111_1
6 'define SEGMENT_7_EMPTY `SEGMENT_7_SEGMENT_N'b1111111_0
8 // @Segment-7 Displayer Frequency Divider
9
   `define SEGMENT_7_FREQ_DIV_BITS 30
10 // 1000 Hz
11 'define SEGMENT_7_FREQ_DIV_COUNT `FREQ_DIV_BITS'd50000
12 //`define SEGMENT_7_FREQ_DIV_COUNT `FREQ_DIV_BITS'd2
13 // 1 Hz
14 //`define SEGMENT_7_FREQ_DIV_COUNT `FREQ_DIV_BITS'd5000000
15
   `define RST_OFF 1'b1
16
17 // @BCD Counter
18
   `define BCD_COUNTER_BITS 12
19 'define BCD_COUNTER_LIMIT `BCD_COUNTER_BITS'd3600
20 'define BCD_COUNTER_ZERO `BCD_COUNTER_BITS'd0
21
22 // @Frequency Divider
   `define FREQ_DIV_BITS 30
23
24 // 1 Hz
   'define FREQ_DIV_COUNT `FREQ_DIV_BITS'd50000000
25
26 //`define FREQ_DIV_COUNT `FREQ_DIV_BITS'd2
27
28 // @LED control
29
   `define LEDS_NUM 16
31 // @Minute-Second Seperater
32
   `define UNIT_BITS 6
33
34 // One Pulse
  `define COUNTER_BITS_N 30
36 'define PRESS_CYCLE_N `COUNTER_BITS_N'd200000000
37 //`define PRESS_CYCLE_N `COUNTER_BITS_N'd2
```

**Debounce** Same as lab 5-Prelab.

**One-Pulse** It's similar to the one-pulse module in lab 5-Prelab. I use a counter to count the clock cycles during the button is pressed. If the counting exceed a threshold, it will trigger a long press pulse push\_onepulse\_long. Otherwise, it will trigger a click pulse push\_onepulse.

```
1 `include "global.v"
```

```
//`define LONG_PRESS_N 3
   //`define COUNTER_BITS_N 30
  module onepulse (
6
7
       rst,
8
       clk,
9
       clk_long,
10
       push,
11
       push_onepulse,
12
       push_onepulse_long,
13
       push_debounced,
14
       push_sig,
15
       push_sig_long
16
       );
17
18
       input clk, clk_long, rst;
19
       input push;
20
       output push_onepulse;
21
       output push_onepulse_long;
22
       output push_debounced;
23
       output push_sig;
24
       output push_sig_long;
25
       // internal registers
26
       reg push_onepulse_next;
27
       reg push_debounced_delay;
28
       reg push_onepulse;
29
       reg push_onepulse_next_long;
       reg push_debounced_delay_long;
32
       reg push_onepulse_long;
34
       reg [`COUNTER_BITS_N-1:0]counter_temp;
       reg [`COUNTER_BITS_N-1:0]counter;
       reg push_sig;
       reg push_sig_long;
       debounce U0(.clk(clk), .rst(rst), .push(push), .push_debounced(
           push_debounced));
         debounce U1(.clk(clk_long), .rst(rst), .push(push), .
40
       push_debounced(push_debounced_long));
41
       initial begin
42
43
            push_onepulse = 1'b0;
            push_onepulse_long = 1'b0;
44
45
       end
46
47
       always@(*) begin
48
            push_onepulse = push_sig;
49
            push_onepulse_long = push_sig_long;
50
       end
```

```
51
52
        // Switching long or short
53
        always@(counter) begin
             counter_temp <= counter + `COUNTER_BITS_N'b1;</pre>
55
        end
57
        always @(posedge clk or negedge rst) begin
58
             if (~rst) begin
                  counter <= `COUNTER_BITS_N'b0;</pre>
59
                  push_sig_long <= 1'b0;</pre>
60
61
                  push_sig <= 1'b0;</pre>
             end else if(~push_debounced) begin
62
                   if(counter > `PRESS_CYCLE_N) begin
63
                      push_sig <= 1'b0;</pre>
64
65
                      push_sig_long <= 1'b1;</pre>
                   end else if(counter > 0) begin
66
67
                      push_sig <= 1'b1;</pre>
                      push_sig_long <= 1'b0;</pre>
69
                   end else begin
                      push_sig <= 1'b0;</pre>
71
                      push_sig_long <= 1'b0;</pre>
72
                   end
73
                   counter <= `COUNTER BITS N'b0;</pre>
74
             end else if(push_debounced) begin
75
                  counter <= counter_temp;</pre>
                  push_sig <= 1'b0;</pre>
77
                  push_sig_long <= 1'b0;</pre>
             end
78
        end
79
80 endmodule
```

**Finite State Machine** It's similar to the finite state machine in the Lab 5-Prelab. I just add a new control signal is\_lap. Whenever the button lap is clicked, the signal is\_lap will be inverted.

```
`define STATE_LAP 2
 2
    `define STATE_PAUSE 1
 3
   `define STATE_START 0
4
 5 module fsm(
 6
       is_pause,
 7
        is_restart,
 8
       is_lap,
9
        clk,
10
        pause,
11
        restart,
        lap
12
13
        );
14
15
        output is_pause;
```

```
16
        output is_restart;
17
        output is_lap;
        input clk;
18
19
        input pause;
20
        input restart;
21
        input lap;
23
        reg is_lap;
24
        reg is_restart;
25
        reg is_pause;
26
        reg state;
27
28
        initial begin
29
            state = `STATE_START;
31
32
        always@(posedge restart) begin
33
            is_restart <= is_restart ^ 1;</pre>
34
36
        always@(posedge lap) begin
37
            is_lap <= ~is_lap;</pre>
38
39
40
        always@(posedge pause) begin
          if(state == `STATE_PAUSE) begin
41
            state = `STATE_START;
42
43
            is_pause = 0;
44
          end
          else if(state == `STATE_START) begin
45
            state = `STATE_PAUSE;
46
47
            is_pause = 1;
48
          end
49
        end
50 endmodule
```

**Lap Controller** In stopwatch, we need to freeze the display in the lap. The lap controller will stop updating the latest counting while is\_lap is **true**.

```
1 `include "global.v"
2
3 module lap_controller(
4
       q,
5
       i,
6
       is_lap
7
       );
8
9
       output [`BCD_COUNTER_BITS-1:0]q;
10
       input [`BCD_COUNTER_BITS-1:0]i;
```

```
11
        input is_lap;
12
13
        reg [`BCD_COUNTER_BITS-1:0]q;
14
15
        initial begin
16
            q <= i;
17
        end
18
19
        always@(is_lap or i) begin
            if(!is_lap) begin
21
                q <= i;
22
            end
23
        end
24 endmodule
```

Frequency Divider Same as lab 5-Prelab

**2-Digit Synchronous Binary Up Counter** It's similar to the down counter in the Lab 5-Prelab. The only different thing is this counter counts up rather than down.

```
1
   `include "global.v"
2
3 module binary_up_4digit_counter(
4
        q,
       clk,
5
6
        rst,
7
        is_pause
8
        );
9
10
        output [`BCD_COUNTER_BITS-1:0]q;
11
        input clk;
        input rst;
12
13
        input is_pause;
14
        reg [`BCD_COUNTER_BITS-1:0]q;
16
        reg [`BCD_COUNTER_BITS-1:0]q_in;
17
        initial
18
19
        begin
              q <= `BCD_COUNTER_LIMIT;</pre>
20 //
            q <= `BCD_COUNTER_ZERO;</pre>
21
22
        end
23
24
        always@(q or is_pause)
25
        begin
              if(q == (`BCD_COUNTER_LIMIT - `BCD_COUNTER_BITS'd1))
26
27
            if(q >= `BCD_COUNTER_LIMIT)
28
            begin
```

```
29 //
                    q_in <= `BCD_COUNTER_ZERO;</pre>
                  q_in <= `BCD_COUNTER_LIMIT;</pre>
31
             end
32
             else
33
             begin
34
                  if(~is_pause)
                  begin
                       q_in <= q + `BCD_COUNTER_BITS'd1;</pre>
37
                  end
38
                  else
39
                  begin
40
                       q_in <= q;
41
                  end
42
             end
43
         end
44
45
         always@(posedge clk or negedge rst)
         begin
46
             if(~rst)
47
48
             begin
                    q <= `BCD_COUNTER_LIMIT;</pre>
49
    //
                  q <= `BCD_COUNTER_ZERO;</pre>
50
51
             end
52
             else
53
             begin
54
                  q <= q_in;
55
             end
56
         end
57
    endmodule
```

**LEDs Controller** It's similar to the LEDs controller in the Lab 5-Prelab. The LEDs will all light up while the counter hit the limit. On the other hand, while the counter is counting, leds[0] will be turned on. While the stopwatch enters a lap, leds[1] will be turned on.

```
`include "global.v"
2
3 module led_control(
4
       q,
5
       is_pause,
6
       is_restart,
7
       is_lap,
8
       leds
9
       );
10
       input [`BCD_COUNTER_BITS-1:0]q;
12
       input is_pause;
13
       input is_restart;
14
       input is_lap;
       output [`LEDS_NUM-1:0]leds;
15
```

```
16
17
        reg [`LEDS_NUM-1:0]leds;
18
19
        always@(q or is_pause or is_restart or is_lap) begin
            if(q == `BCD_COUNTER_LIMIT)begin
                leds = {`LEDS_NUM{1'b1}};
            end else begin
                leds[`LEDS_NUM-1:2] = {(`LEDS_NUM-2){1'b0}};
23
24
                if((!is_pause) && (is_restart)) begin
25
                    leds[0] = 1'b1;
26
                end else begin
27
                    leds[0] = 1'b0;
28
                end
29
                if(is_lap) begin
                    leds[1] = 1'b1;
31
32
                end else begin
                    leds[1] = 1'b0;
34
                end
            end
        end
37 endmodule
```

**Minute-Second Separator** This module converts the time in seconds to the form of minutes and seconds. I extract the minute unit with dividing to 60 and the seconds unit with taking the modulo to 60. Finally, we can separate the digits with similar ways.

```
`include "global.v"
2
3
   module min_sec_seperate(
       i,
4
5
       d0_min,
6
       d1_min,
7
       d0_sec,
8
       d1_sec
9
       );
10
       input [`BCD_COUNTER_BITS-1:0]i;
11
12
       output [`SEGMENT_7_INPUT_BITS_N-1:0]d0_min;
       output [`SEGMENT_7_INPUT_BITS_N-1:0]d1_min;
13
       output [`SEGMENT_7_INPUT_BITS_N-1:0]d0_sec;
14
       output [`SEGMENT_7_INPUT_BITS_N-1:0]d1_sec;
15
16
       wire [`BCD_COUNTER_BITS-1:0]MINS;
17
       wire [`BCD_COUNTER_BITS-1:0]SECS;
18
19
       wire [`BCD_COUNTER_BITS-1:0]D0_MIN;
20
       wire [`BCD_COUNTER_BITS-1:0]D1_MIN;
21
       wire [`BCD_COUNTER_BITS-1:0]D0_SEC;
22
       wire [`BCD_COUNTER_BITS-1:0]D1_SEC;
```

```
23
24
       assign MINS = i / 60;
25
       assign SECS = i % 60;
26
27
       assign D0_MIN = MINS % 10;
28
       assign D1_MIN = MINS / 10;
29
       assign D0_SEC = SECS % 10;
       assign D1_SEC = SECS / 10;
31
       assign d0_min = D0_MIN[`SEGMENT_7_INPUT_BITS_N-1:0];
32
       assign d1_min = D1_MIN[`SEGMENT_7_INPUT_BITS_N-1:0];
33
       assign d0_sec = D0_SEC[`SEGMENT_7_INPUT_BITS_N-1:0];
34
       assign d1_sec = D1_SEC[`SEGMENT_7_INPUT_BITS_N-1:0];
36 endmodule
```

## **Binary To 7-Segment Convertor** Same as lab 5-Prelab

## **7-Segment Display** Same as lab 5-Prelab

**7-Segment Time Display** This module shows the time on the 7-segment display. It takes seconds as input and output the control signals of the 7-segment display. We can implement this specialty with the modules Minute-Second Separator, Binary To 7-Segment Convertor, and 7-Segment Display. First, I parse the time in second to the form of minutes and seconds. Then, convert them into the patterns shown on the 7-segment display.

```
`include "global.v"
2
3 module display_time_7_segment(
4
       d_sel,
5
       d_out,
6
       q_lap,
7
       clk,
8
       rst
9
       );
10
       output [`SEGMENT_7_DISPALY_DIGIT_N-1:0]d_sel;
11
12
       output [`SEGMENT_7_SEGMENT_N-1:0]d_out;
13
       input [`BCD_COUNTER_BITS-1:0]q_lap;
14
       input clk;
15
       input rst;
16
       wire [`SEGMENT_7_INPUT_BITS_N-1:0]D0_MIN_BINARY;
17
       wire [`SEGMENT_7_INPUT_BITS_N-1:0]D1_MIN_BINARY;
18
19
       wire [`SEGMENT_7_INPUT_BITS_N-1:0]D0_SEC_BINARY;
20
       wire [`SEGMENT_7_INPUT_BITS_N-1:0]D1_SEC_BINARY;
21
       wire [`SEGMENT_7_SEGMENT_N-1:0]D0_MIN_SEGMENT7;
```

```
22
       wire [`SEGMENT_7_SEGMENT_N-1:0]D1_MIN_SEGMENT7;
23
       wire [`SEGMENT_7_SEGMENT_N-1:0]D0_SEC_SEGMENT7;
       wire [`SEGMENT_7_SEGMENT_N-1:0]D1_SEC_SEGMENT7;
24
25
26
       // Extract digits
27
       min_sec_seperate SEP(.i(q_lap), .d0_min(D0_MIN_BINARY), .d1_min(
           D1_MIN_BINARY), .d0_sec(D0_SEC_BINARY), .d1_sec(D1_SEC_BINARY));
28
29
       // Convert binary to 7-segment
       segment7 D0_MIN_CONV(.i(D0_MIN_BINARY), .D(D0_MIN_SEGMENT7));
30
31
       segment7 D1_MIN_CONV(.i(D1_MIN_BINARY), .D(D1_MIN_SEGMENT7));
32
       segment7 D0_SEC_CONV(.i(D0_SEC_BINARY), .D(D0_SEC_SEGMENT7));
       segment7 D1_SEC_CONV(.i(D1_SEC_BINARY), .D(D1_SEC_SEGMENT7));
34
       // Show
       display_7seg(.clk(clk), .rst(rst), .d0(D0_SEC_SEGMENT7), .d1(
           D1_SEC_SEGMENT7), .d2(D0_MIN_SEGMENT7), .d3(D1_MIN_SEGMENT7), .
           d_sel(d_sel), .d_out(d_out));
   endmodule
```

**Stopwatch** To implement a stopwatch, I only need to combine all modules into one. The Frequency Divider generate 1 Hz clock to trigger the 2-Digit Synchronous Binary Up Counter. The One-Pulse module send signal whenever the button is clicked or long pressed to control the Finite State Machine. The Lap Controller controls the number shown on the display by the module 7-Segment Time Display.

```
`include "global.v"
2
3
   module exp_2(
4
       leds,
5
       D SEL.
       D_OUT,
6
7
       restart,
8
       push,
9
       rst,
10
       clk
11
       );
12
       output [`LEDS_NUM-1:0]leds;
       output [`SEGMENT_7_DISPALY_DIGIT_N-1:0]D_SEL;
13
       output [`SEGMENT_7_SEGMENT_N-1:0]D_OUT;
14
15
       input restart;
16
       input push;
17
       input rst;
       input clk;
18
19
              reg [`BCD_COUNTER_BITS-1:0]q;
20
21
       wire DIV_CLK;
       wire [`SEGMENT_7_INPUT_BITS_N-1:0]D0_MIN_BINARY;
```


```
23
       wire [`SEGMENT_7_INPUT_BITS_N-1:0]D1_MIN_BINARY;
       wire [`SEGMENT_7_INPUT_BITS_N-1:0]D0_SEC_BINARY;
24
       wire [`SEGMENT_7_INPUT_BITS_N-1:0]D1_SEC_BINARY;
25
26
       wire [`SEGMENT_7_SEGMENT_N-1:0]D0_MIN_SEGMENT7;
       wire [`SEGMENT_7_SEGMENT_N-1:0]D1_MIN_SEGMENT7;
27
28
       wire [`SEGMENT_7_SEGMENT_N-1:0]D0_SEC_SEGMENT7;
29
       wire [`SEGMENT_7_SEGMENT_N-1:0]D1_SEC_SEGMENT7;
31
       wire PAUSE_ONEPULSE;
32
       wire RESTART_ONEPULSE;
33
       wire LAP_ONEPULSE;
34
       wire IS_PAUSE;
       wire IS_RESTART;
       wire IS_LAP;
       wire [`BCD_COUNTER_BITS-1:0]Q;
       wire [`BCD_COUNTER_BITS-1:0]Q_LAP;
40
         assign IS_RESTART = 1;
41
   //
42
   //
         assign IS_PAUSE = 0;
43
44
       // 1 Hz Clock
45
       frequency_divider U0(.clk(clk), .rst(rst), .clk_out(DIV_CLK));
46
       onepulse PauseBtn(.rst(rst), .clk(clk), .clk_long(DIV_CLK), .push(
47
           push), .push_onepulse(PAUSE_ONEPULSE));
       onepulse RestartBtn(.rst(rst), .clk(clk), .clk_long(DIV_CLK), .push
48
           (restart), .push_onepulse(LAP_ONEPULSE), .push_onepulse_long(
           RESTART_ONEPULSE));
49
        fsm FSM(.clk(clk), .pause(PAUSE_ONEPULSE), .restart(
           RESTART_ONEPULSE), .lap(LAP_ONEPULSE), .is_pause(IS_PAUSE), .
           is_restart(IS_RESTART), .is_lap(IS_LAP));
50
51
       // 2-Digits Binary up counter
       binary_up_4digit_counter U1(.clk(DIV_CLK), .rst(IS_RESTART), .
           is_pause(IS_PAUSE), .q(Q));
       lap_controller LAP_CONTROL(.q(Q_LAP), .i(Q), .is_lap(IS_LAP));
54
55
       // LEDs controller
56
       led_control LED_CONTROL(.q(Q), .is_pause(IS_PAUSE), .is_restart(
           IS_RESTART), .is_lap(IS_LAP), .leds(leds));
       display_time_7_segment TIME_DISPLAY(.q_lap(Q_LAP), .clk(clk), .rst(
           rst), .d_sel(D_SEL), .d_out(D_OUT));
   endmodule
58
```

## I/O Pin Assignment

I/O	clk	rst	push	restart		D_SEL	_[0]	D_SI	EL[1]	D_SE	EL[2]	D_SEL[3]
LOC	W5	V17	T17	W19		U2		U4		V4		W4
I/O	[	D_OUT[0]	D_OU	T[1] D_OU	JT[2]	D_OU	T[3]	D_OUT	[4] D_OI	JT[5]	D_OUT[	[6] D_OUT[7
LOC	V	/7	U7	V5		U5		V8	U8		W6	W7
I/O	leds[0]	leds	5[1]	leds[2]	led	s[3]	lec	ls[4]	leds[5]	l	eds[6]	leds[7]
LOC	U16	E19		U19	V19	)	W1	L8	U15	l	U14	V14
I/O	leds[8]	leds[	9] l	eds[10]	leds	[11]	leds	s[12]	leds[13]	le	eds[14]	leds[15]
LOC	V13	V3		N3	U3		P3		N3	P	91	

# **Block Diagram**

# **Binary Time To 7-Segment Display**



Lab 5 - 2: Stopwatch




Figure 3: Lab 5-2 Logic Diagram

#### **RTL Simulation**




Figure 4: Lab 5-2 RTL Simulation

## **Lab 5 - 3: Timer**

# **Design Specification**

Source Code

# **Debounce**

Input: rst, clk, push

Output: push\_debounced

# **One-Pulse**

Input: rst, clk, push

Output: push\_onepulse

# **Finite State Machine**

Output is\_pause, is\_restart, is\_setting, [11:0]q\_target

Input clk, pause, restart, mode\_switch

# **Frequency Divider**

Input: rst, clk

Output: clk\_out

# 2-Digit Synchronous Binary Down Counter

Input: rst, clk

# Output [11:0]q

## **LEDs Controller**

Input: q, is\_pause, is\_restart, is\_lap

Output: [15:0]leds

## **Minute-Second Separator**

Input [11:0]i

Output [7:0]d0\_min, [7:0]d1\_min, [7:0]d0\_sec, [7:0]d1\_sec

# **Binary To 7-Segment Convertor**

Input: [3:0] i

Output: [3:0]P, [7:0]D

# 7-Segment7 Frequency Divider

Input: clk, rst

Output: clk\_out

## 7-Segment Display

Output: [0:3]d\_sel, [7:0]d\_out

Input: clk, rst, [7:0]d0, [7:0]d1, [7:0]d2, [7:0]d3

# 7-Segment Time Display

Output [3:0]d\_sel, [7:0]d\_out;

Input [11:0]q\_lap, clk, rst

## **Timer**

Output [15:0]leds, [3:0]D\_SEL, [7:0]D\_OUT

Input restart, push, rst, clk

## **Design Implementation**

# Global Variables

```
// Segment-7 Displayer
// Segment-7 Displayer

'define SEGMENT_7_INPUT_BITS_N 4

'define SEGMENT_7_DISPALY_DIGIT_N 4

'define SEGMENT_7_SEGMENT_N 8

'define SEGMENT_7_NONE `SEGMENT_7_SEGMENT_N'b1111111_1

'define SEGMENT_7_EMPTY `SEGMENT_7_SEGMENT_N'b1111111_0
```

```
8 // @Segment-7 Displayer Frequency Divider
   'define SEGMENT_7_FREQ_DIV_BITS 30
9
10 // 1000 Hz
   `define SEGMENT_7_FREQ_DIV_COUNT `FREQ_DIV_BITS'd50000
12 //`define SEGMENT_7_FREQ_DIV_COUNT `FREQ_DIV_BITS'd2
13 // 1 Hz
14 //`define SEGMENT_7_FREQ_DIV_COUNT `FREQ_DIV_BITS'd5000000
15 'define RST_OFF 1'b1
16
17
  // @BCD Counter
18
    define BCD_COUNTER_BITS 12
   'define BCD_COUNTER_LIMIT `BCD_COUNTER_BITS'd60
19
20 'define BCD_COUNTER_ZERO `BCD_COUNTER_BITS'd0
21
22 // @Frequency Divider
23
   `define FREQ_DIV_BITS 30
24 // 1 Hz
   'define FREQ_DIV_COUNT `FREQ_DIV_BITS'd50000000
25
26 //`define FREQ_DIV_COUNT `FREQ_DIV_BITS'd2
27
28 // @LED control
29 'define LEDS_NUM 16
30
31 // @Minute-Second Seperater
32
   `define UNIT_BITS 6
34 // One Pulse
35 'define COUNTER_BITS_N 30
36 'define PRESS_CYCLE_N `COUNTER_BITS_N'd200000000
37 //`define PRESS_CYCLE_N `COUNTER_BITS_N'd2
```

**Debounce** Same as lab 5-Prelab.

One-Pulse Same as lab 5-2.

**Finite State Machine** The finite state machine controls 3 signals: is\_pause, is\_setting and is\_restart. The down counter will pause while the signal is\_pause is at high voltage and resume to count while the signal is at low voltage. It is controlled independently, so I only need to inverse the signal whenever the button restart is pressed.

On the other hand, the down counter will reset to 0 when the signal is\_restart raises. It only depends on restart button, so we only need to inverse the signal whenever the button is clicked.

Similarly, the signal is\_setting indicates whether we can set the timer or not. It's controlled by the DIP switch directly.

To set up the timer limit, I use 2 always loop to detect the button. One is for minutes and the other is for seconds. They count the click of each button independently. Then, I sum them up together as the output.

```
`include "global.v"
2
   `define STATE_SETTING 2
   `define STATE_PAUSE 1
4
   `define STATE_START 0
5
6
7 module fsm(
8
       is_pause,
9
       is_restart,
10
       is_setting,
11
       q_target,
12
       pause_trig,
13
       restart_trig,
14
       clk,
15
       pause,
16
       restart,
17
       mode_switch
18
       );
19
       output is_pause;
21
       output is_restart;
22
       output is_setting;
23
       output [`BCD_COUNTER_BITS-1:0]q_target;
24
       output restart_trig;
25
       output pause_trig;
       input clk;
26
27
       input pause;
28
       input restart;
29
       input mode_switch;
       reg is_restart, is_restart_temp;
32
       reg is_pause, is_pause_temp;
33
       reg state, state_temp;
34
       reg [`BCD_COUNTER_BITS-1:0]q_target;
       reg [`BCD_COUNTER_BITS-1:0]q_target_min;
       reg [`BCD_COUNTER_BITS-1:0]q_target_sec;
37
  //
        reg last_restart;
38
        reg last_pause;
39
       assign is_setting = mode_switch;
40
41
42
       initial begin
           q_target = `BCD_COUNTER_BITS'd0;
43
             last_state = `STATE_START;
44
45
           state = `STATE_START;
           state_temp = `STATE_START;
```

```
47
48
             is_restart = 1'b0;
             is_restart_temp = 1'b0;
49
50
             is_pause = 1'b0;
51
             is_pause_temp = 1'b0;
52
   //
              last_restart = 1'b0;
53
   //
               last_is_pause = 1'b0;
              last_pause = 1'b0;
54
   //
55
             q_target_min = `BCD_COUNTER_BITS'd0;
56
             q_target_sec = `BCD_COUNTER_BITS'd0;
57
58
        end
59
60
        always@(posedge restart) begin
61
             if(!mode_switch) begin
                  is_restart_temp <= is_restart ^ 1;</pre>
62
63
             end
64
        end
66
        always@(posedge pause) begin
67
             if(!mode_switch) begin
                  if(state == `STATE_PAUSE) begin
68
69
   //
                        last_state <= state;</pre>
70
   //
                        last_is_pause <= is_pause;</pre>
71
                      state_temp <= `STATE_START;</pre>
72
73
                      is_pause_temp <= 0;</pre>
74
                  end else if(state == `STATE_START) begin
75
   //
                        last_state <= state;</pre>
76 //
                        last_is_pause <= is_pause;</pre>
77
                      state_temp <= `STATE_PAUSE;</pre>
78
79
                      is_pause_temp <= 1;</pre>
                  end else begin
                      state_temp <= `STATE_START;</pre>
81
82
                      is_pause_temp <= 1'b0;</pre>
83
84
   //
                         last_state <= `STATE_SETTING;</pre>
85
   //
                         last_is_pause <= 0;</pre>
86
                  end
             end
87
        end
89
90
        always@(posedge clk) begin
91
               is_restart <= is_restart_temp;</pre>
92
             q_target <= q_target_min + q_target_sec;</pre>
94
             if(mode_switch) begin
                  state <= `STATE_SETTING;</pre>
                  is_pause <= 0;</pre>
                 is_restart <= 1'b1;</pre>
```

```
98
             end else begin
99
                 state <= state_temp;</pre>
                 is_pause <= is_pause_temp;</pre>
                 is_restart <= is_restart_temp;</pre>
101
             end
103
         end
104
105
         always@(posedge restart) begin
106
             if(mode_switch) begin
                 q_target_min <= q_target_min + `BCD_COUNTER_BITS'd60;</pre>
107
108
             end
109
         end
110
111
         always@(posedge pause) begin
112
             if(mode_switch) begin
                 q_target_sec <= q_target_sec + `BCD_COUNTER_BITS'd1;</pre>
113
114
             end
115
         end
116
117 //
           always@(posedge pause or mode_switch) begin
               if(mode_switch) begin
118 //
119 //
                   state <= `STATE_SETTING;</pre>
120 //
                   is_pause <= 0;
              end else if(state == `STATE_PAUSE) begin
121 //
122 //
                   state <= `STATE_START;</pre>
123 //
124 //
                   is_pause <= 0;
              end else if(state == `STATE_START) begin
125 //
                  state <= `STATE_PAUSE;</pre>
126 //
                   is_pause <= 1;
127 //
               end
128 //
           end
129 endmodule
```

Frequency Divider Same as lab 5-2.

#### **2-Digit Synchronous Binary Down Counter** Same as lab 5-2

**LEDs Controller** It's similar to the LEDs controller in Lab5-2. While we are setting up the timer, leds [1] lights up. While the counter is counting, "leds[0] is bright. Whenever the counter hits 0, all the LEDs light up.

```
include "global.v"

module led_controller(
    q,
    is_pause,
```

```
6
       is_restart,
 7
       is_setting,
       leds
8
9
       );
11
       input [`BCD_COUNTER_BITS-1:0]q;
       input is_pause;
13
       input is_restart;
14
       input is_setting;
       output [`LEDS_NUM-1:0]leds;
15
16
17
       reg [`LEDS_NUM-1:0]leds;
18
19
       always@(q or is_pause or is_restart or is_setting) begin
20
            if(is_setting) begin
                leds[`LEDS_NUM-1:2] = {(`LEDS_NUM-2){1'b0}};
21
22
                leds[1] = 1'b1;
                leds[0] = 1'b0;
23
            end else begin
24
                if(q == `BCD_COUNTER_ZERO)begin
25
                    leds = {`LEDS_NUM{1'b1}};
26
27
                end else begin
28
                    leds[`LEDS_NUM-1:1] = {(`LEDS_NUM-1){1'b0}};
29
                    if((!is_pause) && (is_restart)) begin
31
                         leds[0] = 1'b1;
32
                    end else begin
                        leds[0] = 1'b0;
34
                    end
                end
            end
37
       end
38 endmodule
```

**Minute-Second Separator** Same as lab 5-2

**Binary To 7-Segment Convertor** Same as lab 5-Prelab

**7-Segment Display** Same as lab 5-Prelab

**7-Segment Time Display** Same as lab 5-2

**Timer** Combine all the module listed above. One-Pulse trigger the Finite State Machine and then affect the 3 signal IS\_PAUSE, IS\_RESTART, and IS\_SETTING. These 3 signals control the be-

haviors of Timer Controller and LED Controller and decide the showing of the display and the LEDs.

```
`include "global.v"
1
2
3 module exp_3(
4
       leds,
5
       D_SEL,
6
       D_OUT,
7
       restart,
8
       push,
9
       mode_switch,
10
       rst,
       clk
11
12
       );
       output [`LEDS_NUM-1:0]leds;
13
14
       output [`SEGMENT_7_DISPALY_DIGIT_N-1:0]D_SEL;
15
       output [`SEGMENT_7_SEGMENT_N-1:0]D_OUT;
16
       input restart;
       input push;
17
18
       input mode_switch;
       input rst;
19
20
       input clk;
21
             reg [`BCD_COUNTER_BITS-1:0]q;
23
       wire DIV_CLK;
       wire [`SEGMENT_7_INPUT_BITS_N-1:0]D0_MIN_BINARY;
24
       wire [`SEGMENT_7_INPUT_BITS_N-1:0]D1_MIN_BINARY;
25
       wire [`SEGMENT_7_INPUT_BITS_N-1:0]D0_SEC_BINARY;
26
              SEGMENT_7_INPUT_BITS_N-1:0]D1_SEC_BINARY;
27
       wire [`SEGMENT_7_SEGMENT_N-1:0]D0_MIN_SEGMENT7;
28
29
       wire [`SEGMENT_7_SEGMENT_N-1:0]D1_MIN_SEGMENT7;
       wire [`SEGMENT_7_SEGMENT_N-1:0]D0_SEC_SEGMENT7;
31
       wire [`SEGMENT_7_SEGMENT_N-1:0]D1_SEC_SEGMENT7;
32
       wire PAUSE_ONEPULSE;
       wire RESTART_ONEPULSE;
34
       wire IS_PAUSE;
       wire IS_RESTART;
37
       wire IS_SETTING;
38
39
       wire [ BCD COUNTER BITS-1:0]0;
       wire [`BCD_COUNTER_BITS-1:0]Q_SHOW;
40
41
       wire [`BCD_COUNTER_BITS-1:0]Q_TARGET;
42
43
   //
         assign IS_RESTART = 1;
44
         assign IS_PAUSE = 0;
   //
45
         assign Q_TARGET = `BCD_COUNTER_BITS'd70;
47
   // 1 Hz Clock
48
```

```
49
       frequency_divider U0(.clk(clk), .rst(rst), .clk_out(DIV_CLK));
50
51
       onepulse PauseBtn(.rst(rst), .clk(clk), .push(push), .push_onepulse
           (PAUSE_ONEPULSE));
       onepulse RestartBtn(.rst(rst), .clk(clk), .push(restart), .
52
           push_onepulse(RESTART_ONEPULSE));
53
       fsm FSM(.clk(clk), .mode_switch(mode_switch), .pause(PAUSE_ONEPULSE
           ), .restart(RESTART_ONEPULSE), .is_pause(IS_PAUSE), .is_restart(
           IS_RESTART), .is_setting(IS_SETTING), .q_target(Q_TARGET));
54
55
       // 2-Digits Binary up counter
       binary_down_4digit_counter U1(.clk(DIV_CLK), .rst(IS_RESTART), .
56
           counter_limit(Q_TARGET), .is_pause(IS_PAUSE), .q(Q));
       timer_controller TIMER_CONTROL(.counting(Q), .target(Q_TARGET), .
           is_setting(IS_SETTING), .q_show(Q_SHOW));
59
       // LEDs controller
       led_controller LED_CONTROL(.q(Q), .is_pause(IS_PAUSE), .is_restart(
           IS_RESTART), .is_setting(IS_SETTING), .leds(leds));
61
       display_time_7_segment TIME_DISPLAY(.q_show(Q_SHOW), .clk(clk), .
           rst(rst), .d_sel(D_SEL), .d_out(D_OUT));
62
   endmodule
```

## I/O Pin Assignment

I/O	clk	rst	pusl	n restar	t D_S	SEL[0]	D_SEL[1]	D_SEL[2]	D_SEL[3]
LOC	W5	V17	T17	W19	U2		U4	V4	W4
I/O		D_OUT[	[0] D_O	UT[1] D_0	UT[2] D_C	OUT[3] D_0	OUT[4] D_C	OUT[5] D_O	OUT[6] D_OUT[7]
LOC		V7	U7	V5	U5	V8	U8	W6	W7
I/O	leds[	0] le	eds[1]	leds[2]	leds[3]	leds[4	leds[5	i] leds[6	6] leds[7]
LOC	U16	E	19	U19	V19	W18	U15	U14	V14

I/O	leds[8]	leds[9]	leds[10]	leds[11]	leds[12]	leds[13]	leds[14]	leds[15]
LOC	V13	V3	W3	U3	Р3	N3	P1	L1

# **Block Diagram**

**Lab 5 - 3: Timer** is\_pause 4-bit Binary
Up Counter
counter\_limit 1 Hz Frequency Divider rst push\_onepulse leds Finite State is\_restart pause clk One-Pulse is\_pause is\_pause LEDs is\_restart Controller is\_setting lap push Machine mode\_switch push\_onepulse\_long q target is\_setting q\_show Binary Time To 7-Segment Display d\_sel - d\_sel is setting rst push\_onepulse rst target Timer Controller clk One-Pulse clk d\_out counting push push onepulse long mode\_switch restart pause clk

Figure 5: Lab 5-3 Logic Diagram

## **RTL Simulation**




Figure 6: Lab 5-3 RTL Simulation

## **Discussion**

In lab 5-2, it took me lots of time to design the state machine because the always block cannot be activated by 2 edge-triggered variables. Finally, I store the variables in the 2 independent variables and add them together as the clock raises. In addition, when I implement the one-pulse module, it took me much time to detect long press and click in the mean time. In the end, I use a counter to count the clock cycle during the pressed button.

#### Conclusion

The lab5 is much more difficult than previous labs. We' ve learned how to design a more complex circuit with the concept of state machine. We also gradually get used to a larger project.

#### Reference

None