



EECS 207002

Logic Design Laboratory

邏輯設計實驗

黃元豪
Yuan-Hao Huang

國立清華大學電機工程學系
Department of Electrical Engineering
National Tsing-Hua University

Syllabus




- Credit : 3
- Instructor : Yuan-Hao Huang (黃元豪)
 - Room 953 Delta Building,
 - E-mail : yhhuang@ee.nthu.edu.tw
- Class Hours
 - 15:30~17:20 (R7,R8) Teaching at Delta Building Room 217 (class)
- TA Hours
 - 17:30~19:20 (R9,RA) Delta Building 2F 電子電路實驗室(lab)
 - 17:30~19:20 (M9,MA) Delta Building 2F 電子電路實驗室(lab)
 - 補demo 於 Prof. His-Pin Ma's TA Hours
- Course Notes : eLearn 數位學習平台
- Teaching Assistants:
 - 吳秉豐、陳思熙、江威霖、徐宜婕、陳成彬、周沛毅
 - Email : nthueecom626@gmail.com

Syllabus



- Reference Book
 - William J. Dally & R. Curtis Harting, *Digital Design – A System Approach*, Cambridge International Student Edition
 - M. Morris Mano & Charles R. Kime, *Logic and Computer Design Fundamental*, 4th ed. 2008, Pearson Prentice Hall.
- Grading
 - 70% : Experiments
 - 20% : Final Project
 - 10% : Final On-Site Examination

Schedule



Official Week	Date	Lecture	Lab
1	2/17	0 Introduction to Verilog RTL	Lab 0: Simple Verilog and Vivado Simulation
2	2/24	1 Verilog HDL I Combination Logic	Lab 1: Introduction to Verilog HDL
3	3/3	2. FPGA Emulation	Lab 1: Introduction to Verilog HDL
4	3/10	3. Verilog HDL II Sequential Logic	Lab 2: FPGA Emulation
5	3/17	4. Counters and Shift Registers	Lab 3: Counters and Shift Registers I
6	3/24	5. Finite State Machine / Button and Stopwatches	Lab 4: Counters and Shift Registers II
7	3/31	7_0. Communications Protocol	Lab 5: Timers and Stop Watches
8	4/7	7_1. Speaker	Lab 6: Electronic Clock
9	4/14	8 Keyboard	Lab 6: Electronic Clock
10	4/21	8 Keyboard	Lab 7: Speakers
11	4/28	9 Electronic Organ	Lab 8: Keyboard
12	5/5	10 VGA *final project proposal	Lab 8: Keyboard
13	5/12	10 VGA	Lab 9: VGA Display
14	5/19	Final Project	Lab 9: VGA Display
15	5/25	Final Project	
16	6/2	Final Exam	
17	6/9	Final Project	
18	6/16	Final Project Demo	

Experiments



- Pre-lab assignment
 - Upload simulation results and signed by TAs
- Course contents
 - ~40min instruction by instructor
- Lab Experiments
 - Rest of the lab hours with instructor & TAs
 - Demo by pm 19:20
- Lab Demo Report deadline
 - pm 11:59, Wednesday after lab work

Lab Evaluation




- Pre-lab
 - On time: 20% (-5%/week)
- Experiment
 - On time: 35% (-5%/week)
- Lab report
 - On time: 15% (-5%/week)
 - Report score: +20%
 - Bonus Problem: +10%

Software



- Vivado Installation
 - Verilog HDL Editor
 - Verilog Simulator
 - FPGA Design and Implementation Tool
- You can download the tool package (Vivado 2016.2) at elearn course website.
- You can apply the updated tool package (Vivado 2019.2) at <http://www.Xilinx.com>
 - Please read instruction in elearn course website.



電子電路設計學程

建議修課時程

大一

入門課程

邏輯設計
EE 2280

邏輯設計實驗
EE 2230

計算機程式語言
EE 2310

大二

核心課程

電子學
EE 2250

電路學
EE 2210

積體電路設計導論
EE 4290

數位電路分析與設計
EE 3680

訊號與系統
EE 3610

電子電路實驗
EE 2270

資料結構
EE 2410

類比電路分析與設計
EE 3680

計算機結構
EE 3450

積體電路設計實習
EE 4292

嵌入式系統與實驗
EE2405

實作專題
EE 3900

大三

核心課程

*超大型積體電路設計
EE5250

超大型積體電路測試
EE6250

積體電路設計自動化
EE5265

*若無修過EE4290則需修EE5250

大四
研究所

進階課程

射頻積體電路設計
EE5280

有線通訊積體電路設計
EE5285

混合式無線通訊積體電路設計
EE5665

超大型積體電路數位訊號處理
EE5270

計算機算數
EE5410

仿神經積體電路設計
EE6260

半導體記憶體測試
EE6253

通訊系統晶片設計
COM5190

類比電路設計
ENE5210



- 一年級：電資院學士班、電機系、資工系、雙主修(電資、電機、資工)
- 四年級：電資院學士班、電機系、資工系、雙主修(電資、電機、資工)
- 三年級：電資院學士班、電機系、資工系、雙主修(電資、電機、資工)
- 二年級：電資院學士班、電機系、資工系、雙主修(電資、電機、資工)
- 大四：電資院、電機系、資工系第二專長
- 大三：電資院、電機系、資工系第二專長
- 大二：電資院、電機系、資工系第二專長