

Counters and Shifters


黄元豪 Yuan-Hao Huang

國立清華大學電機工程學系 Department of Electrical Engineering National Tsing-Hua University

D-type Flip Flop

```
module dff(
 q, // output
 d, // input
 clk, // global clock
 rst // active high reset
output q; // output
input d; // input
input clk; // global clock
input rst; // active high reset
reg q; // output (in always block)
always @(posedge clk or posedge rst)
 if (!rst)
  q<=0;
 else
  q<=d;
endmodule
```






Binary Up Counter

```
IS IN A UNITED STATES
```


```
define BCD BIT WIDTH 4
'define BCD ZERO 4'd0
'define BCD ONE 4'd1
'define BCD NINE 4'd9
module bcdcounter(
 q, // output
 clk, // global clock
 rst // active high reset
output [`BCD_BIT_WIDTH-1:0] q; // output
input clk; // global clock
input rst; // active high reset
reg [`BCD_BIT_WIDTH-1:0] q; // output (in always block)
reg ['BCD BIT WIDTH-1:0] q tmp; // input to dff (in always block)
// Combinational logics
always @(q)
 q tmp = q + BCD ONE;
// Sequential logics: Flip flops
always @(posedge clk or posedge rst)
 if (rst) q<=`BCD BIT WIDTH'd0;
 else q<=q tmp;
endmodule
```



BCD Counter





```
`define BCD_BIT_WIDTH 4
`define BCD ZERO 4'd0
'define BCD ONE 4'd1
`define BCD_NINE 4'd9
module bcdcounter(
 q, // output
 clk, // global clock
 rst // active high reset
output [`BCD_BIT_WIDTH-1:0] q; // output
input clk; // global clock
input rst; // active high reset
reg [`BCD_BIT_WIDTH-1:0] q; // output (in always block)
reg ['BCD BIT WIDTH-1:0] q tmp; // input to dff (in always block)
// Combinational logics
always @(q)
 if (q== `BCD_NINE) q_tmp = `BCD_ZERO;
 else q tmp = q + `BCD ONE;
// Sequential logics: Flip flops
always @(posedge clk or posedge rst)
 if (rst) q<=`BCD_BIT_WIDTH'd0;</pre>
 else q<=q tmp;
endmodule
```



Frequency Divider

```
define FREQ DIV BIT 24
module freq_div(
 clk_out, // divided clock output
 clk, // global clock input
 rst // active high reset
output clk_out; // divided output
input clk; // global clock input
input rst; // active high reset
reg [`FREQ_DIV_BIT-1:0] cnt; // remainder of the counter
reg ['FREQ DIV BIT-1:0] cnt tmp; // input to dff (in always block)
wire clk_out;
// Dividied frequency
assign clk out = cnt[23];
// Combinational logics: increment, neglecting overflow
always @(cnt)
 cnt_tmp = cnt + 1'b1;
// Sequential logics: Flip flops
always @(posedge clk or posedge rst)
 if (rst)
   cnt<=`FREQ_DIV_BIT'd0;
 else
   cnt<=cnt_tmp;
endmodule
```








Modularized BCD Up Counter

BCD Up Counter







```
define FREQ DIV BIT 27
module freq_div(
 ssd ctl en, // seven-segment display control
 clk_out, // divided clock output
 clk, // global clock input
 rst // active high reset
output [1:0] ssd_ctl_en; // seven-segment display control
output clk_out; // divided output
input clk; // global clock input
input rst; // active high reset
reg [`FREQ_DIV_BIT-1:0] cnt; // remainder of the counter
reg [`FREQ_DIV_BIT-1:0] cnt_next; // input to dff (in always block)
wire clk_out;
wire [1:0] ssd ctl en;
// seven segment display control
assign\ ssd\_ctl\_en = cnt[20:19];
// Divided frequency
assign clk out = cnt[`FREQ DIV BIT-1];
// Combinational logics: increment, neglecting overflow
always @(cnt)
 cnt next = cnt + 1'b1;
// Sequential logics: Flip flops
always @(posedge clk or posedge rst)
 if (rst)
   cnt<=`FREQ_DIV_BIT'd0;
 else
   cnt<=cnt_next;</pre>
endmodule
```

Frequency Divider


• 2-bit cnt[17:16] are used to divide the display time to four time-slots with equal durations.





bcdcnt_up.v

```
define BCD BIT WIDTH 4 // BCD bit width
define BCD ZERO 4'd0
define BCD ONE 4'd1
define BCD NINE 4'd9
module bcdcnt_up(
 q, // output
 clk, // global clock
 rst // active high reset
output [`BCD_BIT_WIDTH-1:0] q; // output
input clk; // global clock
input rst; // active high reset
reg [`BCD_BIT_WIDTH-1:0] q; // output (in always block)
reg ['BCD_BIT_WIDTH-1:0] g_tmp; // input to dff (in always block)
// Combinational logics
always @(q)
 if (q==`BCD_NINE) q_tmp = `BCD_ZERO;
 else q tmp = q + `BCD ONE;
// Sequential logics: Flip flops
always @(posedge clk or posedge rst)
 if (rst) q<=`BCD_BIT_WIDTH'd0;</pre>
 else q<=q tmp;
endmodule
```



Seven-Segment Display Decoder

ssd.v

```
'define BCD_BIT_WIDTH 4 // BCD bit width

'define SSD_BIT_WIDTH 8 // SSD display control bit width

'define SSD_ZERO `SSD_BIT_WIDTH'b00000001_1 // 0

'define SSD_ONE `SSD_BIT_WIDTH'b1001111_1 // 1

'define SSD_TWO `SSD_BIT_WIDTH'b0001001_1 // 2

'define SSD_THREE `SSD_BIT_WIDTH'b000110_1 // 3

'define SSD_FOUR `SSD_BIT_WIDTH'b1001100_1 // 4

'define SSD_FIVE `SSD_BIT_WIDTH'b0100100_1 // 5

'define SSD_SIX `SSD_BIT_WIDTH'b0100000_1 // 6

'define SSD_SEVEN `SSD_BIT_WIDTH'b0001111_1 // 7

'define SSD_EIGHT `SSD_BIT_WIDTH'b00001100_1 // 8

'define SSD_NINE `SSD_BIT_WIDTH'b0001100_1 // 9

'define SSD_DEF `SSD_BIT_WIDTH'b0000000_0 // default
```

```
module ssd(
 display, // SSD display output
 bcd // BCD input
output [0:`SSD_BIT_WIDTH-1] display; // SSD display output
input ['BCD BIT WIDTH-1:0] bcd; // BCD input
reg [0:`SSD_BIT_WIDTH-1] display; // SSD_display output (in
always)
// Combinational logics:
always @(bcd)
 case (bcd)
  `BCD BIT WIDTH'd0: display = `SSD ZERO;
  `BCD BIT WIDTH'd1: display = `SSD_ONE;
  `BCD BIT WIDTH'd2: display = `SSD TWO;
  `BCD_BIT_WIDTH'd3: display = `SSD_THREE;
  `BCD BIT WIDTH'd4: display = `SSD FOUR;
  `BCD BIT WIDTH'd5: display = `SSD FIVE;
  `BCD_BIT_WIDTH'd6: display = `SSD_SIX;
  `BCD BIT WIDTH'd7: display = `SSD SEVEN;
  `BCD BIT WIDTH'd8: display = `SSD EIGHT;
  `BCD BIT WIDTH'd9: display = `SSD NINE;
  default: display = `SSD DEF;
 endcase
endmodule
```


Seven-Segment Display Control


module ssd ctl(display c, display, ssd ctl en, display0, display1, display2, display3);

```
input [1:0] ssd ctl en;
input [0:7] display0, display1, display2, display3;
output [0:7] display;
reg [0:7] display;
output [3:0] display c;
reg [3:0] display c;
always @(ssd ctl en or display0 or display1 or display2 or display3)
                                             Common anode
```

// display value selection

```
case(ssd ctl en)
 2'b00: display = display0;
 2'b01: display = display1;
 2'b10: display = display2;
 2'b11: display = display3;
default : display = 8'd0;
endcase
```






// 7-segment control

```
always @(ssd ctl en)
 case(ssd ctl en)
 2'b00: display c = 4'b1110;
 2'b01: display c = 4'b1101;
 2'b10: display c = 4'b1011;
 2'b11: display c = 4'b0111;
default : display c = 4'b1111;
endcase
```

endmodule



bcdcnt.v

```
define BCD BIT WIDTH 4 // BCD bit width
'define SSD_BIT_WIDTH 8 // SSD_display control bit width
define SSD DIGIT NUM 4 // number of SSD digit
module bcdcnt( g, // LED output
display, // seven-segment display output
ssd ctl, // scan control for 7-segment display
clk, // global clock
rst // active high reset
output ['BCD BIT WIDTH-1:0] q; // LED output
// 7-segment display control
output [0:`SSD_BIT_WIDTH-1] display;
output [`SSD_DIGIT_NUM-1:0] ssd_ctl; // scan control for ssd
input clk; // global clock
input rst; // active high reset
wire clk d; // divided clock
wire [1:0] ssd ctl en; // ssd control signal
// Insert frequency divider (freq_div.v)
freq div U FD(
.ssd_ctl_en(ssd_ctl_en),
.clk out(clk d), // divided clock output
.clk(clk), // clock from the crystal
.rst(rst) // active high reset
```

```
// BCD up counter
bcdcnt up U CNT(
.q(q), // output
.clk(clk d), // global clock
.rst(rst) // active high reset
wire [0:`SSD_BIT_WIDTH-1] display_temp;
// Seven-segment display decoder
ssd U SSD(
.display(display_temp), // SSD display output
.bcd(q) // BCD input
// Let four seven-segment displays show the same digit
ssd ctl CTLR(
.display c(ssd ctl),
.display(display),
.ssd_ctl_en(ssd_ctl_en),
.display0(display_temp),
.display1(display temp),
.display2(display temp),
.display3(display_temp)
endmodule
```

Bcdcnt_constrain.xdc (1/2)



```
# I/O PIN ASSIGNMENT
set_property CFGBVS VCCO [current_design]
#where value1 is either VCCO or GND
set property CONFIG VOLTAGE 2.5 [current design]
#where value2 is the voltage provided to configuration bank 0
set property PACKAGE PIN T17 [get ports {rst}]
set property IOSTANDARD LVCMOS33 [get_ports {rst}]
set property PACKAGE PIN W5 [get ports {clk}]
set property IOSTANDARD LVCMOS33 [get_ports {clk}]
set property PACKAGE PIN V19 [get ports {q[3]}]
set property IOSTANDARD LVCMOS33 [get_ports {q[3]}]
set property PACKAGE PIN U19 [get ports {q[2]}]
set property IOSTANDARD LVCMOS33 [get_ports {q[2]}]
set property PACKAGE PIN E19 [get ports {q[1]}]
set property IOSTANDARD LVCMOS33 [get ports {q[1]}]
set_property PACKAGE_PIN U16 [get_ports {q[0]}]
set property IOSTANDARD LVCMOS33 [get ports {q[0]}]
```

Bcdcnt_constrain.xdc (2/2)


```
set_property PACKAGE_PIN W4 [get_ports {ssd_ctl[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssd_ctl[3]}]
set_property PACKAGE_PIN V4 [get_ports {ssd_ctl[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssd_ctl[2]}]
set_property PACKAGE_PIN U4 [get_ports {ssd_ctl[1]}]
set property IOSTANDARD LVCMOS33 [get_ports {ssd_ctl[1]}]
set property PACKAGE PIN U2 [get ports {ssd ctl[0]}]
set property IOSTANDARD LVCMOS33 [get ports {ssd ctl[0]}]
set property PACKAGE PIN W7 [get ports {display[0]}]
set property IOSTANDARD LVCMOS33 [get_ports {display[0]}]
set property PACKAGE PIN W6 [get ports {display[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {display[1]}]
set_property PACKAGE_PIN U8 [get_ports {display[2]}]
set property IOSTANDARD LVCMOS33 [get_ports {display[2]}]
set_property PACKAGE_PIN V8 [get_ports {display[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {display[3]}]
set property PACKAGE_PIN U5 [get_ports {display[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {display[4]}]
set_property PACKAGE_PIN V5 [get_ports {display[5]}]
set property IOSTANDARD LVCMOS33 [get_ports {display[5]}]
set_property PACKAGE_PIN U7 [get_ports {display[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {display[6]}]
set_property PACKAGE_PIN V7 [get_ports {display[7]}]
set property IOSTANDARD LVCMOS33 [get_ports {display[7]}]
```



Modularized Shift Register Design


Shift Register







Frequency Divider

```
define FREQ DIV BIT 27
module freq_div(
 clk_out, // divided clock output
 clk, // global clock input
 rst // active high reset
output clk_out; // divided output
input clk; // global clock input
input rst; // active high reset
reg [`FREQ_DIV_BIT-1:0] cnt; // remainder of the counter
reg ['FREQ DIV BIT-1:0] cnt tmp; // input to dff (in always block)
wire clk_out;
// Dividied frequency
assign clk out = cnt[`FREQ DIV BIT-1];
// Combinational logics: increment, neglecting overflow
always @(cnt)
 cnt_tmp = cnt + 1'b1;
// Sequential logics: Flip flops
always @(posedge clk or posedge rst)
 if (rst)
   cnt<=`FREQ_DIV_BIT'd0;
 else
   cnt<=cnt_tmp;
endmodule
```





shifter.v



shiftreg.v



```
`define BIT_WIDTH 4
module shiftreg(
    q, // LED output
    clk, // global clock
    rst // active high reset
);

output [`BIT_WIDTH-1:0] q; // LED output
input clk; // global clock
input rst; // active high reset

wire clk_d; // divided clock
wire [`BIT_WIDTH-1:0] q; // LED output
```

```
// Insert frequency divider (freq_div.v)
freq div U FD(
 .clk_out(clk_d), // divided clock output
 .clk(clk), // clock from the crystal
 .rst(rst) // active high reset
);
// Insert shifter (shifter.v)
shifter U D(
 .q(q), // shifter output
 .clk(clk_d), // clock from the frequency divider
 .rst(rst) // active high reset
);
endmodule
```

FAQ: Module Reuse



```
/// combinational circuits
new N0(.c(Q_temp), .a(A), .b(B));
/// sequential flip-flops
always @(posedge clk or posedge rst)
If(rst)
Q<=0;
else
Q<=Q temp;
module new(a,b,c);
input a,b;
output c;
endmodule
```

```
/// combinational circuits
/// sequential flip-flops
always @(posedge clk or posedge rst)
If(rst)
Q<=0:
else
new N0(.c(Q), .a(A) , .b(B));
module new(a,b,c);
input a,b;
output c;
endmodule
```

FAQ: Black Box

- Your module is reported as "black box" if the module is redundant.
 - Example : a module without output port.

```
define FREQ DIV BIT 24
module freq_div(
 clk_out, // divided clock output
 clk, // global clock input
 rst // active high reset
output clk_out; // divided output
input clk; // global clock input
input rst; // active high reset
reg [`FREQ_DIV_BIT-1:0] cnt; // remainder of the counter
reg ['FREQ DIV BIT-1:0] cnt tmp; // input to dff (in always block)
wire clk_out;
// Divided frequency
assign clk_out = ont[20];
// Combinational logics: increment, neglecting overflow
always @(cnt)
 cnt_tmp = cnt + 1'b1;
// Sequential logics: Flip flops
always @(posedge clk or posedge rst)
 if (rst)
   cnt<=`FREQ_DIV_BIT'd0;
 else
   cnt<=cnt tmp;
endmodule
```