

Verilog HDL – II Sequential Logics

黄元豪 Yuan-Hao Huang

國立清華大學電機工程學系 Department of Electrical Engineering National Tsing-Hua University

Outline

- Verilog Coding for Sequential Logics
- Behavior Modeling
- Examples of Sequential Circuits



Sequential Logic Circuits




- Memory Devices
 - Latch
 - Flip-flop
 - Register
- Sequential Circuits
 - Synchronous Counters
 - General Synchronous Sequential Circuits
- Finite State Machine
 - Moore Machine
 - Mealy Machine

Latch

- Latch is an level-triggered storage with a trigger signal enable.
- It is suggested not to use the level-triggering latch in the experiment.
 - Transparent Q


```
module latch_d(Enable, D, Q);
input Enable, D;
output Q;
reg Q;
always@(Enable or D)
if (Enable)
Q = D;
endmodule
```



Flip-Flop

- Flip-flop with synchronous clock and asynchronous reset
 - Opaque flip-flop

```
module D FF SR(clock, reset, D, Q);
input clock, reset, D;
output Q;
     Q;
reg
always @(posedge clock or negedge reset)
begin
if (reset == 1'b0)
Q = 1'b0; // reset
else
                                         0
Q = D;
                                     Reset
end
                                      Clock
endmodule
```



Register



• 16-bit synchronous register with clear

```
module reg 16(clear, clock, in, out);
input
        clear, clock;
input
       [0:15] in;
output [0:15] out;
       [0:15] out;
reg
always@(posedge clock or posedge clear)
begin
if (clear == 1'b1)
                                   in out
out = 16'b0;
                                   clear
else out = in;
end
                                    clock
endmodule
```

Synchronous Counter

• It is recommended that the logic circuits and the flipflops are coded separately.

Logic circuits and flip-flops are jointly coded.


```
module counter1(direct, clk, reset, out);
        direct, clk, reset;
input
output [0:3] out;
        [0:3] out;
reg
always@(posedge clk or negedge reset) begin
if (~reset)
out \leq 4'b0000:
else
  begin
  if (direct)
  out <= out + 1;
  else
  out <= out -1:
  end
end
endmodule
```

Logic circuits and flip-flops are separately coded.

```
module counter1(direct, clk, reset, out);
input
        direct, clk, reset;
output [0:3] out;
        [0:3] out;
reg
wire [0:3] out temp;
// Logic circuits
assign out temp = (direct)? out+1: out-1;
// Flip-flops
always@(posedge clk or nededge reset) begin
If(~reset)
out \leq 4'b0000;
else
out <= out temp;
end
endmodule
```

Generalized Sequential Circuits

- Recommended coding styles
 - Separate coding of combinational logics and flipflops



```
reg [0:LEN-1] out;
reg [0:LEN-1] out_temp;

// Logic circuits
always @(in1 or in2 or ...)
out_temp <= combinational_circuits_codes;

// Flip-flops
always@(posedge clk or nededge reset) begin
If(~reset)
out <= 0;
else
out <= out_temp;
end
```


```
reg [0:LEN-1] out;
wire [0:LEN-1] out_temp;

// Logic circuits
assign out_temp = combinational_circuits_codes;
// Flip-flops
always@(posedge clk or nededge reset) begin
If(~reset)
out <= 0;
else
out <= out_temp;
end
```

Finite State Machine



- Moore Machine
 - Output y depends on the current state, not input x.
 - Output y is synchronized with the state s.



Current	Next	State	output
State	Input x=0	Input x=1	У
s0	s2	s1	0
s1	s0	s2	0
s2	s1	s0	1

Moore Machine

Moore Machine Coding Style


```
module moore(reset, clk, x, y);
input reset, clk, x;
output y;
reg
parameter s0=2'b00, s1=2'b01, s2=2'b10;
reg [0:1] ps, ns;
always@(reset or ps)
begin
 if (reset)
 begin
    ns = s0; y = 0;
 end
 else
  begin
    case(ps)
```

```
s0: begin
     if (x == 0)
       ns = s2;
     else ns = s1;
     y = 0;
    end
s1: begin
     if (x == 0)
       ns = s0:
     else ns = s2;
     y = 0;
    end
endcase
end end // else & always
always@(posedge clk or negedge reset)
If (~reset)
  ps \le s0;
else
  ps \le ns;
endmodule
```

Finite State Machine



- Mealy Machine
 - Output y depends on both the current state and input x.
 - Output y is synchronized with the input x.



Current	Next	State	Output	У
State	Input x=0	Input x=1	Input x=0	Input x=1
s0	s2	s1	0	0
s1	s0	s2	0	0
s2	s1	s0	1	1

Mealy Machine



Mealy Machine Coding Style

```
module mealy(reset, clk, x, y);
input reset, clk, x;
output y;
reg
parameter s0=2'b00, s1=2'b01, s2=2'b10;
reg [0:1] ps, ns;
always@(reset or ps)
begin
  if (reset)
  begin
    ns = s0; y = 0;
  end
  else
  begin
```

```
case(ps)
    s0: begin
          if (x == 0)
            ns = s2;
          else ns = s1;
          if (x == 0)
             v = 0:
          else y = 0;
        end
     s1: begin
   endcase
end end // else & always
always@(posedge clk or negedge reset)
If (~reset)
  ps \le s0:
else
  ps<= ns;
endmodule
```

Outline

- Verilog Coding for Sequential Logics
- Behavior Modeling
- Examples of Sequential Circuits




Behavior Modeling



- In behavior modeling, you must specify your circuit's
 - Action
 - How to model the circuit's behavior
 - Timing control
 - Timing
 - Condition
- Verilog supports the following structures for behavior modeling
 - Procedural block
 - Procedural assignment
 - Timing control
 - Control statement


- In Verilog, procedural blocks are basis of behavior modeling
- Procedural blocks are of two types
 - initial procedural block, which executes only once
 - always procedural block, which executes in a loop

		initial C			
		c			
		c			
		c			
1	/	c			






- All procedural blocks are activated at simulation time 0.
 - The block will not be executed until the enabling condition evaluates TRUE.
 - Without the enabling condition, the block will be executed immediately.





- module clock_gen(phi1,phi2);
- output phi1,phi2;
- phi1,phi2; reg
- initial
- begin
- phi1=0;phi2=0
- end
- always
- #100 phi1=~phi1;
- @(posedge phi1) always
- begin
- phi2=1;
- #50
- phi2=0; #50 phi2=1;
- #50 phi2=0;
- end
- endmodule



This procedural block is activated and executed at simulation time 0

This procedural block is activated at simulation time 0 and is always executed

This procedural block is activated at simulation time 0 but executed at positive edge of phi1



- Three components
 - Procedural assignment statements
 - High-level programming language constructs
 - Timing controls
- Using the first two components to model the actions of the circuit.
- Using timing controls to model when should these actions happen.

Procedural Timing Control



- Three types
 - Simple delay control
 - #50 clk=~clk;
 - Event control
 - @(a or b or ci) sum=a+b+ci;
 - @(posedge clk) q=d;
 - Level-sensitive timing control

Block Statements



- Group two or more statements together
 - Sequential blocks
 - Enclosed by keyword begin and end
 - Parallel blocks
 - Enclosed by keyword fork and join

```
begin
#10 out='d10;
#10 out='d43;
#10 out='d25;
#10 out='d86;
end
```

Equivalent

```
fork
#10 out='d10;
#20 out='d43;
#30 out='d25;
#40 out='d86;
join
```

- Procedural assignments update the value of register under the control of the procedure flow constructs.
- Blocking procedure assignment


```
Basic form : <lvalue> = <timing_control> <expression>
```


Non-Blocking procedure assignment

```
Basic form : <lvalue> <= <timing_control> <expression>
```

```
initial begin
                        always @(posedge c)
                                                     always @(posedge c)
 a=0;
                        begin
                                                     begin
 b=1;
                         a=b; // 1
                                                       a<=b; // 1
 c=0:
                         b=a; // 1
                                                       b \le a; // 0
end
                        end
                                                     end
                                   Blocking
                                                             Non-Blocking
always c = #5 \sim c;
```


- Blocking assignments
 - Evaluate the RHS expression and stores the value in the LHS register immediately






- Non-blocking assignments
 - It evaluate the RHS expression and schedules to update the value in the LHS register
 - It updates the LHS only after evaluating all the RHS

```
initial begin a \le \#10 1; simulation a \le \#10 1; current time = %t a = \%b", $time, a); end simulation current time = 0, a = x
```




Bad: Circuit from blocking assignment.

```
always @(posedge clk)
begin
b=a;
a=b;
end
```



Good: Circuit from nonblocking assignment.

```
always @(posedge clk)
begin
b<=a;
a<=b;
end
```




Outline

TS INC. THE STATE OF THE STATE

- Verilog Coding for Sequential Logics
- Behavior Modeling
- Examples of Sequential Circuits

D-type Flip Flop


```
module dff(
 q, // output
 d, // input
 clk, // global clock
 rst_n // active low reset
output q; // output
input d; // input
input clk; // global clock
input rst_n; // active low reset
reg q; // output (in always block)
always @(posedge clk or negedge
rst_n)
 if (~rst_n)
  q<=0;
 else
  q<=d;
endmodule
```



Binary Up Counter


```
define BCD BIT WIDTH 4
define BCD ZERO 4'd0
'define BCD ONE 4'd1
'define BCD NINE 4'd9
module bcdcounter(
 q, // output
 clk, // global clock
 rst n // active low reset
output [`BCD_BIT_WIDTH-1:0] q; // output
input clk; // global clock
input rst n; // active low reset
reg ['BCD BIT WIDTH-1:0] q; // output (in always block)
reg [BCD BIT WIDTH-1:0] q tmp; // input to dff (in always block)
// Combinational logics
always @(q)
 q tmp = q + BCD ONE;
// Sequential logics: Flip flops
always @(posedge clk or negedge rst n)
 if (~rst n) q<=`BCD BIT WIDTH'd0;
 else q<=q_tmp;
endmodule
```





Frequency Divider

```
define FREQ DIV BIT 24
module freq div(
 clk out, // divided clock output
 clk, // global clock input
 rst n // active low reset
output clk out; // divided output
input clk; // global clock input
input rst n; // active low reset
reg clk_out; // clk output (in always block)
reg [`FREQ DIV BIT-2:0] cnt; // remainder of the counter
reg [`FREQ DIV BIT-1:0] cnt tmp; // input to dff (in always block)
// Combinational logics: increment, neglecting overflow
always @(clk out or cnt)
 cnt tmp = {clk out,cnt} + 1'b1;
// Sequential logics: Flip flops
always @(posedge clk or negedge rst_n)
 if (~rst_n) {clk_out, cnt}<=`FREQ_DIV BIT'd0;
 else {clk out,cnt}<=cnt tmp;
endmodule
```




cnt_tmp[23:0] cnt[22:0]




Modularized Shift Register Design

Shift Register





shifter.v



shiftreg.v



```
`define BIT_WIDTH 4
module shift_reg(
    q, // LED output
    clk, // global clock
    rst_n // active low reset
);

output [`BIT_WIDTH-1:0] q; // LED output
input clk; // global clock
input rst_n; // active low reset

wire clk_d; // divided clock
wire [`BIT_WIDTH-1:0] q; // LED output
```

```
// Insert frequency divider (freq_div.v)
freq div U FD(
 .clk out(clk d), // divided clock output
 .clk(clk), // clock from the crystal
 .rst n(rst n) // active low reset
);
// Insert shifter (shifter.v)
shifter U D(
 .q(q), // shifter output
 .clk(clk_d), // clock from the frequency divider
 .rst_n(rst_n) // active low reset
);
endmodule
```