Lab 4 - Counters and Shifters II

106033233 資工大四 周聖諺 (Sheng-Yen Chou)

2022-03-28

Contents

Lab 4 - Counters and Shifters II Report	3
Lab 4 - 1: 1Hz 4-bit Synchronous Binary Down Counter	3
Design Specification	3
Design Implementation	3
Lab 4 - 2: 1Hz 4-bit Synchronous Binary Down Counter To 7-Segment Display	7
Design Specification	7
Design Implementation	7
Lab 4 - 3: 0.5Hz 4-bit Synchronous Binary Down Counter To 7-Segment Display	10
Design Specification	10
Design Implementation	11
Lab 4 - 4: 1Hz 8-bit Synchronous Binary Up Counter To 7-Segment Display	14
Design Specification	14
Design Implementation	15

Lab 4 - Counters and Shifters II Report

106033233 資工大四 周聖諺 (Sheng-Yen Chou)

Lab 4 - 1: 1Hz 4-bit Synchronous Binary Down Counter

Design Specification

Source Code

Frequency Divider

Input: rst, clk

Output: clk_out

4-bit Synchronous Binary Down Counter

Input: rst, clk

Output [3:0]q

1Hz 4-bit Synchronous Binary Down Counter

Input: rst, clk

Output [3:0]q

Design Implementation

Frequency Divider

To generate the 1 Hz clock, I use variables counter_in and counter_out to count from 0 to 50M. The counter_in will store the value for the next time step and pass the value to the counter_out when the clock raises. The reason why we need 50M counting is each counting is triggered only when the clock raises, so the circuit will count 1 more for every twice clock pulses.

```
1 'define FREQ_DIV_BITS 30
2 //`define FREQ_DIV_COUNT `FREQ_DIV_BITS'd1000000
3 'define FREQ_DIV_COUNT `FREQ_DIV_BITS'd50000000
4
5 module frequency_divider(
6    clk_out,
7 // counter,
```

```
clk,
8
9
        rst
10
        );
11
12
        input clk;
13
        input rst;
14
        output clk_out;
          output counter;
15 //
16
17
        reg clk_in;
        reg clk_out;
18
19
        reg [`FREQ_DIV_BITS-1:0] counter_in;
        reg [`FREQ_DIV_BITS-1:0] counter_out;
20
21
22
        always@(counter_out or clk_out)
             if(counter_out < (`FREQ_DIV_COUNT - 1))</pre>
23
24
             begin
                 counter_in <= counter_out + `FREQ_DIV_BITS'd1;</pre>
25
26
                 clk_in <= clk_out;</pre>
27
             end
28
             else
29
             begin
                 counter in <= `FREQ DIV BITS'd0;</pre>
31
                 clk_in <= ~clk_out;</pre>
32
             end
34
        always@(posedge clk or negedge rst)
             if(~rst)
             begin
37
                 counter_out <= `FREQ_DIV_BITS'd0;</pre>
38
                 clk_out <= 1'd0;
39
             end
40
             else
41
42
                 counter_out <= counter_in;</pre>
43
                 clk_out <= clk_in;</pre>
44
             end
45
    endmodule
```

4-bit Synchronous Binary Down Counter

To implement the binary down counter, I use a variable q_in to count from 0 to 15. Whenever the output of the counter q changes, the variable q_in should be changed to q - 1. In addition, when the circuit detects the raise of the clock, the output of the counter will change to the variable q_in. On the other hand, if the reset switch to 0 or the counter hits 0, q will be reset to the upper limit 15.

Verilog Code

```
1 'define BCD_COUNTER_BITS 4
```

```
module binary_down_counter(
4
5
        clk,
6
        rst
7
        );
8
        output [`BCD_COUNTER_BITS-1:0]q;
9
10
        input clk;
11
        input rst;
12
13
        reg [`BCD_COUNTER_BITS-1:0]q;
        reg [`BCD_COUNTER_BITS-1:0]q_in;
14
15
16
        always@(q)
17
        begin
            q_in <= q - `BCD_COUNTER_BITS'd1;</pre>
18
19
        end
20
21
        always@(posedge clk or negedge rst)
22
        begin
            if(~rst)
23
24
            begin
25
                 q <= `BCD_COUNTER_BITS'd0;</pre>
26
            end
27
            else
28
            begin
29
                 q <= q_in;
            end
31
        end
   endmodule
```

1Hz 4-bit Synchronous Binary Down Counter

All we need to do is combine the 1 Hz frequency divider and the 4-bit binary down counter which triggered by the 1 Hz frequency divider.

```
`define BCD_COUNTER_BITS 4
2
   `define RST_HIGH 1'b1
3
4 module lab4_1(
5
       q,
6
       rst,
7
       clk
8
       );
       output [`BCD_COUNTER_BITS-1:0]q;
9
10
       input rst;
11
       input clk;
12
13 //
         reg [`BCD_COUNTER_BITS-1:0]q;
       wire DIV_CLK;
14
15
```

```
frequency_divider U0(.clk(clk), .rst(rst), .clk_out(DIV_CLK));
binary_down_counter U1(.clk(DIV_CLK), .rst(rst), .q(q));
endmodule
```

I/O	clk	rst	q[0]	q[1]	q[2]	q[3]
LOC	W5	V17	U16	E19	U19	V19

Block Diagram




Figure 1: Lab 4-1 Logic Diagram

RTL Simulation



Figure 2: Lab 4-1 RTL Simulation

Lab 4 - 2: 1Hz 4-bit Synchronous Binary Down Counter To 7-Segment Display

Design Specification

Source Code

Frequency Divider

Input: rst, clk

Output: clk_out

4-bit Synchronous Binary Down Counter

Input: rst, clk

Output [3:0]q

1Hz 4-bit Synchronous Binary Down Counter

Input: rst, clk

Output [3:0]q

Binary to 7-Segment Display

Input [3:0] i

Output [3:0]P, [7:0]D

1Hz 4-bit Synchronous Binary Down Counter To 7-Segment Display

Input rst, clk

Output [3:0]q, [3:0]P, [7:0]D

Design Implementation

Frequency Divider

Same as lab 4-1.

4-bit Synchronous Binary Down Counter

Same as lab 4-1.

1Hz 4-bit Synchronous Binary Down Counter

Same as lab 4-1.

Binary to 7-Segment Display

Convert 4-bit binary number to 7-segment display with switch-case syntax.

```
`define INPUT BITS N 4
2
   `define SEGMENT_7_DISPALY_DIGIT_N 4
   `define SEGMENT_7_SEGMENT_N 8
5 module segment7(
6
       input [`INPUT_BITS_N:0] i,
7
       output [`SEGMENT_7_DISPALY_DIGIT_N-1:0]P,
8
       output [`SEGMENT_7_SEGMENT_N-1:0]D
9
       );
10
       reg [`SEGMENT_7_SEGMENT_N-1:0]D;
11
12
13
       assign P = ~4'b0001;
       always@(i)
14
15
           case(i)
16
               4'd0: D=`SEGMENT_7_SEGMENT_N'b0000001_1;
17
               4'd1: D=`SEGMENT_7_SEGMENT_N'b1001111_1;
               4'd2: D=`SEGMENT_7_SEGMENT_N'b0010010_1;
18
19
               4'd3: D=`SEGMENT_7_SEGMENT_N'b0000110_1;
20
               4'd4: D=`SEGMENT_7_SEGMENT_N'b1001100_1;
               4'd5: D=`SEGMENT_7_SEGMENT_N'b0100100_1;
21
22
               4'd6: D=`SEGMENT_7_SEGMENT_N'b0100000_1;
23
               4'd7: D=`SEGMENT_7_SEGMENT_N'b0001111_1;
               4'd8: D=`SEGMENT_7_SEGMENT_N'b0000000_1;
24
25
               4'd9: D=`SEGMENT_7_SEGMENT_N'b0000100_1;
               4'd10: D=`SEGMENT_7_SEGMENT_N'b0001000_1;
26
27
               4'd11: D=`SEGMENT_7_SEGMENT_N'b1100000_1;
28
               4'd12: D=`SEGMENT_7_SEGMENT_N'b0110001_1;
29
               4'd13: D=`SEGMENT_7_SEGMENT_N'b1000010_1;
               4'd14: D=`SEGMENT_7_SEGMENT_N'b0110000_1;
31
               4'd15: D=`SEGMENT_7_SEGMENT_N'b0111000_1;
32
               default: D=`SEGMENT_7_SEGMENT_N'b0111000_1;
33
           endcase
34
35 endmodule
```

1Hz 4-bit Synchronous Binary Down Counter To 7-Segment Display

It's a simple module and just use the divided clock from frequency divider to trigger the binary down counter. The counting of the down counter will be shown in 7-segment display.

```
1 'define BCD_COUNTER_BITS 4
2 'define RST_HIGH 1'b1
3 'define SEGMENT_7_DISPALY_DIGIT_N 4
4 'define SEGMENT_7_SEGMENT_N 8
```

```
6 module lab4_2(
        q,
8
9
        D,
10
        rst,
        clk
11
12
        );
        output [`BCD_COUNTER_BITS-1:0]q;
13
        output [`SEGMENT_7_DISPALY_DIGIT_N-1:0]P;
output [`SEGMENT_7_SEGMENT_N-1:0]D;
14
15
16
        input rst;
17
        input clk;
18
19 //
         reg [`BCD_COUNTER_BITS-1:0]q;
20
        wire DIV_CLK;
21
22
        assign P = 4'b1110;
23
24
        frequency_divider U0(.clk(clk), .rst(rst), .clk_out(DIV_CLK));
25
        binary_down_counter U1(.clk(DIV_CLK), .rst(rst), .q(q));
        segment7 U2(.i(q), .P(P), .D(D));
26
27 endmodule
```

I/O	clk	rst	q[0]	q[1]	q[2]	q[3]	P[0]	P[1]	P[2]	P[3]
LOC	W5	V17	U16	E19	U19	V19	U2	U4	V4	W4

I/O	D[0]	D[1]	D[2]	D[3]	D[4]	D[5]	D[6]	D[7]
LOC	V7	U7	V5	U5	V8	U8	W6	W7

Block Diagram

Lab 4 - 2: 1 Hz 4-bit Synchronous Binary Down Counter To 7-Segment Display




Figure 3: Lab 4-2 Logic Diagram

RTL Simulation




Figure 4: Lab 4-2 RTL Simulation

Lab 4 - 3: 0.5Hz 4-bit Synchronous Binary Down Counter To 7-Segment Display

Design Specification

Source Code

Frequency Divider

Input: rst, clk

Output: clk_out

4-bit Synchronous Binary Down Counter

Input: rst, clk

Output [3:0]q

0.5Hz 4-bit Synchronous Binary Down Counter

```
Input: rst, clk
Output [3:0]q
```

Binary to 7-Segment Display

```
Input [3:0] i
```

Output [3:0]P, [7:0]D

0.5Hz 4-bit Synchronous Binary Down Counter To 7-Segment Display

Input rst, clk

Output [3:0]q, [3:0]P, [7:0]D

Design Implementation

Frequency Divider

It's similar to lab 4-2. I only modify the upper limit of the counter to 100M, which means twice divide the frequency.

```
1 'define FREQ_DIV_BITS 30
2 //`define FREQ_DIV_COUNT `FREQ_DIV_BITS'd1000000
3 //`define FREQ_DIV_COUNT `FREQ_DIV_BITS'd50000000
   `define FREQ_DIV_COUNT `FREQ_DIV_BITS'd100000000
5
6 module frequency_divider(
7
       clk_out,
8
       clk,
9
       rst
10
       );
11
12
       input clk;
13
       input rst;
14
       output clk_out;
15
16
       reg clk_in;
17
       reg clk_out;
       reg [`FREQ_DIV_BITS-1:0] counter_in;
18
19
       reg [`FREQ_DIV_BITS-1:0] counter_out;
21
       always@(counter_out or clk_out)
           if(counter_out < (`FREQ_DIV_COUNT - 1))</pre>
22
23
           begin
                counter_in <= counter_out + `FREQ_DIV_BITS'd1;</pre>
24
```

```
25
                  clk_in <= clk_out;</pre>
26
             end
27
             else
28
             begin
                  counter_in <= `FREQ_DIV_BITS'd0;</pre>
29
                  clk_in <= ~clk_out;</pre>
31
             end
32
33
        always@(posedge clk or negedge rst)
34
             if(~rst)
35
             begin
                  counter_out <= `FREQ_DIV_BITS'd0;</pre>
37
                  clk_out <= 1'd0;
38
             end
39
             else
40
             begin
41
                  counter_out <= counter_in;</pre>
42
                  clk_out <= clk_in;</pre>
43
44 endmodule
```

4-bit Synchronous Binary Down Counter

Same as lab 4-2.

1Hz 4-bit Synchronous Binary Down Counter

Same as lab 4-2.

Binary to 7-Segment Display

Same as lab 4-2.

0.5Hz 4-bit Synchronous Binary Down Counter To 7-Segment Display

We simply combine the previous 3 modules and we can

```
1 'define BCD_COUNTER_BITS 4
   `define RST_HIGH 1'b1
   `define SEGMENT_7_DISPALY_DIGIT_N 4
   `define SEGMENT_7_SEGMENT_N 8
4
5
6 module lab4_3(
7
       q,
8
       D,
9
10
       rst,
11
       clk
12
       );
13
       output [`BCD_COUNTER_BITS-1:0]q;
       output [`SEGMENT_7_DISPALY_DIGIT_N-1:0]P;
14
       output [`SEGMENT_7_SEGMENT_N-1:0]D;
```

```
input rst;
16
17
       input clk;
18
         reg [`BCD_COUNTER_BITS-1:0]q;
19
   //
       wire DIV_CLK;
21
       assign P = 4'b1110;
23
       frequency_divider U0(.clk(clk), .rst(rst), .clk_out(DIV_CLK));
24
25
       binary_down_1digit_counter U1(.clk(DIV_CLK), .rst(rst), .q(q));
       segment7 U2(.i(q), .P(P), .D(D));
27
   endmodule
```

I/O	clk	rst	q[0]	q[1]	q[2]	q[3]	P[0]	P[1]	P[2]	P[3]
LOC	W5	V17	U16	E19	U19	V19	U2	U4	V4	W4

I/O	D[0]	D[1]	D[2]	D[3]	D[4]	D[5]	D[6]	D[7]
LOC	V7	U7	V5	U5	V8	U8	W6	W7

Block Diagram

Lab 4 - 3: 0.5 Hz 4-bit Synchronous Binary Down Counter To 7-Segment Display




Figure 5: Lab 4-3 Logic Diagram

RTL Simulation




Figure 6: Lab 4-3 RTL Simulation

Lab 4 - 4: 1Hz 8-bit Synchronous Binary Up Counter To 7-Segment Display

Design Specification

Source Code

Frequency Divider

Input: rst, clk

Output: clk_out

8-bit Synchronous Binary Up Counter

Input: rst, clk

Output [7:0]q

1Hz 8-bit Synchronous Binary Up Counter

Input: rst, clk

Output [7:0]q

Extractor

Input [7:0] x

Output [3:0] d1, [3:0] d2

Binary to 7-Segment Display

Input [3:0] i

Output [3:0]P, [7:0]D

7-Segment Display

Output [0:3]d_sel, [7:0]d_out

Input clk, rst, [7:0]d0, [7:0]d1, [7:0]d2, [7:0]d3

1Hz 8-bit Synchronous Binary Up Counter To 7-Segment Display

Input rst, clk

Output [3:0]q, [3:0]P, [7:0]D

Design Implementation

Frequency Divider

Same as lab 4-1.

8-bit Synchronous Binary Up Counter

It's similar to the 4-bit binary down counter in lab 4-1. I only extend the bits array of the counter to 8 bits and use plus 1 instead of minus 1.

1Hz 8-bit Synchronous Binary Up Counter

It's similar to the 1 Hz 4-bit binary down counter in lab 4-1. I only extend the bits array of the counter to 8 bits and use plus 1 instead of minus 1.

Extractor

I use mod of 10 to extract the first decimal digit and use divided by 10 to extract the second decimal digit.

```
1 module extract(
      input [7:0] \times,
      output [3:0] d1,
3
       output [3:0] d2
4
5
       );
6
7
       wire [7:0] mod;
8
       wire [7:0]div;
       assign mod = \times % 10;
9
10
       assign div = x / 10;
11
12
       assign d1 = mod[3:0];
13
       assign d2 = div[3:0];
14 endmodule
```

Binary to 7-Segment Display

Same as lab4-2.

7-Segment Display Controller

Since we can only control one digit of the 7-segment display each time, I design a module that takes the 4-digit patterns as input and shows the 1 digit on the display when the clock raises. Whenever the clock raises, the module will switch the control d_sel to different digit and shows the corresponding digit. Take an example, when the first clock raise occur, the module will set d_sel = 4' b1110 and d_out = d0. As for second clock pulse, the module will output d_sel = 4' b1101 and d_out = d1 and so on.

```
'define DIGIT N 4
    `define SEGMENT_N 8
2
   'define NONE BITS `SEGMENT N'b1111111 0
3
   `define EMPTY_BITS `SEGMENT_N'b1111111_1
5
   module display_7seg(
6
7
        d_sel,
8
        d_out,
9
        clk,
10
        rst,
11
        d0,
12
        d1,
13
        d2,
14
        d3
15
        );
16
        output [0:`DIGIT_N-1]d_sel;
17
18
        output [`SEGMENT_N-1:0]d_out;
19
        input clk;
20
        input rst;
        input [`SEGMENT_N-1:0]d0;
input [`SEGMENT_N-1:0]d1;
21
22
        input [`SEGMENT_N-1:0]d2;
23
24
        input [`SEGMENT_N-1:0]d3;
25
26
        reg [0:`DIGIT_N-1]d_sel;
27
        reg [`SEGMENT_N-1:0]d_out;
        reg [0:`DIGIT_N-1]d_sel_temp;
28
        reg [`SEGMENT_N-1:0]d_out_temp;
29
        wire clk_out;
31
32 //
          initial
33 //
          begin
              d_sel_temp <= `DIGIT_N'b1110;</pre>
34 //
              d_out_temp <= `EMPTY_BITS;</pre>
35 //
36
   //
        segment7_frequency_divider U0(.clk(clk), .rst(rst), .clk_out(
           clk_out));
40
        always@(d_sel)
41
        begin
```

```
42
             case((d_sel << 1) | (d_sel >> (`DIGIT_N-1)))
                  DIGIT_N'b1110: d_out_temp <= d0;</pre>
43
                  `DIGIT_N'b1101: d_out_temp <= d1;
44
                  `DIGIT_N'b1011: d_out_temp <= d2;
45
46
                  `DIGIT_N'b0111: d_out_temp <= d3;</pre>
47
                 default: d_out_temp <= `NONE_BITS;</pre>
48
             endcase
             d_sel_temp <= (d_sel << 1) | (d_sel >> (`DIGIT_N-1));
49
50
        end
51
52
        always@(posedge clk_out or negedge rst)
53
        begin
54
             if(~rst)
55
             begin
                 d_out <= `EMPTY_BITS;</pre>
56
                 d_sel <= `DIGIT_N'b1110;</pre>
57
58
             end
             else
60
             begin
61
                 d_out <= d_out_temp;</pre>
62
                 d_sel <= d_sel_temp;</pre>
63
             end
64
        end
65
   endmodule
```

1Hz 8-bit Synchronous Binary Up Counter To 7-Segment Display

I combine the all modules mentioned above. First, I generate a 1 Hz clock to trigger the 8-bit up counter and output the number of counting. Then, extract the both decimal digits of the binary number of counting. Finally, show the decimal digits on the 7-segment display.

```
`define BCD_COUNTER_BITS 8
2
   `define RST_HIGH 1'b1
3
   `define INPUT_BITS_N 4
4
   'define SEGMENT_7_DISPALY_DIGIT_N 4
5
   'define SEGMENT_7_SEGMENT_N 8
   `define P 4'b1111
8
    `define NONE_SEG7 `SEGMENT_7_SEGMENT_N'b1111111_1
9
10
11 module lab4_4(
       q,
       D_SEL,
13
14
       D_OUT,
15
       rst,
16
       clk
17
       );
       output [`BCD_COUNTER_BITS-1:0]q;
18
19
       output [`SEGMENT_7_DISPALY_DIGIT_N-1:0]D_SEL;
```

```
output [`SEGMENT_7_SEGMENT_N-1:0]D_OUT;
20
21
       input rst;
22
       input clk;
23
24
            reg [`BCD_COUNTER_BITS-1:0]q;
25
       wire DIV_CLK;
       wire [`INPUT_BITS_N-1:0]D1_BINARY;
27
       wire [`INPUT_BITS_N-1:0]D2_BINARY;
       wire [`SEGMENT_7_SEGMENT_N-1:0]D1_SEGMENT7;
28
       wire [`SEGMENT_7_SEGMENT_N-1:0]D2_SEGMENT7;
29
30
31
       // 2-Digits Binary up counter
32
       frequency_divider U0(.clk(clk), .rst(rst), .clk_out(DIV_CLK));
       binary_up_2digit_counter U1(.clk(DIV_CLK), .rst(rst), .q(q));
34
       // Extract digits
       extract U2(.x(q), .d1(D1_BINARY), .d2(D2_BINARY));
37
38
       // Convert binary to 7-segment
       segment7 U3(.i(D1_BINARY), .D(D1_SEGMENT7));
40
       segment7 U4(.i(D2_BINARY), .D(D2_SEGMENT7));
41
42
       display_7seg U5(.clk(clk), .rst(rst), .d0(D1_SEGMENT7), .d1(
43
           D2_SEGMENT7), .d2(`NONE_SEG7), .d3(`NONE_SEG7), .d_sel(D_SEL), .
           d_out(D_OUT));
44 endmodule
```

I/O	clk	rst	q[0]	q[1]	q[2]	q[3]	P[0]	P[1]	P[2]	P[3]
LOC	W5	V17	U16	E19	U19	V19	U2	U4	V4	W4

I/O	D[0]	D[1]	D[2]	D[3]	D[4]	D[5]	D[6]	D[7]
LOC	V7	U7	V5	U5	V8	U8	W6	W7

Block Diagram

Lab 4 - 4: 1 Hz 4-bit Synchronous Binary Down Counter To 7-Segment Display




Figure 7: Lab 4-4 Logic Diagram

RTL Simulation




Figure 8: Lab 4-4 RTL Simulation