ECE 552 Lab 2 Report Rudy Jin & Yuhe Chen – Oct 20, 2023

Microbenchmark

- Loops and function calls are added to intentionally create PC address jumps.
- Complexity in loop if & while loop to trick two-level predictor; fixed iteration loop as well. This is to create various possible conditions for branching.
- Assembly code for main function and part of modify_values are provided to demonstrate the PC address change. (rand() is too long to describe in assembly)
- I used -01 -S flag.

Figure 1. Microbenchmark Code Review

Open-ended Branch Prediction

Our solution reaches 7.29% misprediction in average. However, in the last minute, I found out that I used double as storage, even if it is unnecessary... But that exceeds to limit of 128K bytes.

We created a perceptron predictor of size 2048*50 with a global history table of 50 bits and a 2048 * 2bit_saturation predictor with a 1024*11 table. The GHR records all branching Taken/Not Taken behaviors, which is used to (1) last 11 bits indexed into perceptron predictor entry (2) all 50 bits used to dot product with weights; the table for two- bit saturation predictor is indexed by 11 bits from one row of the table, which is selected by PC bits. Another integer competence record which predictor is better. When larger than 0, perceptron, vice versa. If 0, highest correction rate predictor. So the total is 2048*50 + 50 + 2048*2 + 1024*11 = 118K, :) However, I used double for weight perceptron model, so first term is replaced by 2048 * 50 * 64

	Two Bit Sat	Two Level	Perceptron & Two Bit
Astar	3695923	1785464	654452
	24.639%	11.903%	4.363%
Bwaves	1181950	1071909	732787
	7.880%	7.146%	4.885%
Bzip2	1224989	1297677	1261320
	8.167%	8.651%	8.409%
GCC	3161205	2223671	530953
	21.075%	14.824%	3.540%
Gromacs	1361054	1122586	1013699
	9.074%	7.484%	6.758%
Hmmer	2035059	2230774	2136392
	13.567%	14.872%	14.243%
MCF	3657995	2024172	1640933
	24.387%	13.494%	10.940%
Soplex	1066132	1022869	778926
	7.108%	6.819%	5.193%
Microbenchmark	1908	1812	1840
	16.223%	15.407%	15.645%

Table 1. Result of Benchmark Performance under Various Predictors

Hardware Performance

Two Level - PureRAM: Each row demonstrates one table (512 * 1 + 64 * 8 * 1) Bytes int and string are only for computation convenience; it use 1-bit representation in hardware.

Table Size	Access Time (ns)	Area (mm²)	Leakage Power (mW)	Parameter Modified
64 * 8 * 1	0.164	1.05 x 10 ⁻³	0.195	Size = 512
512 * 1	0.164	1.05 x 10 ⁻³	0.195	Size = 512

Opened - PureRAM: (50 * 1 + 50 * 2048 * 32 + 1024 * 11 + 2048 * 2) = 3.29 bits (in bits because table below requires rounding to simulate).

Table Size	Access Time (ns)	Area (mm²)	Leakage Power (mW)	Parame Modified
50 * 1	0.118	1.91 x 10 ⁻⁴	0.030	Size = 64 (Has to
				be >= 64 to simulate)
2048*200	0.206	3.605 x 10 ⁻³	0.834	Size = 2048; block =
				200
1024 * 2	0.201	3.50 x 10 ⁻³	0.834	Size = 2048; block = 2
2048 * 1	0.206	3.50 x 10 ⁻³	0.834	Size = 2048; block = 1

Contribution:

We did the assignment (coding, debugging) together, evenly distributed.