


Out of Order Execution

Pooja Saraff
Manoj Mardithaya

How the notion was conceived

Sequential Execution

Pipelining



Superscalar Execution



Out-Of-Order Execution

What is OOO?



- OOO execution is a type of processing where the instructions can begin execution as soon as operands are ready
- Instructions are issued in order however execution proceeds out of order
- **Evolution**

1964	CDC 6600
1966	IBM 360/91 Tomasulo's algorithm
1993	IBM/Motorola PowerPC 601
1995	Fujitsu/HAL SPARC64, Intel Pentium Pro
1996	MIPS R10000, AMD K5
1998	DEC Alpha 21264
2011	Sandy Bridge




Architecture without Common Data Bus

Storage-to-register
instruction



Operation



Results

- It doesn't take care of data dependency
- Thus busy bit added – however FLOS hold-up because of busy sink register
- Solution to it – **Reservation Station**
(control,sink,source)
- Execution now depends on appropriate reservation station

3 Types of Data Dependencies

- RAW (Read After Write)
- WAR (Write After Read)
- WAW (Write After Write)

$$\begin{array}{l} R2 \leftarrow R1 + R3 \\ R4 \leftarrow R2 + R3 \\ R4 \leftarrow R1 + R3 \\ R3 \leftarrow R1 + R2 \\ R2 \leftarrow R4 + R7 \\ R2 \leftarrow R1 + R2 \end{array}$$

Register Renaming uses in-order decoding to properly identify dependences.

Register Renaming


A: DIVF	F3,	F1,	F0	r1, -, -
B: SUBF	F2,	F1,	F0	r2, -, -
C: MULF	F0,	F2,	F4	r3, r2, -
D: SUBF	F6,	F2,	F3	r4, r2, r1
E: ADDF	F2,	F5,	F4	r5, -, -
F: ADDF	F0,	F0,	F2	r6, r3, r5

Register Rename Table

	F0	F1	F2	F3	F5	F6	F7	...	F30
A				R1					
B			R2	R1					
C	R3		R2	R1					
D	R3		R2	R1		R4			
E	R3		R5	R1		R4			
F	R6		R5	R1		R4			

Need more physical registers than architectural
Ignores control flow for the time being.


Architecture



Tomasulo's Algorithm Steps


- Issue
 - Issue if empty reservation station is found, fetch operands if they are in registers, otherwise assign a tag
 - If no empty reservation is found, stall and wait for one to get free
 - Renaming is performed here and WAW and WAR are resolved
- Execute
 - If operands are not ready, monitor the CDB for them
 - RAWs are resolved
 - When they are ready, execute the op in the FU
- Write Back
 - Send the results to CDB and update registers and the Store buffers
 - Store Buffers will write to memory during this step

AD F0, FLB1



AD F0, FLB1

AD F0,.....




AD F0, FLB1 - execution

AD F0,.....

However reservation tag for A1 has initial F0 tag i.e. 1010

Tag miss match




Drawbacks


- CDB is a bottleneck
 - Limits the execution time of any instruction to 2 cycles, minimum
- Complex implementation


HPS: a new microarchitecture



High Performance Substrate

- ~20 years after Tomasulo's seminal paper, slightly different game.
- Three Tiers to Optimize
 - Global Parallelism
 - Sequential Flow
 - Local Parallelism
- Exploit local parallelism with a very small 'window' of instructions at the microarchitecture level












Add 1000, A, B


Add 100, B, C






Add 100, B, C



Add 1000, A, B









Still Unknown:


- Format of the Node Table
- Finding Dependencies
- Scheduling Nodes






Still Unknown:

- ✓ Format of the Node Table
- Finding Dependencies
- Scheduling Nodes



What about Memory Access?




Still Unknown:

- ✓ Format of the Node Table
- ✓ Finding Dependencies
 - Scheduling Nodes


Scheduling

- Node is ‘ready to fire’ when Ready Bits of all operands are set.
 - Oldest ‘Fires’ when a Functional Unit is ready.
- * Can the scheduling make smarter choices?



Still Unknown:

- ✓ Format of the Node Table
- ✓ Finding Dependencies
- ✓ Scheduling Nodes



Advantages over Tomasulo's Algorithm

- No ‘renaming’ involved, register alias table.
 - Eliminates anti and output dependencies *without* messy renaming schemes.
- Don’t need to queue instructions to ‘reservation stations’ before both source and sink are ready.
- Node tables allow an ‘active window’ worth of possible parallelism.

HPSm[inimal]

- Implementation of the HPS model.
- Minimal, because of practical issues HPS did not address:
 - Branch Prediction.
 - Memory dependencies.
 - Number of nodes per instruction.

HPSm[inimal]

- Implementation of the HPS model.
- Minimal, because of practical issues HPS did not address:
 - Branch Prediction.
 - Fixed to 1 unresolved prediction at a time.
 - Memory dependencies.
 - Fire oldest writes, then oldest reads.
 - Number of nodes per instruction.
 - At most two.

Wrong Predictions and Exceptions

- We are executing out of order.
 - *What happens when the executed instructions shouldn't have been?*
 - *What happens if an exception is thrown?*
- Solution: Register Alias Table has backups


Current
Backup



Current
Backup

Wrong Predictions and Exceptions

When the instructions are decoded:



Wrong Predictions and Exceptions

When they are executed (out of order):

1	2	3	4	5	B	6	7	8
---	---	---	---	---	---	---	---	---

Current
Backup

Current
Backup

Current
Backup

Current
Backup

Wrong Predictions and Exceptions

When they are executed (out of order):

1	2	3	4	5	B	6	7	8
---	---	---	---	---	---	---	---	---

Current
<i>Backup</i>

Current
<i>Backup</i>

Current
<i>Backup</i>

Current
<i>Backup</i>

Wrong Predictions and Exceptions

When they are executed (out of order):

1	2	3	4	5	B	6	7	8
---	---	---	---	---	---	---	---	---

Current
Backup

Current
Backup


Current
Backup

Current
Backup

Wrong Predictions and Exceptions

When they are executed (out of order):

1	2	3	4	5	B	X	X	X
---	---	---	---	---	---	---	---	---




Memory Dependencies

- Algorithm:
 - Fire the oldest fire-able memory write. If none:
 - Fire the oldest fire-able memory read.
- All access addresses translated, sit in the Write Buffer.
- *Reads* check the Write Buffer before going to memory.
- Write to memory only when the instruction RETIRES.

HPSm Results

- Comparison against the RISC II, with both non-optimizing and optimizing compilers



Out of Order: *Today*

- Sandy Bridge, POWER, Bulldozer and Bobcat all have **Awesome** out of order execution capabilities
 - Use Physical Register Files for renaming.
- Cortex A9, over a year ago – 1st mobile CPU with an OOO Execution Engine.
- Superscalar, OOO, Register Renaming – We're hitting an 'ILP Wall'

Thank you

Any Questions?