





## POWER



## FPGA SUBSYSTEM




## FLASH MEMORY



**TBD :)**

# ARDUINO FPGA DESIGN



HARD\_JTAG




SOFT\_JTAG




WP\_N

HOLD\_N









FPGA\_CONFIG




IO\_HDR3







IO\_HDR4



Power Supply 2V4 to 3V7



Title		
Size	Number	Revision
A4		
Date:	3/1/2014	Sheet of
File:	C:\Code\Flash - S25FL216K0PMF1041	Doc By:



A

B

C

D

A

B

C

D

